
LoRa+GPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000160dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e0  080162b0  080162b0  000172b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016a90  08016a90  0001831c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016a90  08016a90  00017a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016a98  08016a98  0001831c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016a98  08016a98  00017a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016a9c  08016a9c  00017a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08016aa0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001dc  08016c7c  000181dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000027c  08016d1c  0001827c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000b1cc  20000320  08016dbc  00018320  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  2000b4ec  08016dbc  000184ec  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001831c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003b7ad  00000000  00000000  0001834c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000091ee  00000000  00000000  00053af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000030f0  00000000  00000000  0005cce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000025a4  00000000  00000000  0005fdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000372bf  00000000  00000000  0006237c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00046260  00000000  00000000  0009963b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012896f  00000000  00000000  000df89b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0020820a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000e168  00000000  00000000  00208250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000062  00000000  00000000  002163b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000320 	.word	0x20000320
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08016294 	.word	0x08016294

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000324 	.word	0x20000324
 800020c:	08016294 	.word	0x08016294

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001060:	b4b0      	push	{r4, r5, r7}
 8001062:	b08f      	sub	sp, #60	@ 0x3c
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001068:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800106c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800106e:	2307      	movs	r3, #7
 8001070:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8001074:	2307      	movs	r3, #7
 8001076:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 800107a:	2301      	movs	r3, #1
 800107c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8001080:	23ff      	movs	r3, #255	@ 0xff
 8001082:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8001086:	2364      	movs	r3, #100	@ 0x64
 8001088:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 800108c:	2308      	movs	r3, #8
 800108e:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	461d      	mov	r5, r3
 8001094:	f107 040c 	add.w	r4, r7, #12
 8001098:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800109c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010a0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010a4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	373c      	adds	r7, #60	@ 0x3c
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bcb0      	pop	{r4, r5, r7}
 80010b0:	4770      	bx	lr

080010b2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010bc:	2101      	movs	r1, #1
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f000 f9ff 	bl	80014c2 <LoRa_read>
 80010c4:	4603      	mov	r3, r0
 80010c6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d107      	bne.n	80010e2 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	f023 0307 	bic.w	r3, r3, #7
 80010d8:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	61da      	str	r2, [r3, #28]
 80010e0:	e03e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d10c      	bne.n	8001102 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 80010e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010ec:	f023 0307 	bic.w	r3, r3, #7
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2201      	movs	r2, #1
 80010fe:	61da      	str	r2, [r3, #28]
 8001100:	e02e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2b03      	cmp	r3, #3
 8001106:	d10c      	bne.n	8001122 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001108:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800110c:	f023 0307 	bic.w	r3, r3, #7
 8001110:	b25b      	sxtb	r3, r3
 8001112:	f043 0303 	orr.w	r3, r3, #3
 8001116:	b25b      	sxtb	r3, r3
 8001118:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2203      	movs	r2, #3
 800111e:	61da      	str	r2, [r3, #28]
 8001120:	e01e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b05      	cmp	r3, #5
 8001126:	d10c      	bne.n	8001142 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001128:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800112c:	f023 0307 	bic.w	r3, r3, #7
 8001130:	b25b      	sxtb	r3, r3
 8001132:	f043 0305 	orr.w	r3, r3, #5
 8001136:	b25b      	sxtb	r3, r3
 8001138:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2205      	movs	r2, #5
 800113e:	61da      	str	r2, [r3, #28]
 8001140:	e00e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	2b06      	cmp	r3, #6
 8001146:	d10b      	bne.n	8001160 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8001148:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800114c:	f023 0307 	bic.w	r3, r3, #7
 8001150:	b25b      	sxtb	r3, r3
 8001152:	f043 0306 	orr.w	r3, r3, #6
 8001156:	b25b      	sxtb	r3, r3
 8001158:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2206      	movs	r2, #6
 800115e:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	461a      	mov	r2, r3
 8001164:	2101      	movs	r1, #1
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f9c5 	bl	80014f6 <LoRa_write>
	//HAL_Delay(10);
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	4613      	mov	r3, r2
 8001182:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	889b      	ldrh	r3, [r3, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	4619      	mov	r1, r3
 8001190:	f005 fc0e 	bl	80069b0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	6998      	ldr	r0, [r3, #24]
 8001198:	88fa      	ldrh	r2, [r7, #6]
 800119a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800119e:	68b9      	ldr	r1, [r7, #8]
 80011a0:	f009 fad1 	bl	800a746 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011a4:	bf00      	nop
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f009 ff98 	bl	800b0e0 <HAL_SPI_GetState>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d1f7      	bne.n	80011a6 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6998      	ldr	r0, [r3, #24]
 80011ba:	8b3a      	ldrh	r2, [r7, #24]
 80011bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011c0:	6839      	ldr	r1, [r7, #0]
 80011c2:	f009 fc36 	bl	800aa32 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011c6:	bf00      	nop
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f009 ff87 	bl	800b0e0 <HAL_SPI_GetState>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d1f7      	bne.n	80011c8 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	889b      	ldrh	r3, [r3, #4]
 80011e0:	2201      	movs	r2, #1
 80011e2:	4619      	mov	r1, r3
 80011e4:	f005 fbe4 	bl	80069b0 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	603b      	str	r3, [r7, #0]
 80011fc:	4613      	mov	r3, r2
 80011fe:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	889b      	ldrh	r3, [r3, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f005 fbd0 	bl	80069b0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6998      	ldr	r0, [r3, #24]
 8001214:	88fa      	ldrh	r2, [r7, #6]
 8001216:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800121a:	68b9      	ldr	r1, [r7, #8]
 800121c:	f009 fa93 	bl	800a746 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001220:	bf00      	nop
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4618      	mov	r0, r3
 8001228:	f009 ff5a 	bl	800b0e0 <HAL_SPI_GetState>
 800122c:	4603      	mov	r3, r0
 800122e:	2b01      	cmp	r3, #1
 8001230:	d1f7      	bne.n	8001222 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	6998      	ldr	r0, [r3, #24]
 8001236:	8b3a      	ldrh	r2, [r7, #24]
 8001238:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	f009 fa82 	bl	800a746 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001242:	bf00      	nop
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4618      	mov	r0, r3
 800124a:	f009 ff49 	bl	800b0e0 <HAL_SPI_GetState>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	d1f7      	bne.n	8001244 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6818      	ldr	r0, [r3, #0]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	889b      	ldrh	r3, [r3, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	4619      	mov	r1, r3
 8001260:	f005 fba6 	bl	80069b0 <HAL_GPIO_WritePin>
}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8001278:	2126      	movs	r1, #38	@ 0x26
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f000 f921 	bl	80014c2 <LoRa_read>
 8001280:	4603      	mov	r3, r0
 8001282:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d004      	beq.n	8001294 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 800128a:	7bbb      	ldrb	r3, [r7, #14]
 800128c:	f043 0308 	orr.w	r3, r3, #8
 8001290:	73fb      	strb	r3, [r7, #15]
 8001292:	e003      	b.n	800129c <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8001294:	7bbb      	ldrb	r3, [r7, #14]
 8001296:	f023 0308 	bic.w	r3, r3, #8
 800129a:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	461a      	mov	r2, r3
 80012a0:	2126      	movs	r1, #38	@ 0x26
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f927 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 80012a8:	200a      	movs	r0, #10
 80012aa:	f003 fe4d 	bl	8004f48 <HAL_Delay>
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b096      	sub	sp, #88	@ 0x58
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 80012c0:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <LoRa_setAutoLDO+0x68>)
 80012c2:	f107 0308 	add.w	r3, r7, #8
 80012c6:	4611      	mov	r1, r2
 80012c8:	2250      	movs	r2, #80	@ 0x50
 80012ca:	4618      	mov	r0, r3
 80012cc:	f012 fbaf 	bl	8013a2e <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80012d6:	461a      	mov	r2, r3
 80012d8:	2301      	movs	r3, #1
 80012da:	4093      	lsls	r3, r2
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f941 	bl	8000564 <__aeabi_i2d>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	3358      	adds	r3, #88	@ 0x58
 80012ec:	443b      	add	r3, r7
 80012ee:	3b50      	subs	r3, #80	@ 0x50
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff faca 	bl	800088c <__aeabi_ddiv>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff fc4a 	bl	8000b98 <__aeabi_d2iz>
 8001304:	4603      	mov	r3, r0
 8001306:	2b10      	cmp	r3, #16
 8001308:	bfcc      	ite	gt
 800130a:	2301      	movgt	r3, #1
 800130c:	2300      	movle	r3, #0
 800130e:	b2db      	uxtb	r3, r3
 8001310:	4619      	mov	r1, r3
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ffaa 	bl	800126c <LoRa_setLowDaraRateOptimization>
}
 8001318:	bf00      	nop
 800131a:	3758      	adds	r7, #88	@ 0x58
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	080162b0 	.word	0x080162b0

08001324 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	04db      	lsls	r3, r3, #19
 8001332:	115b      	asrs	r3, r3, #5
 8001334:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	0c1b      	lsrs	r3, r3, #16
 800133a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800133c:	7afb      	ldrb	r3, [r7, #11]
 800133e:	461a      	mov	r2, r3
 8001340:	2106      	movs	r1, #6
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f8d7 	bl	80014f6 <LoRa_write>
	HAL_Delay(5);
 8001348:	2005      	movs	r0, #5
 800134a:	f003 fdfd 	bl	8004f48 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001354:	7afb      	ldrb	r3, [r7, #11]
 8001356:	461a      	mov	r2, r3
 8001358:	2107      	movs	r1, #7
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f000 f8cb 	bl	80014f6 <LoRa_write>
	HAL_Delay(5);
 8001360:	2005      	movs	r0, #5
 8001362:	f003 fdf1 	bl	8004f48 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800136a:	7afb      	ldrb	r3, [r7, #11]
 800136c:	461a      	mov	r2, r3
 800136e:	2108      	movs	r1, #8
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f000 f8c0 	bl	80014f6 <LoRa_write>
	HAL_Delay(5);
 8001376:	2005      	movs	r0, #5
 8001378:	f003 fde6 	bl	8004f48 <HAL_Delay>
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	2b0c      	cmp	r3, #12
 8001392:	dd01      	ble.n	8001398 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8001394:	230c      	movs	r3, #12
 8001396:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	2b06      	cmp	r3, #6
 800139c:	dc01      	bgt.n	80013a2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 800139e:	2307      	movs	r3, #7
 80013a0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013a2:	211e      	movs	r1, #30
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 f88c 	bl	80014c2 <LoRa_read>
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013ae:	200a      	movs	r0, #10
 80013b0:	f003 fdca 	bl	8004f48 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4413      	add	r3, r2
 80013c6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80013c8:	7bbb      	ldrb	r3, [r7, #14]
 80013ca:	461a      	mov	r2, r3
 80013cc:	211e      	movs	r1, #30
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 f891 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 80013d4:	200a      	movs	r0, #10
 80013d6:	f003 fdb7 	bl	8004f48 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ff6c 	bl	80012b8 <LoRa_setAutoLDO>
}
 80013e0:	bf00      	nop
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	461a      	mov	r2, r3
 80013f8:	2109      	movs	r1, #9
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f000 f87b 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 8001400:	200a      	movs	r0, #10
 8001402:	f003 fda1 	bl	8004f48 <HAL_Delay>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001420:	78fb      	ldrb	r3, [r7, #3]
 8001422:	2b2c      	cmp	r3, #44	@ 0x2c
 8001424:	d801      	bhi.n	800142a <LoRa_setOCP+0x1a>
		current = 45;
 8001426:	232d      	movs	r3, #45	@ 0x2d
 8001428:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800142a:	78fb      	ldrb	r3, [r7, #3]
 800142c:	2bf0      	cmp	r3, #240	@ 0xf0
 800142e:	d901      	bls.n	8001434 <LoRa_setOCP+0x24>
		current = 240;
 8001430:	23f0      	movs	r3, #240	@ 0xf0
 8001432:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	2b78      	cmp	r3, #120	@ 0x78
 8001438:	d809      	bhi.n	800144e <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	3b2d      	subs	r3, #45	@ 0x2d
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <LoRa_setOCP+0x78>)
 8001440:	fb82 1203 	smull	r1, r2, r2, r3
 8001444:	1052      	asrs	r2, r2, #1
 8001446:	17db      	asrs	r3, r3, #31
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	73fb      	strb	r3, [r7, #15]
 800144c:	e00b      	b.n	8001466 <LoRa_setOCP+0x56>
	else if(current <= 240)
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	2bf0      	cmp	r3, #240	@ 0xf0
 8001452:	d808      	bhi.n	8001466 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	331e      	adds	r3, #30
 8001458:	4a0b      	ldr	r2, [pc, #44]	@ (8001488 <LoRa_setOCP+0x78>)
 800145a:	fb82 1203 	smull	r1, r2, r2, r3
 800145e:	1092      	asrs	r2, r2, #2
 8001460:	17db      	asrs	r3, r3, #31
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	3320      	adds	r3, #32
 800146a:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	461a      	mov	r2, r3
 8001470:	210b      	movs	r1, #11
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 f83f 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 8001478:	200a      	movs	r0, #10
 800147a:	f003 fd65 	bl	8004f48 <HAL_Delay>
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	66666667 	.word	0x66666667

0800148c <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001494:	211e      	movs	r1, #30
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 f813 	bl	80014c2 <LoRa_read>
 800149c:	4603      	mov	r3, r0
 800149e:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	f043 0307 	orr.w	r3, r3, #7
 80014a6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	461a      	mov	r2, r3
 80014ac:	211e      	movs	r1, #30
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f821 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 80014b4:	200a      	movs	r0, #10
 80014b6:	f003 fd47 	bl	8004f48 <HAL_Delay>
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af02      	add	r7, sp, #8
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	460b      	mov	r3, r1
 80014cc:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 80014d8:	f107 030f 	add.w	r3, r7, #15
 80014dc:	f107 010e 	add.w	r1, r7, #14
 80014e0:	2201      	movs	r2, #1
 80014e2:	9200      	str	r2, [sp, #0]
 80014e4:	2201      	movs	r2, #1
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff fe44 	bl	8001174 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af02      	add	r7, sp, #8
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	460b      	mov	r3, r1
 8001500:	70fb      	strb	r3, [r7, #3]
 8001502:	4613      	mov	r3, r2
 8001504:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800150c:	b2db      	uxtb	r3, r3
 800150e:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001510:	78bb      	ldrb	r3, [r7, #2]
 8001512:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001514:	f107 030f 	add.w	r3, r7, #15
 8001518:	f107 010e 	add.w	r1, r7, #14
 800151c:	2201      	movs	r2, #1
 800151e:	9200      	str	r2, [sp, #0]
 8001520:	2201      	movs	r2, #1
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff fe64 	bl	80011f0 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	607a      	str	r2, [r7, #4]
 800153a:	461a      	mov	r2, r3
 800153c:	460b      	mov	r3, r1
 800153e:	72fb      	strb	r3, [r7, #11]
 8001540:	4613      	mov	r3, r2
 8001542:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001544:	7afb      	ldrb	r3, [r7, #11]
 8001546:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800154a:	b2db      	uxtb	r3, r3
 800154c:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	889b      	ldrh	r3, [r3, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	4619      	mov	r1, r3
 800155a:	f005 fa29 	bl	80069b0 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6998      	ldr	r0, [r3, #24]
 8001562:	f107 0117 	add.w	r1, r7, #23
 8001566:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800156a:	2201      	movs	r2, #1
 800156c:	f009 f8eb 	bl	800a746 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001570:	bf00      	nop
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	4618      	mov	r0, r3
 8001578:	f009 fdb2 	bl	800b0e0 <HAL_SPI_GetState>
 800157c:	4603      	mov	r3, r0
 800157e:	2b01      	cmp	r3, #1
 8001580:	d1f7      	bne.n	8001572 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6998      	ldr	r0, [r3, #24]
 8001586:	7abb      	ldrb	r3, [r7, #10]
 8001588:	b29a      	uxth	r2, r3
 800158a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	f009 f8d9 	bl	800a746 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001594:	bf00      	nop
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	4618      	mov	r0, r3
 800159c:	f009 fda0 	bl	800b0e0 <HAL_SPI_GetState>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d1f7      	bne.n	8001596 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6818      	ldr	r0, [r3, #0]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	889b      	ldrh	r3, [r3, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	4619      	mov	r1, r3
 80015b2:	f005 f9fd 	bl	80069b0 <HAL_GPIO_WritePin>
}
 80015b6:	bf00      	nop
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]

	return 1;
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	4611      	mov	r1, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	460b      	mov	r3, r1
 80015e4:	71fb      	strb	r3, [r7, #7]
 80015e6:	4613      	mov	r3, r2
 80015e8:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80015f0:	2101      	movs	r1, #1
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f7ff fd5d 	bl	80010b2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 80015f8:	210e      	movs	r1, #14
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f7ff ff61 	bl	80014c2 <LoRa_read>
 8001600:	4603      	mov	r3, r0
 8001602:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001604:	7cfb      	ldrb	r3, [r7, #19]
 8001606:	461a      	mov	r2, r3
 8001608:	210d      	movs	r1, #13
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f7ff ff73 	bl	80014f6 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	461a      	mov	r2, r3
 8001614:	2122      	movs	r1, #34	@ 0x22
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f7ff ff6d 	bl	80014f6 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	2100      	movs	r1, #0
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	f7ff ff84 	bl	8001530 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001628:	2103      	movs	r1, #3
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f7ff fd41 	bl	80010b2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001630:	2112      	movs	r1, #18
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	f7ff ff45 	bl	80014c2 <LoRa_read>
 8001638:	4603      	mov	r3, r0
 800163a:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 800163c:	7cfb      	ldrb	r3, [r7, #19]
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00a      	beq.n	800165c <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001646:	22ff      	movs	r2, #255	@ 0xff
 8001648:	2112      	movs	r1, #18
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f7ff ff53 	bl	80014f6 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001650:	6979      	ldr	r1, [r7, #20]
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f7ff fd2d 	bl	80010b2 <LoRa_gotoMode>
			return 1;
 8001658:	2301      	movs	r3, #1
 800165a:	e00f      	b.n	800167c <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800165c:	88bb      	ldrh	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	80bb      	strh	r3, [r7, #4]
 8001662:	88bb      	ldrh	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d105      	bne.n	8001674 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8001668:	6979      	ldr	r1, [r7, #20]
 800166a:	68f8      	ldr	r0, [r7, #12]
 800166c:	f7ff fd21 	bl	80010b2 <LoRa_gotoMode>
				return 0;
 8001670:	2300      	movs	r3, #0
 8001672:	e003      	b.n	800167c <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8001674:	2001      	movs	r0, #1
 8001676:	f003 fc67 	bl	8004f48 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 800167a:	e7d9      	b.n	8001630 <LoRa_transmit+0x5c>
	}
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ff96 	bl	80015be <LoRa_isvalid>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 8096 	beq.w	80017c6 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800169a:	2100      	movs	r1, #0
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff fd08 	bl	80010b2 <LoRa_gotoMode>
			HAL_Delay(10);
 80016a2:	200a      	movs	r0, #10
 80016a4:	f003 fc50 	bl	8004f48 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80016a8:	2101      	movs	r1, #1
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ff09 	bl	80014c2 <LoRa_read>
 80016b0:	4603      	mov	r3, r0
 80016b2:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80016b4:	200a      	movs	r0, #10
 80016b6:	f003 fc47 	bl	8004f48 <HAL_Delay>
			data = read | 0x80;
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016c0:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80016c2:	7bbb      	ldrb	r3, [r7, #14]
 80016c4:	461a      	mov	r2, r3
 80016c6:	2101      	movs	r1, #1
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff ff14 	bl	80014f6 <LoRa_write>
			HAL_Delay(100);
 80016ce:	2064      	movs	r0, #100	@ 0x64
 80016d0:	f003 fc3a 	bl	8004f48 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	4619      	mov	r1, r3
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff fe22 	bl	8001324 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80016e6:	4619      	mov	r1, r3
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fe7d 	bl	80013e8 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80016f4:	4619      	mov	r1, r3
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fe8a 	bl	8001410 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80016fc:	2223      	movs	r2, #35	@ 0x23
 80016fe:	210c      	movs	r1, #12
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fef8 	bl	80014f6 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff fec0 	bl	800148c <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001712:	4619      	mov	r1, r3
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff fe35 	bl	8001384 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800171a:	22ff      	movs	r2, #255	@ 0xff
 800171c:	211f      	movs	r1, #31
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff fee9 	bl	80014f6 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	b2da      	uxtb	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	b2db      	uxtb	r3, r3
 800173c:	4413      	add	r3, r2
 800173e:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001740:	7bbb      	ldrb	r3, [r7, #14]
 8001742:	461a      	mov	r2, r3
 8001744:	211d      	movs	r1, #29
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fed5 	bl	80014f6 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff fdb3 	bl	80012b8 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001756:	0a1b      	lsrs	r3, r3, #8
 8001758:	b29b      	uxth	r3, r3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	461a      	mov	r2, r3
 800175e:	2120      	movs	r1, #32
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff fec8 	bl	80014f6 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800176a:	b2db      	uxtb	r3, r3
 800176c:	461a      	mov	r2, r3
 800176e:	2121      	movs	r1, #33	@ 0x21
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff fec0 	bl	80014f6 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001776:	2140      	movs	r1, #64	@ 0x40
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fea2 	bl	80014c2 <LoRa_read>
 800177e:	4603      	mov	r3, r0
 8001780:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001788:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800178a:	7bbb      	ldrb	r3, [r7, #14]
 800178c:	461a      	mov	r2, r3
 800178e:	2140      	movs	r1, #64	@ 0x40
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff feb0 	bl	80014f6 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001796:	2101      	movs	r1, #1
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff fc8a 	bl	80010b2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80017a4:	200a      	movs	r0, #10
 80017a6:	f003 fbcf 	bl	8004f48 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80017aa:	2142      	movs	r1, #66	@ 0x42
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff fe88 	bl	80014c2 <LoRa_read>
 80017b2:	4603      	mov	r3, r0
 80017b4:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	2b12      	cmp	r3, #18
 80017ba:	d101      	bne.n	80017c0 <LoRa_init+0x13c>
				return LORA_OK;
 80017bc:	23c8      	movs	r3, #200	@ 0xc8
 80017be:	e004      	b.n	80017ca <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80017c0:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80017c4:	e001      	b.n	80017ca <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80017c6:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017da:	463b      	mov	r3, r7
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <MX_ADC3_Init+0x98>)
 80017e8:	4a21      	ldr	r2, [pc, #132]	@ (8001870 <MX_ADC3_Init+0x9c>)
 80017ea:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017ec:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <MX_ADC3_Init+0x98>)
 80017ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017f2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <MX_ADC3_Init+0x98>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017fa:	4b1c      	ldr	r3, [pc, #112]	@ (800186c <MX_ADC3_Init+0x98>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001800:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <MX_ADC3_Init+0x98>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001806:	4b19      	ldr	r3, [pc, #100]	@ (800186c <MX_ADC3_Init+0x98>)
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800180e:	4b17      	ldr	r3, [pc, #92]	@ (800186c <MX_ADC3_Init+0x98>)
 8001810:	2200      	movs	r2, #0
 8001812:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001814:	4b15      	ldr	r3, [pc, #84]	@ (800186c <MX_ADC3_Init+0x98>)
 8001816:	4a17      	ldr	r2, [pc, #92]	@ (8001874 <MX_ADC3_Init+0xa0>)
 8001818:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800181a:	4b14      	ldr	r3, [pc, #80]	@ (800186c <MX_ADC3_Init+0x98>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <MX_ADC3_Init+0x98>)
 8001822:	2201      	movs	r2, #1
 8001824:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001826:	4b11      	ldr	r3, [pc, #68]	@ (800186c <MX_ADC3_Init+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800182e:	4b0f      	ldr	r3, [pc, #60]	@ (800186c <MX_ADC3_Init+0x98>)
 8001830:	2201      	movs	r2, #1
 8001832:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001834:	480d      	ldr	r0, [pc, #52]	@ (800186c <MX_ADC3_Init+0x98>)
 8001836:	f003 fbab 	bl	8004f90 <HAL_ADC_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001840:	f002 f828 	bl	8003894 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001844:	2304      	movs	r3, #4
 8001846:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001848:	2301      	movs	r3, #1
 800184a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800184c:	2300      	movs	r3, #0
 800184e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001850:	463b      	mov	r3, r7
 8001852:	4619      	mov	r1, r3
 8001854:	4805      	ldr	r0, [pc, #20]	@ (800186c <MX_ADC3_Init+0x98>)
 8001856:	f003 fbdf 	bl	8005018 <HAL_ADC_ConfigChannel>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001860:	f002 f818 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	2000033c 	.word	0x2000033c
 8001870:	40012200 	.word	0x40012200
 8001874:	0f000001 	.word	0x0f000001

08001878 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	@ 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a15      	ldr	r2, [pc, #84]	@ (80018ec <HAL_ADC_MspInit+0x74>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d123      	bne.n	80018e2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	4a14      	ldr	r2, [pc, #80]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018a6:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018b2:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a0e      	ldr	r2, [pc, #56]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018b8:	f043 0320 	orr.w	r3, r3, #32
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0320 	and.w	r3, r3, #32
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF7     ------> ADC3_IN5
    PF6     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin;
 80018ca:	23c0      	movs	r3, #192	@ 0xc0
 80018cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ce:	2303      	movs	r3, #3
 80018d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <HAL_ADC_MspInit+0x7c>)
 80018de:	f004 fea3 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80018e2:	bf00      	nop
 80018e4:	3728      	adds	r7, #40	@ 0x28
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40012200 	.word	0x40012200
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40021400 	.word	0x40021400

080018f8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80018fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001934 <MX_CRC_Init+0x3c>)
 80018fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001938 <MX_CRC_Init+0x40>)
 8001900:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001902:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001904:	2200      	movs	r2, #0
 8001906:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001908:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <MX_CRC_Init+0x3c>)
 800190a:	2200      	movs	r2, #0
 800190c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001910:	2200      	movs	r2, #0
 8001912:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001914:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800191a:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <MX_CRC_Init+0x3c>)
 800191c:	2201      	movs	r2, #1
 800191e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001920:	4804      	ldr	r0, [pc, #16]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001922:	f003 feaf 	bl	8005684 <HAL_CRC_Init>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800192c:	f001 ffb2 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000384 	.word	0x20000384
 8001938:	40023000 	.word	0x40023000

0800193c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_CRC_MspInit+0x38>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d10b      	bne.n	8001966 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_CRC_MspInit+0x3c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	4a09      	ldr	r2, [pc, #36]	@ (8001978 <HAL_CRC_MspInit+0x3c>)
 8001954:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001958:	6313      	str	r3, [r2, #48]	@ 0x30
 800195a:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <HAL_CRC_MspInit+0x3c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40023000 	.word	0x40023000
 8001978:	40023800 	.word	0x40023800

0800197c <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <MX_DCMI_Init+0x60>)
 8001982:	4a17      	ldr	r2, [pc, #92]	@ (80019e0 <MX_DCMI_Init+0x64>)
 8001984:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <MX_DCMI_Init+0x60>)
 8001988:	2200      	movs	r2, #0
 800198a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <MX_DCMI_Init+0x60>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <MX_DCMI_Init+0x60>)
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <MX_DCMI_Init+0x60>)
 800199a:	2200      	movs	r2, #0
 800199c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80019a4:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80019bc:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019be:	2200      	movs	r2, #0
 80019c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80019c8:	4804      	ldr	r0, [pc, #16]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019ca:	f003 ff4d 	bl	8005868 <HAL_DCMI_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80019d4:	f001 ff5e 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200003a8 	.word	0x200003a8
 80019e0:	50050000 	.word	0x50050000

080019e4 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08e      	sub	sp, #56	@ 0x38
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a50      	ldr	r2, [pc, #320]	@ (8001b44 <HAL_DCMI_MspInit+0x160>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	f040 809a 	bne.w	8001b3c <HAL_DCMI_MspInit+0x158>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001a08:	4b4f      	ldr	r3, [pc, #316]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a0c:	4a4e      	ldr	r2, [pc, #312]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	6353      	str	r3, [r2, #52]	@ 0x34
 8001a14:	4b4c      	ldr	r3, [pc, #304]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	623b      	str	r3, [r7, #32]
 8001a1e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a20:	4b49      	ldr	r3, [pc, #292]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a24:	4a48      	ldr	r2, [pc, #288]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a26:	f043 0310 	orr.w	r3, r3, #16
 8001a2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2c:	4b46      	ldr	r3, [pc, #280]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a30:	f003 0310 	and.w	r3, r3, #16
 8001a34:	61fb      	str	r3, [r7, #28]
 8001a36:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a38:	4b43      	ldr	r3, [pc, #268]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3c:	4a42      	ldr	r2, [pc, #264]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a44:	4b40      	ldr	r3, [pc, #256]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a50:	4b3d      	ldr	r3, [pc, #244]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a54:	4a3c      	ldr	r2, [pc, #240]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a68:	4b37      	ldr	r3, [pc, #220]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	4a36      	ldr	r2, [pc, #216]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a74:	4b34      	ldr	r3, [pc, #208]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a80:	4b31      	ldr	r3, [pc, #196]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a84:	4a30      	ldr	r2, [pc, #192]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001a98:	2360      	movs	r3, #96	@ 0x60
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001aa8:	230d      	movs	r3, #13
 8001aaa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4826      	ldr	r0, [pc, #152]	@ (8001b4c <HAL_DCMI_MspInit+0x168>)
 8001ab4:	f004 fdb8 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001ac8:	230d      	movs	r3, #13
 8001aca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001acc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	481f      	ldr	r0, [pc, #124]	@ (8001b50 <HAL_DCMI_MspInit+0x16c>)
 8001ad4:	f004 fda8 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001ad8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001aea:	230d      	movs	r3, #13
 8001aec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af2:	4619      	mov	r1, r3
 8001af4:	4817      	ldr	r0, [pc, #92]	@ (8001b54 <HAL_DCMI_MspInit+0x170>)
 8001af6:	f004 fd97 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001afa:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b0c:	230d      	movs	r3, #13
 8001b0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b14:	4619      	mov	r1, r3
 8001b16:	4810      	ldr	r0, [pc, #64]	@ (8001b58 <HAL_DCMI_MspInit+0x174>)
 8001b18:	f004 fd86 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001b1c:	2350      	movs	r3, #80	@ 0x50
 8001b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b2c:	230d      	movs	r3, #13
 8001b2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b34:	4619      	mov	r1, r3
 8001b36:	4809      	ldr	r0, [pc, #36]	@ (8001b5c <HAL_DCMI_MspInit+0x178>)
 8001b38:	f004 fd76 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3738      	adds	r7, #56	@ 0x38
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	50050000 	.word	0x50050000
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40020c00 	.word	0x40020c00
 8001b54:	40021800 	.word	0x40021800
 8001b58:	40021c00 	.word	0x40021c00
 8001b5c:	40020000 	.word	0x40020000

08001b60 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001b64:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b66:	4a16      	ldr	r2, [pc, #88]	@ (8001bc0 <MX_DMA2D_Init+0x60>)
 8001b68:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001b6a:	4b14      	ldr	r3, [pc, #80]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001b70:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001b76:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001b94:	4809      	ldr	r0, [pc, #36]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b96:	f004 f80d 	bl	8005bb4 <HAL_DMA2D_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001ba0:	f001 fe78 	bl	8003894 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	4805      	ldr	r0, [pc, #20]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001ba8:	f004 f95e 	bl	8005e68 <HAL_DMA2D_ConfigLayer>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001bb2:	f001 fe6f 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200003f8 	.word	0x200003f8
 8001bc0:	4002b000 	.word	0x4002b000

08001bc4 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c08 <HAL_DMA2D_MspInit+0x44>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d113      	bne.n	8001bfe <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <HAL_DMA2D_MspInit+0x48>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	4a0c      	ldr	r2, [pc, #48]	@ (8001c0c <HAL_DMA2D_MspInit+0x48>)
 8001bdc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_DMA2D_MspInit+0x48>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2105      	movs	r1, #5
 8001bf2:	205a      	movs	r0, #90	@ 0x5a
 8001bf4:	f003 fd1c 	bl	8005630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001bf8:	205a      	movs	r0, #90	@ 0x5a
 8001bfa:	f003 fd35 	bl	8005668 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	4002b000 	.word	0x4002b000
 8001c0c:	40023800 	.word	0x40023800

08001c10 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001c14:	4b1f      	ldr	r3, [pc, #124]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c16:	4a20      	ldr	r2, [pc, #128]	@ (8001c98 <MX_ETH_Init+0x88>)
 8001c18:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001c1a:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001c20:	4b1e      	ldr	r3, [pc, #120]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c22:	2280      	movs	r2, #128	@ 0x80
 8001c24:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001c26:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c28:	22e1      	movs	r2, #225	@ 0xe1
 8001c2a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001c32:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c40:	4a16      	ldr	r2, [pc, #88]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c42:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001c44:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c46:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c4a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c4e:	4a14      	ldr	r2, [pc, #80]	@ (8001ca0 <MX_ETH_Init+0x90>)
 8001c50:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001c52:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c54:	4a13      	ldr	r2, [pc, #76]	@ (8001ca4 <MX_ETH_Init+0x94>)
 8001c56:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001c58:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c5a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001c5e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001c60:	480c      	ldr	r0, [pc, #48]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c62:	f004 f993 	bl	8005f8c <HAL_ETH_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001c6c:	f001 fe12 	bl	8003894 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001c70:	2238      	movs	r2, #56	@ 0x38
 8001c72:	2100      	movs	r1, #0
 8001c74:	480c      	ldr	r0, [pc, #48]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c76:	f011 fd81 	bl	801377c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c7c:	2221      	movs	r2, #33	@ 0x21
 8001c7e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001c80:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c82:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001c86:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001c88:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000470 	.word	0x20000470
 8001c98:	40028000 	.word	0x40028000
 8001c9c:	20000520 	.word	0x20000520
 8001ca0:	2000027c 	.word	0x2000027c
 8001ca4:	200001dc 	.word	0x200001dc
 8001ca8:	20000438 	.word	0x20000438

08001cac <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08e      	sub	sp, #56	@ 0x38
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a3f      	ldr	r2, [pc, #252]	@ (8001dc8 <HAL_ETH_MspInit+0x11c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d178      	bne.n	8001dc0 <HAL_ETH_MspInit+0x114>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001cce:	4b3f      	ldr	r3, [pc, #252]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a3e      	ldr	r2, [pc, #248]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b3c      	ldr	r3, [pc, #240]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	623b      	str	r3, [r7, #32]
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	4b39      	ldr	r3, [pc, #228]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	4a38      	ldr	r2, [pc, #224]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf2:	4b36      	ldr	r3, [pc, #216]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cfa:	61fb      	str	r3, [r7, #28]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	4b33      	ldr	r3, [pc, #204]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a32      	ldr	r2, [pc, #200]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b30      	ldr	r3, [pc, #192]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d12:	61bb      	str	r3, [r7, #24]
 8001d14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d16:	4b2d      	ldr	r3, [pc, #180]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a2c      	ldr	r2, [pc, #176]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b2a      	ldr	r3, [pc, #168]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2e:	4b27      	ldr	r3, [pc, #156]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a26      	ldr	r2, [pc, #152]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d34:	f043 0304 	orr.w	r3, r3, #4
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b24      	ldr	r3, [pc, #144]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a20      	ldr	r2, [pc, #128]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001d5e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d64:	2302      	movs	r3, #2
 8001d66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d70:	230b      	movs	r3, #11
 8001d72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4815      	ldr	r0, [pc, #84]	@ (8001dd0 <HAL_ETH_MspInit+0x124>)
 8001d7c:	f004 fc54 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001d80:	2332      	movs	r3, #50	@ 0x32
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d90:	230b      	movs	r3, #11
 8001d92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d98:	4619      	mov	r1, r3
 8001d9a:	480e      	ldr	r0, [pc, #56]	@ (8001dd4 <HAL_ETH_MspInit+0x128>)
 8001d9c:	f004 fc44 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001da0:	2386      	movs	r3, #134	@ 0x86
 8001da2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da4:	2302      	movs	r3, #2
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dac:	2303      	movs	r3, #3
 8001dae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001db0:	230b      	movs	r3, #11
 8001db2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db8:	4619      	mov	r1, r3
 8001dba:	4807      	ldr	r0, [pc, #28]	@ (8001dd8 <HAL_ETH_MspInit+0x12c>)
 8001dbc:	f004 fc34 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	3738      	adds	r7, #56	@ 0x38
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40028000 	.word	0x40028000
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40021800 	.word	0x40021800
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	40020000 	.word	0x40020000

08001ddc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
 8001df0:	615a      	str	r2, [r3, #20]
 8001df2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001df6:	4a20      	ldr	r2, [pc, #128]	@ (8001e78 <MX_FMC_Init+0x9c>)
 8001df8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001e00:	4b1c      	ldr	r3, [pc, #112]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001e06:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e08:	2204      	movs	r2, #4
 8001e0a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001e0c:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e0e:	2210      	movs	r2, #16
 8001e10:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001e12:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e14:	2240      	movs	r2, #64	@ 0x40
 8001e16:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001e18:	4b16      	ldr	r3, [pc, #88]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e1a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e1e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001e20:	4b14      	ldr	r3, [pc, #80]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001e26:	4b13      	ldr	r3, [pc, #76]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e2c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001e2e:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e34:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001e36:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001e40:	2307      	movs	r3, #7
 8001e42:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001e44:	2304      	movs	r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001e48:	2307      	movs	r3, #7
 8001e4a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001e50:	2302      	movs	r3, #2
 8001e52:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001e54:	2302      	movs	r3, #2
 8001e56:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e5e:	f008 fb36 	bl	800a4ce <HAL_SDRAM_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001e68:	f001 fd14 	bl	8003894 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001e6c:	bf00      	nop
 8001e6e:	3720      	adds	r7, #32
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000528 	.word	0x20000528
 8001e78:	a0000140 	.word	0xa0000140

08001e7c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001e90:	4b3a      	ldr	r3, [pc, #232]	@ (8001f7c <HAL_FMC_MspInit+0x100>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d16d      	bne.n	8001f74 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8001e98:	4b38      	ldr	r3, [pc, #224]	@ (8001f7c <HAL_FMC_MspInit+0x100>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e9e:	4b38      	ldr	r3, [pc, #224]	@ (8001f80 <HAL_FMC_MspInit+0x104>)
 8001ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea2:	4a37      	ldr	r2, [pc, #220]	@ (8001f80 <HAL_FMC_MspInit+0x104>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001eaa:	4b35      	ldr	r3, [pc, #212]	@ (8001f80 <HAL_FMC_MspInit+0x104>)
 8001eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001eb6:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001eba:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ec8:	230c      	movs	r3, #12
 8001eca:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	4619      	mov	r1, r3
 8001ed0:	482c      	ldr	r0, [pc, #176]	@ (8001f84 <HAL_FMC_MspInit+0x108>)
 8001ed2:	f004 fba9 	bl	8006628 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001ed6:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001eda:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ee8:	230c      	movs	r3, #12
 8001eea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001eec:	1d3b      	adds	r3, r7, #4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4825      	ldr	r0, [pc, #148]	@ (8001f88 <HAL_FMC_MspInit+0x10c>)
 8001ef2:	f004 fb99 	bl	8006628 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001ef6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001efa:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efc:	2302      	movs	r3, #2
 8001efe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f08:	230c      	movs	r3, #12
 8001f0a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f0c:	1d3b      	adds	r3, r7, #4
 8001f0e:	4619      	mov	r1, r3
 8001f10:	481e      	ldr	r0, [pc, #120]	@ (8001f8c <HAL_FMC_MspInit+0x110>)
 8001f12:	f004 fb89 	bl	8006628 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001f16:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001f1a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f24:	2303      	movs	r3, #3
 8001f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f28:	230c      	movs	r3, #12
 8001f2a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4817      	ldr	r0, [pc, #92]	@ (8001f90 <HAL_FMC_MspInit+0x114>)
 8001f32:	f004 fb79 	bl	8006628 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001f36:	2328      	movs	r3, #40	@ 0x28
 8001f38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f42:	2303      	movs	r3, #3
 8001f44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f46:	230c      	movs	r3, #12
 8001f48:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f4a:	1d3b      	adds	r3, r7, #4
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4811      	ldr	r0, [pc, #68]	@ (8001f94 <HAL_FMC_MspInit+0x118>)
 8001f50:	f004 fb6a 	bl	8006628 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001f54:	2308      	movs	r3, #8
 8001f56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f60:	2303      	movs	r3, #3
 8001f62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f64:	230c      	movs	r3, #12
 8001f66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001f68:	1d3b      	adds	r3, r7, #4
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480a      	ldr	r0, [pc, #40]	@ (8001f98 <HAL_FMC_MspInit+0x11c>)
 8001f6e:	f004 fb5b 	bl	8006628 <HAL_GPIO_Init>
 8001f72:	e000      	b.n	8001f76 <HAL_FMC_MspInit+0xfa>
    return;
 8001f74:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	2000055c 	.word	0x2000055c
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40021800 	.word	0x40021800
 8001f8c:	40020c00 	.word	0x40020c00
 8001f90:	40021400 	.word	0x40021400
 8001f94:	40021c00 	.word	0x40021c00
 8001f98:	40020800 	.word	0x40020800

08001f9c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001fa4:	f7ff ff6a 	bl	8001e7c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <vApplicationIdleHook>:
void vApplicationIdleHook(void);
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook(void) {
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask,
		signed char *pcTaskName) {
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void) {
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
	 demo application. If heap_1.c or heap_2.c are used, then the size of the
	 heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	 FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	 to query the size of free heap space that remains (although it does not
	 provide information on how the remaining heap might be fragmented). */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
	...

08001fe4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4a07      	ldr	r2, [pc, #28]	@ (8002010 <vApplicationGetIdleTaskMemory+0x2c>)
 8001ff4:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	4a06      	ldr	r2, [pc, #24]	@ (8002014 <vApplicationGetIdleTaskMemory+0x30>)
 8001ffa:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2280      	movs	r2, #128	@ 0x80
 8002000:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	2000272c 	.word	0x2000272c
 8002014:	200027d0 	.word	0x200027d0

08002018 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b098      	sub	sp, #96	@ 0x60
 800201c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */
	/* Create the mutex(es) */
	/* definition and creation of printf_mutex */
	osMutexStaticDef(printf_mutex, &printf_mutexControlBlock);
 800201e:	2300      	movs	r3, #0
 8002020:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002022:	4b2d      	ldr	r3, [pc, #180]	@ (80020d8 <MX_FREERTOS_Init+0xc0>)
 8002024:	65fb      	str	r3, [r7, #92]	@ 0x5c
	printf_mutexHandle = osMutexCreate(osMutex(printf_mutex));
 8002026:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800202a:	4618      	mov	r0, r3
 800202c:	f00c ffea 	bl	800f004 <osMutexCreate>
 8002030:	4603      	mov	r3, r0
 8002032:	4a2a      	ldr	r2, [pc, #168]	@ (80020dc <MX_FREERTOS_Init+0xc4>)
 8002034:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024,
 8002036:	4b2a      	ldr	r3, [pc, #168]	@ (80020e0 <MX_FREERTOS_Init+0xc8>)
 8002038:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800203c:	461d      	mov	r5, r3
 800203e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002042:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002046:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			defaultTaskBuffer, &defaultTaskControlBlock);
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800204a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f00c ff77 	bl	800ef44 <osThreadCreate>
 8002056:	4603      	mov	r3, r0
 8002058:	4a22      	ldr	r2, [pc, #136]	@ (80020e4 <MX_FREERTOS_Init+0xcc>)
 800205a:	6013      	str	r3, [r2, #0]

	/* definition and creation of LoRa_init */
	osThreadStaticDef(LoRa_init, LoRa_init_Task, osPriorityHigh, 0, 1024,
 800205c:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <MX_FREERTOS_Init+0xd0>)
 800205e:	f107 0420 	add.w	r4, r7, #32
 8002062:	461d      	mov	r5, r3
 8002064:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002066:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002068:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800206c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			LoRa_initBuffer, &LoRa_initControlBlock);
	LoRa_initHandle = osThreadCreate(osThread(LoRa_init), NULL);
 8002070:	f107 0320 	add.w	r3, r7, #32
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f00c ff64 	bl	800ef44 <osThreadCreate>
 800207c:	4603      	mov	r3, r0
 800207e:	4a1b      	ldr	r2, [pc, #108]	@ (80020ec <MX_FREERTOS_Init+0xd4>)
 8002080:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	if (LoRa_initHandle == NULL) {
 8002082:	4b1a      	ldr	r3, [pc, #104]	@ (80020ec <MX_FREERTOS_Init+0xd4>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d103      	bne.n	8002092 <MX_FREERTOS_Init+0x7a>
		printf("LoRa creation FAILED\r\n");
 800208a:	4819      	ldr	r0, [pc, #100]	@ (80020f0 <MX_FREERTOS_Init+0xd8>)
 800208c:	f011 fa60 	bl	8013550 <puts>
 8002090:	e002      	b.n	8002098 <MX_FREERTOS_Init+0x80>
	} else {
		printf("LoRa created OK\r\n");
 8002092:	4818      	ldr	r0, [pc, #96]	@ (80020f4 <MX_FREERTOS_Init+0xdc>)
 8002094:	f011 fa5c 	bl	8013550 <puts>
	}

	osThreadDef(gpsTask, L76_Task, osPriorityHigh, 0, 2048);
 8002098:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <MX_FREERTOS_Init+0xe0>)
 800209a:	1d3c      	adds	r4, r7, #4
 800209c:	461d      	mov	r5, r3
 800209e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	gpsTaskHandle = osThreadCreate(osThread(gpsTask), &huart6);
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	4913      	ldr	r1, [pc, #76]	@ (80020fc <MX_FREERTOS_Init+0xe4>)
 80020ae:	4618      	mov	r0, r3
 80020b0:	f00c ff48 	bl	800ef44 <osThreadCreate>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4a12      	ldr	r2, [pc, #72]	@ (8002100 <MX_FREERTOS_Init+0xe8>)
 80020b8:	6013      	str	r3, [r2, #0]
	if (gpsTaskHandle == NULL) {
 80020ba:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <MX_FREERTOS_Init+0xe8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d103      	bne.n	80020ca <MX_FREERTOS_Init+0xb2>
		printf("gpsTask creation FAILED\r\n");
 80020c2:	4810      	ldr	r0, [pc, #64]	@ (8002104 <MX_FREERTOS_Init+0xec>)
 80020c4:	f011 fa44 	bl	8013550 <puts>
		printf("gpsTask created OK\r\n");
	}

	/* USER CODE END RTOS_THREADS */

}
 80020c8:	e002      	b.n	80020d0 <MX_FREERTOS_Init+0xb8>
		printf("gpsTask created OK\r\n");
 80020ca:	480f      	ldr	r0, [pc, #60]	@ (8002108 <MX_FREERTOS_Init+0xf0>)
 80020cc:	f011 fa40 	bl	8013550 <puts>
}
 80020d0:	bf00      	nop
 80020d2:	3760      	adds	r7, #96	@ 0x60
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bdb0      	pop	{r4, r5, r7, pc}
 80020d8:	200026e4 	.word	0x200026e4
 80020dc:	200026e0 	.word	0x200026e0
 80020e0:	08016368 	.word	0x08016368
 80020e4:	20000590 	.word	0x20000590
 80020e8:	08016390 	.word	0x08016390
 80020ec:	20001638 	.word	0x20001638
 80020f0:	08016300 	.word	0x08016300
 80020f4:	08016318 	.word	0x08016318
 80020f8:	080163b4 	.word	0x080163b4
 80020fc:	200031b0 	.word	0x200031b0
 8002100:	2000058c 	.word	0x2000058c
 8002104:	0801632c 	.word	0x0801632c
 8002108:	08016348 	.word	0x08016348

0800210c <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {

		osDelay(2000);
 8002114:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002118:	f00c ff60 	bl	800efdc <osDelay>
 800211c:	e7fa      	b.n	8002114 <StartDefaultTask+0x8>
	...

08002120 <LoRa_init_Task>:
 * @brief Function implementing the LoRa_init thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_LoRa_init_Task */
void LoRa_init_Task(void const *argument) {
 8002120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002124:	b0cb      	sub	sp, #300	@ 0x12c
 8002126:	af0a      	add	r7, sp, #40	@ 0x28
 8002128:	63f8      	str	r0, [r7, #60]	@ 0x3c
	/* USER CODE BEGIN LoRa_init_Task */
	myLoRa = newLoRa(); //cree un objet LoRa
 800212a:	4c6a      	ldr	r4, [pc, #424]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe ff95 	bl	8001060 <newLoRa>
 8002136:	4625      	mov	r5, r4
 8002138:	f107 0408 	add.w	r4, r7, #8
 800213c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002140:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002142:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002144:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002148:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	myLoRa.CS_port = GPIOI;
 800214c:	4b61      	ldr	r3, [pc, #388]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800214e:	4a62      	ldr	r2, [pc, #392]	@ (80022d8 <LoRa_init_Task+0x1b8>)
 8002150:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin = GPIO_PIN_0;
 8002152:	4b60      	ldr	r3, [pc, #384]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 8002154:	2201      	movs	r2, #1
 8002156:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = GPIOF;
 8002158:	4b5e      	ldr	r3, [pc, #376]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800215a:	4a60      	ldr	r2, [pc, #384]	@ (80022dc <LoRa_init_Task+0x1bc>)
 800215c:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin = GPIO_PIN_8;
 800215e:	4b5d      	ldr	r3, [pc, #372]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 8002160:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002164:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port = GPIOI;
 8002166:	4b5b      	ldr	r3, [pc, #364]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 8002168:	4a5b      	ldr	r2, [pc, #364]	@ (80022d8 <LoRa_init_Task+0x1b8>)
 800216a:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin = GPIO_PIN_3;
 800216c:	4b59      	ldr	r3, [pc, #356]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800216e:	2208      	movs	r2, #8
 8002170:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx = &hspi2;
 8002172:	4b58      	ldr	r3, [pc, #352]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 8002174:	4a5a      	ldr	r2, [pc, #360]	@ (80022e0 <LoRa_init_Task+0x1c0>)
 8002176:	619a      	str	r2, [r3, #24]
	//	myLoRa.bandWidth = BW_250KHz;
	//	myLoRa.crcRate = CR_4_8;
	//	myLoRa.power = POWER_11db;
	//	myLoRa.overCurrentProtection = 130;
	//	myLoRa.preamble = 10;
	myLoRa.frequency = 433;
 8002178:	4b56      	ldr	r3, [pc, #344]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800217a:	f240 12b1 	movw	r2, #433	@ 0x1b1
 800217e:	621a      	str	r2, [r3, #32]
	myLoRa.spredingFactor = SF_7;
 8002180:	4b54      	ldr	r3, [pc, #336]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 8002182:	2207      	movs	r2, #7
 8002184:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	myLoRa.bandWidth = BW_125KHz;
 8002188:	4b52      	ldr	r3, [pc, #328]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800218a:	2207      	movs	r2, #7
 800218c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	myLoRa.crcRate = CR_4_5;
 8002190:	4b50      	ldr	r3, [pc, #320]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	myLoRa.preamble = 8;
 8002198:	4b4e      	ldr	r3, [pc, #312]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800219a:	2208      	movs	r2, #8
 800219c:	851a      	strh	r2, [r3, #40]	@ 0x28
	myLoRa.power = POWER_20db;
 800219e:	4b4d      	ldr	r3, [pc, #308]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 80021a0:	22ff      	movs	r2, #255	@ 0xff
 80021a2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	L76_GPS_Data_t gps;
	char lora_buf[128];

	uint16_t status = LoRa_init(&myLoRa);
 80021a6:	484b      	ldr	r0, [pc, #300]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 80021a8:	f7ff fa6c 	bl	8001684 <LoRa_init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe

	if (status != LORA_OK) {
 80021b2:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80021b6:	2bc8      	cmp	r3, #200	@ 0xc8
 80021b8:	d006      	beq.n	80021c8 <LoRa_init_Task+0xa8>
		//debug uart error message
		printf("LoRa crashed with output : %d\n", status);
 80021ba:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80021be:	4619      	mov	r1, r3
 80021c0:	4848      	ldr	r0, [pc, #288]	@ (80022e4 <LoRa_init_Task+0x1c4>)
 80021c2:	f011 f95d 	bl	8013480 <iprintf>
 80021c6:	e002      	b.n	80021ce <LoRa_init_Task+0xae>
	} else {
		printf("LoRa OK ! Chip ID 0x12 detected.\n");
 80021c8:	4847      	ldr	r0, [pc, #284]	@ (80022e8 <LoRa_init_Task+0x1c8>)
 80021ca:	f011 f9c1 	bl	8013550 <puts>
	}
	char *send_data = "Hello Kart !";
 80021ce:	4b47      	ldr	r3, [pc, #284]	@ (80022ec <LoRa_init_Task+0x1cc>)
 80021d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	uint8_t ok = LoRa_transmit(&myLoRa, (uint8_t*) send_data,
 80021d4:	2364      	movs	r3, #100	@ 0x64
 80021d6:	220d      	movs	r2, #13
 80021d8:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 80021dc:	483d      	ldr	r0, [pc, #244]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 80021de:	f7ff f9f9 	bl	80015d4 <LoRa_transmit>
 80021e2:	4603      	mov	r3, r0
 80021e4:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
			sizeof("Hello Kart !"), 100);
	if (ok) {
 80021e8:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d005      	beq.n	80021fc <LoRa_init_Task+0xdc>
		printf("LoRa sent : %s\n", send_data);
 80021f0:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 80021f4:	483e      	ldr	r0, [pc, #248]	@ (80022f0 <LoRa_init_Task+0x1d0>)
 80021f6:	f011 f943 	bl	8013480 <iprintf>
 80021fa:	e002      	b.n	8002202 <LoRa_init_Task+0xe2>
	} else {
		printf("LoRa timeout !\n");
 80021fc:	483d      	ldr	r0, [pc, #244]	@ (80022f4 <LoRa_init_Task+0x1d4>)
 80021fe:	f011 f9a7 	bl	8013550 <puts>
	}
	ok = LoRa_transmit(&myLoRa, (uint8_t*) send_data,
 8002202:	2364      	movs	r3, #100	@ 0x64
 8002204:	220d      	movs	r2, #13
 8002206:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 800220a:	4832      	ldr	r0, [pc, #200]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 800220c:	f7ff f9e2 	bl	80015d4 <LoRa_transmit>
 8002210:	4603      	mov	r3, r0
 8002212:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
			sizeof("Hello Kart !"), 100);
	if (ok) {
 8002216:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 800221a:	2b00      	cmp	r3, #0
 800221c:	d005      	beq.n	800222a <LoRa_init_Task+0x10a>
		printf("LoRa sent : %s\n", send_data);
 800221e:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 8002222:	4833      	ldr	r0, [pc, #204]	@ (80022f0 <LoRa_init_Task+0x1d0>)
 8002224:	f011 f92c 	bl	8013480 <iprintf>
 8002228:	e002      	b.n	8002230 <LoRa_init_Task+0x110>
	} else {
		printf("LoRa timeout !\n");
 800222a:	4832      	ldr	r0, [pc, #200]	@ (80022f4 <LoRa_init_Task+0x1d4>)
 800222c:	f011 f990 	bl	8013550 <puts>
	}
	/* Infinite loop */
	for (;;) {
		L76_PrintExample();
 8002230:	f000 fb08 	bl	8002844 <L76_PrintExample>
		L76_GetData(&gps);
 8002234:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fae9 	bl	8002810 <L76_GetData>
		// Formate un message CSV
		int len = snprintf(lora_buf, sizeof(lora_buf),
 800223e:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8002242:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
				"%.5f,%.5f,%.1f,%d,%d,%.2f",  // lat, lon, alt, sats, fix, speed
				gps.latitude, gps.longitude, gps.altitude,
 8002246:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
		int len = snprintf(lora_buf, sizeof(lora_buf),
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe f99c 	bl	8000588 <__aeabi_f2d>
 8002250:	4682      	mov	sl, r0
 8002252:	468b      	mov	fp, r1
				gps.satellites, gps.fix_quality, gps.speed);
 8002254:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
		int len = snprintf(lora_buf, sizeof(lora_buf),
 8002258:	461e      	mov	r6, r3
				gps.satellites, gps.fix_quality, gps.speed);
 800225a:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
		int len = snprintf(lora_buf, sizeof(lora_buf),
 800225e:	607b      	str	r3, [r7, #4]
				gps.satellites, gps.fix_quality, gps.speed);
 8002260:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
		int len = snprintf(lora_buf, sizeof(lora_buf),
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f98f 	bl	8000588 <__aeabi_f2d>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8002272:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	9307      	str	r3, [sp, #28]
 800227a:	9606      	str	r6, [sp, #24]
 800227c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002280:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002284:	e9cd 4500 	strd	r4, r5, [sp]
 8002288:	4a1b      	ldr	r2, [pc, #108]	@ (80022f8 <LoRa_init_Task+0x1d8>)
 800228a:	2180      	movs	r1, #128	@ 0x80
 800228c:	f011 f968 	bl	8013560 <sniprintf>
 8002290:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0

			ok = LoRa_transmit(&myLoRa, (uint8_t*) lora_buf, len, 100);
 8002294:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002298:	b2da      	uxtb	r2, r3
 800229a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800229e:	2364      	movs	r3, #100	@ 0x64
 80022a0:	480c      	ldr	r0, [pc, #48]	@ (80022d4 <LoRa_init_Task+0x1b4>)
 80022a2:	f7ff f997 	bl	80015d4 <LoRa_transmit>
 80022a6:	4603      	mov	r3, r0
 80022a8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
		if (ok) {
 80022ac:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d006      	beq.n	80022c2 <LoRa_init_Task+0x1a2>
			printf("LoRa sent : %s\n", lora_buf);
 80022b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80022b8:	4619      	mov	r1, r3
 80022ba:	480d      	ldr	r0, [pc, #52]	@ (80022f0 <LoRa_init_Task+0x1d0>)
 80022bc:	f011 f8e0 	bl	8013480 <iprintf>
 80022c0:	e002      	b.n	80022c8 <LoRa_init_Task+0x1a8>
		} else {
			printf("LoRa timeout !\n");
 80022c2:	480c      	ldr	r0, [pc, #48]	@ (80022f4 <LoRa_init_Task+0x1d4>)
 80022c4:	f011 f944 	bl	8013550 <puts>
		}
		osDelay(2000);
 80022c8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80022cc:	f00c fe86 	bl	800efdc <osDelay>
	for (;;) {
 80022d0:	e7ae      	b.n	8002230 <LoRa_init_Task+0x110>
 80022d2:	bf00      	nop
 80022d4:	20000560 	.word	0x20000560
 80022d8:	40022000 	.word	0x40022000
 80022dc:	40021400 	.word	0x40021400
 80022e0:	20002eac 	.word	0x20002eac
 80022e4:	080163d0 	.word	0x080163d0
 80022e8:	080163f0 	.word	0x080163f0
 80022ec:	08016414 	.word	0x08016414
 80022f0:	08016424 	.word	0x08016424
 80022f4:	08016434 	.word	0x08016434
 80022f8:	08016444 	.word	0x08016444

080022fc <MX_GPIO_Init>:
     PB1   ------> USB_OTG_HS_ULPI_D2
     PB0   ------> USB_OTG_HS_ULPI_D1
     PB11   ------> USB_OTG_HS_ULPI_D4
*/
void MX_GPIO_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b090      	sub	sp, #64	@ 0x40
 8002300:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002302:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	60da      	str	r2, [r3, #12]
 8002310:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002312:	4bb0      	ldr	r3, [pc, #704]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	4aaf      	ldr	r2, [pc, #700]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002318:	f043 0310 	orr.w	r3, r3, #16
 800231c:	6313      	str	r3, [r2, #48]	@ 0x30
 800231e:	4bad      	ldr	r3, [pc, #692]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800232a:	4baa      	ldr	r3, [pc, #680]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	4aa9      	ldr	r2, [pc, #676]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002334:	6313      	str	r3, [r2, #48]	@ 0x30
 8002336:	4ba7      	ldr	r3, [pc, #668]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800233e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002342:	4ba4      	ldr	r3, [pc, #656]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002346:	4aa3      	ldr	r2, [pc, #652]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002348:	f043 0302 	orr.w	r3, r3, #2
 800234c:	6313      	str	r3, [r2, #48]	@ 0x30
 800234e:	4ba1      	ldr	r3, [pc, #644]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	623b      	str	r3, [r7, #32]
 8002358:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800235a:	4b9e      	ldr	r3, [pc, #632]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a9d      	ldr	r2, [pc, #628]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b9b      	ldr	r3, [pc, #620]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002372:	4b98      	ldr	r3, [pc, #608]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	4a97      	ldr	r2, [pc, #604]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002378:	f043 0304 	orr.w	r3, r3, #4
 800237c:	6313      	str	r3, [r2, #48]	@ 0x30
 800237e:	4b95      	ldr	r3, [pc, #596]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	61bb      	str	r3, [r7, #24]
 8002388:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	4b92      	ldr	r3, [pc, #584]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a91      	ldr	r2, [pc, #580]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b8f      	ldr	r3, [pc, #572]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80023a2:	4b8c      	ldr	r3, [pc, #560]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a6:	4a8b      	ldr	r2, [pc, #556]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ae:	4b89      	ldr	r3, [pc, #548]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80023ba:	4b86      	ldr	r3, [pc, #536]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	4a85      	ldr	r2, [pc, #532]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c6:	4b83      	ldr	r3, [pc, #524]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80023d2:	4b80      	ldr	r3, [pc, #512]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	4a7f      	ldr	r2, [pc, #508]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023de:	4b7d      	ldr	r3, [pc, #500]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023ea:	4b7a      	ldr	r3, [pc, #488]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ee:	4a79      	ldr	r2, [pc, #484]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023f0:	f043 0320 	orr.w	r3, r3, #32
 80023f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023f6:	4b77      	ldr	r3, [pc, #476]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	f003 0320 	and.w	r3, r3, #32
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002402:	4b74      	ldr	r3, [pc, #464]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	4a73      	ldr	r2, [pc, #460]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800240c:	6313      	str	r3, [r2, #48]	@ 0x30
 800240e:	4b71      	ldr	r3, [pc, #452]	@ (80025d4 <MX_GPIO_Init+0x2d8>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002416:	603b      	str	r3, [r7, #0]
 8002418:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800241a:	2201      	movs	r2, #1
 800241c:	2120      	movs	r1, #32
 800241e:	486e      	ldr	r0, [pc, #440]	@ (80025d8 <MX_GPIO_Init+0x2dc>)
 8002420:	f004 fac6 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARDUINO_D8_GPIO_Port, ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8002424:	2200      	movs	r2, #0
 8002426:	2104      	movs	r1, #4
 8002428:	486c      	ldr	r0, [pc, #432]	@ (80025dc <MX_GPIO_Init+0x2e0>)
 800242a:	f004 fac1 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800242e:	2201      	movs	r2, #1
 8002430:	2108      	movs	r1, #8
 8002432:	486b      	ldr	r0, [pc, #428]	@ (80025e0 <MX_GPIO_Init+0x2e4>)
 8002434:	f004 fabc 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LCD_DISP_Pin|LORA_NSS_Pin, GPIO_PIN_SET);
 8002438:	2201      	movs	r2, #1
 800243a:	f241 0101 	movw	r1, #4097	@ 0x1001
 800243e:	4867      	ldr	r0, [pc, #412]	@ (80025dc <MX_GPIO_Init+0x2e0>)
 8002440:	f004 fab6 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8002444:	2200      	movs	r2, #0
 8002446:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800244a:	4866      	ldr	r0, [pc, #408]	@ (80025e4 <MX_GPIO_Init+0x2e8>)
 800244c:	f004 fab0 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8002450:	2200      	movs	r2, #0
 8002452:	21c8      	movs	r1, #200	@ 0xc8
 8002454:	4864      	ldr	r0, [pc, #400]	@ (80025e8 <MX_GPIO_Init+0x2ec>)
 8002456:	f004 faab 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 800245a:	2201      	movs	r2, #1
 800245c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002460:	4862      	ldr	r0, [pc, #392]	@ (80025ec <MX_GPIO_Init+0x2f0>)
 8002462:	f004 faa5 	bl	80069b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8002466:	2308      	movs	r3, #8
 8002468:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800246a:	2300      	movs	r3, #0
 800246c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002472:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002476:	4619      	mov	r1, r3
 8002478:	485d      	ldr	r0, [pc, #372]	@ (80025f0 <MX_GPIO_Init+0x2f4>)
 800247a:	f004 f8d5 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800247e:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002484:	2302      	movs	r3, #2
 8002486:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002488:	2300      	movs	r3, #0
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248c:	2303      	movs	r3, #3
 800248e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002490:	230a      	movs	r3, #10
 8002492:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002494:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002498:	4619      	mov	r1, r3
 800249a:	4856      	ldr	r0, [pc, #344]	@ (80025f4 <MX_GPIO_Init+0x2f8>)
 800249c:	f004 f8c4 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80024a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024a6:	2300      	movs	r3, #0
 80024a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80024ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024b2:	4619      	mov	r1, r3
 80024b4:	4850      	ldr	r0, [pc, #320]	@ (80025f8 <MX_GPIO_Init+0x2fc>)
 80024b6:	f004 f8b7 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80024ba:	2340      	movs	r3, #64	@ 0x40
 80024bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80024be:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80024c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80024c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024cc:	4619      	mov	r1, r3
 80024ce:	4842      	ldr	r0, [pc, #264]	@ (80025d8 <MX_GPIO_Init+0x2dc>)
 80024d0:	f004 f8aa 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80024d4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80024d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024da:	2302      	movs	r3, #2
 80024dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e2:	2303      	movs	r3, #3
 80024e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80024e6:	230a      	movs	r3, #10
 80024e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024ee:	4619      	mov	r1, r3
 80024f0:	4842      	ldr	r0, [pc, #264]	@ (80025fc <MX_GPIO_Init+0x300>)
 80024f2:	f004 f899 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80024f6:	2320      	movs	r3, #32
 80024f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024fa:	2301      	movs	r3, #1
 80024fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002502:	2300      	movs	r3, #0
 8002504:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002506:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800250a:	4619      	mov	r1, r3
 800250c:	4832      	ldr	r0, [pc, #200]	@ (80025d8 <MX_GPIO_Init+0x2dc>)
 800250e:	f004 f88b 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO0_Pin */
  GPIO_InitStruct.Pin = LORA_DIO0_Pin;
 8002512:	2308      	movs	r3, #8
 8002514:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002516:	2300      	movs	r3, #0
 8002518:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251a:	2300      	movs	r3, #0
 800251c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LORA_DIO0_GPIO_Port, &GPIO_InitStruct);
 800251e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002522:	4619      	mov	r1, r3
 8002524:	482d      	ldr	r0, [pc, #180]	@ (80025dc <MX_GPIO_Init+0x2e0>)
 8002526:	f004 f87f 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D8_Pin|LCD_DISP_Pin;
 800252a:	f241 0304 	movw	r3, #4100	@ 0x1004
 800252e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002530:	2301      	movs	r3, #1
 8002532:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002538:	2300      	movs	r3, #0
 800253a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800253c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002540:	4619      	mov	r1, r3
 8002542:	4826      	ldr	r0, [pc, #152]	@ (80025dc <MX_GPIO_Init+0x2e0>)
 8002544:	f004 f870 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8002548:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800254c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800254e:	2300      	movs	r3, #0
 8002550:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002552:	2300      	movs	r3, #0
 8002554:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002556:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800255a:	4619      	mov	r1, r3
 800255c:	4828      	ldr	r0, [pc, #160]	@ (8002600 <MX_GPIO_Init+0x304>)
 800255e:	f004 f863 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002562:	2308      	movs	r3, #8
 8002564:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002566:	2301      	movs	r3, #1
 8002568:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002572:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002576:	4619      	mov	r1, r3
 8002578:	4819      	ldr	r0, [pc, #100]	@ (80025e0 <MX_GPIO_Init+0x2e4>)
 800257a:	f004 f855 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800257e:	2310      	movs	r3, #16
 8002580:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002582:	2300      	movs	r3, #0
 8002584:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800258a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800258e:	4619      	mov	r1, r3
 8002590:	4811      	ldr	r0, [pc, #68]	@ (80025d8 <MX_GPIO_Init+0x2dc>)
 8002592:	f004 f849 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8002596:	f248 0304 	movw	r3, #32772	@ 0x8004
 800259a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259c:	2300      	movs	r3, #0
 800259e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80025a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025a8:	4619      	mov	r1, r3
 80025aa:	480e      	ldr	r0, [pc, #56]	@ (80025e4 <MX_GPIO_Init+0x2e8>)
 80025ac:	f004 f83c 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80025b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025c6:	4619      	mov	r1, r3
 80025c8:	4806      	ldr	r0, [pc, #24]	@ (80025e4 <MX_GPIO_Init+0x2e8>)
 80025ca:	f004 f82d 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NSS_Pin */
  GPIO_InitStruct.Pin = LORA_NSS_Pin;
 80025ce:	2301      	movs	r3, #1
 80025d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025d2:	e017      	b.n	8002604 <MX_GPIO_Init+0x308>
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40020c00 	.word	0x40020c00
 80025dc:	40022000 	.word	0x40022000
 80025e0:	40022800 	.word	0x40022800
 80025e4:	40021c00 	.word	0x40021c00
 80025e8:	40021800 	.word	0x40021800
 80025ec:	40021400 	.word	0x40021400
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40020400 	.word	0x40020400
 80025f8:	40022400 	.word	0x40022400
 80025fc:	40020000 	.word	0x40020000
 8002600:	40020800 	.word	0x40020800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002604:	2301      	movs	r3, #1
 8002606:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260c:	2303      	movs	r3, #3
 800260e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 8002610:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002614:	4619      	mov	r1, r3
 8002616:	4843      	ldr	r0, [pc, #268]	@ (8002724 <MX_GPIO_Init+0x428>)
 8002618:	f004 f806 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800261c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002620:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002622:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002626:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002628:	2300      	movs	r3, #0
 800262a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800262c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002630:	4619      	mov	r1, r3
 8002632:	483c      	ldr	r0, [pc, #240]	@ (8002724 <MX_GPIO_Init+0x428>)
 8002634:	f003 fff8 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002638:	2310      	movs	r3, #16
 800263a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002644:	2303      	movs	r3, #3
 8002646:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002648:	230a      	movs	r3, #10
 800264a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800264c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002650:	4619      	mov	r1, r3
 8002652:	4835      	ldr	r0, [pc, #212]	@ (8002728 <MX_GPIO_Init+0x42c>)
 8002654:	f003 ffe8 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8002658:	23c8      	movs	r3, #200	@ 0xc8
 800265a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800265c:	2301      	movs	r3, #1
 800265e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2300      	movs	r3, #0
 8002662:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002664:	2300      	movs	r3, #0
 8002666:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002668:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800266c:	4619      	mov	r1, r3
 800266e:	482f      	ldr	r0, [pc, #188]	@ (800272c <MX_GPIO_Init+0x430>)
 8002670:	f003 ffda 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin|BTN3_Pin;
 8002674:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800267a:	2300      	movs	r3, #0
 800267c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267e:	2300      	movs	r3, #0
 8002680:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002682:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002686:	4619      	mov	r1, r3
 8002688:	4829      	ldr	r0, [pc, #164]	@ (8002730 <MX_GPIO_Init+0x434>)
 800268a:	f003 ffcd 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_RESET_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin;
 800268e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002694:	2301      	movs	r3, #1
 8002696:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002698:	2301      	movs	r3, #1
 800269a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800269c:	2301      	movs	r3, #1
 800269e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LORA_RESET_GPIO_Port, &GPIO_InitStruct);
 80026a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026a4:	4619      	mov	r1, r3
 80026a6:	4822      	ldr	r0, [pc, #136]	@ (8002730 <MX_GPIO_Init+0x434>)
 80026a8:	f003 ffbe 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 80026ac:	2305      	movs	r3, #5
 80026ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b0:	2302      	movs	r3, #2
 80026b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b8:	2303      	movs	r3, #3
 80026ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80026bc:	230a      	movs	r3, #10
 80026be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c4:	4619      	mov	r1, r3
 80026c6:	481b      	ldr	r0, [pc, #108]	@ (8002734 <MX_GPIO_Init+0x438>)
 80026c8:	f003 ffae 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80026cc:	2304      	movs	r3, #4
 80026ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026d0:	2300      	movs	r3, #0
 80026d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80026d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026dc:	4619      	mov	r1, r3
 80026de:	4813      	ldr	r0, [pc, #76]	@ (800272c <MX_GPIO_Init+0x430>)
 80026e0:	f003 ffa2 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80026e4:	2301      	movs	r3, #1
 80026e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e8:	2300      	movs	r3, #0
 80026ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80026f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026f4:	4619      	mov	r1, r3
 80026f6:	4810      	ldr	r0, [pc, #64]	@ (8002738 <MX_GPIO_Init+0x43c>)
 80026f8:	f003 ff96 	bl	8006628 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80026fc:	2328      	movs	r3, #40	@ 0x28
 80026fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002700:	2302      	movs	r3, #2
 8002702:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002704:	2300      	movs	r3, #0
 8002706:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002708:	2303      	movs	r3, #3
 800270a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800270c:	230a      	movs	r3, #10
 800270e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002710:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002714:	4619      	mov	r1, r3
 8002716:	4808      	ldr	r0, [pc, #32]	@ (8002738 <MX_GPIO_Init+0x43c>)
 8002718:	f003 ff86 	bl	8006628 <HAL_GPIO_Init>

}
 800271c:	bf00      	nop
 800271e:	3740      	adds	r7, #64	@ 0x40
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40022000 	.word	0x40022000
 8002728:	40021c00 	.word	0x40021c00
 800272c:	40021800 	.word	0x40021800
 8002730:	40021400 	.word	0x40021400
 8002734:	40020800 	.word	0x40020800
 8002738:	40020000 	.word	0x40020000

0800273c <L76_Init>:
static void L76_ParseRMC(char *nmea, L76_GPS_Data_t *data);
static double L76_ConvertNMEADegrees(const char *raw, char dir);
static void L76_ParseTime(const char *str, uint8_t *h, uint8_t *m, float *s);
static void L76_ParseDate(const char *str, uint8_t *d, uint8_t *mo, uint16_t *y);

void L76_Init(UART_HandleTypeDef *huart) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	l76_huart = huart;
 8002744:	4a15      	ldr	r2, [pc, #84]	@ (800279c <L76_Init+0x60>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(L76_STDBY_GPIO_Port, L76_STDBY_Pin, GPIO_PIN_SET);
 800274a:	2201      	movs	r2, #1
 800274c:	2140      	movs	r1, #64	@ 0x40
 800274e:	4814      	ldr	r0, [pc, #80]	@ (80027a0 <L76_Init+0x64>)
 8002750:	f004 f92e 	bl	80069b0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002754:	200a      	movs	r0, #10
 8002756:	f002 fbf7 	bl	8004f48 <HAL_Delay>
	l76_sem = xSemaphoreCreateBinary();
 800275a:	2203      	movs	r2, #3
 800275c:	2100      	movs	r1, #0
 800275e:	2001      	movs	r0, #1
 8002760:	f00c feeb 	bl	800f53a <xQueueGenericCreate>
 8002764:	4603      	mov	r3, r0
 8002766:	4a0f      	ldr	r2, [pc, #60]	@ (80027a4 <L76_Init+0x68>)
 8002768:	6013      	str	r3, [r2, #0]
	memset(&l76_data, 0, sizeof(l76_data));
 800276a:	2230      	movs	r2, #48	@ 0x30
 800276c:	2100      	movs	r1, #0
 800276e:	480e      	ldr	r0, [pc, #56]	@ (80027a8 <L76_Init+0x6c>)
 8002770:	f011 f804 	bl	801377c <memset>
	l76_rxIndex = 0;
 8002774:	4b0d      	ldr	r3, [pc, #52]	@ (80027ac <L76_Init+0x70>)
 8002776:	2200      	movs	r2, #0
 8002778:	801a      	strh	r2, [r3, #0]
	l76_currentBuf = 0;
 800277a:	4b0d      	ldr	r3, [pc, #52]	@ (80027b0 <L76_Init+0x74>)
 800277c:	2200      	movs	r2, #0
 800277e:	701a      	strb	r2, [r3, #0]
	l76_readyBuf = -1;
 8002780:	4b0c      	ldr	r3, [pc, #48]	@ (80027b4 <L76_Init+0x78>)
 8002782:	22ff      	movs	r2, #255	@ 0xff
 8002784:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
 8002786:	4b05      	ldr	r3, [pc, #20]	@ (800279c <L76_Init+0x60>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2201      	movs	r2, #1
 800278c:	490a      	ldr	r1, [pc, #40]	@ (80027b8 <L76_Init+0x7c>)
 800278e:	4618      	mov	r0, r3
 8002790:	f00a f88b 	bl	800c8aa <HAL_UART_Receive_IT>
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	200029d0 	.word	0x200029d0
 80027a0:	40021800 	.word	0x40021800
 80027a4:	200029d4 	.word	0x200029d4
 80027a8:	20002ae0 	.word	0x20002ae0
 80027ac:	20002ad8 	.word	0x20002ad8
 80027b0:	20002ada 	.word	0x20002ada
 80027b4:	20000000 	.word	0x20000000
 80027b8:	20002adb 	.word	0x20002adb

080027bc <L76_Task>:

void L76_Task(void const *arg) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	L76_Init((UART_HandleTypeDef*) arg);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff ffb9 	bl	800273c <L76_Init>

	for (;;) {
		if (xSemaphoreTake(l76_sem, portMAX_DELAY) == pdTRUE && l76_readyBuf >= 0) {
 80027ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <L76_Task+0x48>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f04f 31ff 	mov.w	r1, #4294967295
 80027d2:	4618      	mov	r0, r3
 80027d4:	f00d fa8e 	bl	800fcf4 <xQueueSemaphoreTake>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d1f5      	bne.n	80027ca <L76_Task+0xe>
 80027de:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <L76_Task+0x4c>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	b25b      	sxtb	r3, r3
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	dbf0      	blt.n	80027ca <L76_Task+0xe>
			L76_ProcessNMEA(l76_rxBuffer[l76_readyBuf]);
 80027e8:	4b07      	ldr	r3, [pc, #28]	@ (8002808 <L76_Task+0x4c>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	b25b      	sxtb	r3, r3
 80027ee:	01db      	lsls	r3, r3, #7
 80027f0:	4a06      	ldr	r2, [pc, #24]	@ (800280c <L76_Task+0x50>)
 80027f2:	4413      	add	r3, r2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 f9e5 	bl	8002bc4 <L76_ProcessNMEA>
			l76_readyBuf = -1;
 80027fa:	4b03      	ldr	r3, [pc, #12]	@ (8002808 <L76_Task+0x4c>)
 80027fc:	22ff      	movs	r2, #255	@ 0xff
 80027fe:	701a      	strb	r2, [r3, #0]
		if (xSemaphoreTake(l76_sem, portMAX_DELAY) == pdTRUE && l76_readyBuf >= 0) {
 8002800:	e7e3      	b.n	80027ca <L76_Task+0xe>
 8002802:	bf00      	nop
 8002804:	200029d4 	.word	0x200029d4
 8002808:	20000000 	.word	0x20000000
 800280c:	200029d8 	.word	0x200029d8

08002810 <L76_GetData>:
		}
	}
}

void L76_GetData(L76_GPS_Data_t *data) {
 8002810:	b5b0      	push	{r4, r5, r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	taskENTER_CRITICAL();
 8002818:	f00e ff00 	bl	801161c <vPortEnterCritical>
	*data = l76_data;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a08      	ldr	r2, [pc, #32]	@ (8002840 <L76_GetData+0x30>)
 8002820:	461c      	mov	r4, r3
 8002822:	4615      	mov	r5, r2
 8002824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002828:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800282a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800282c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002830:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	taskEXIT_CRITICAL();
 8002834:	f00e ff28 	bl	8011688 <vPortExitCritical>
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bdb0      	pop	{r4, r5, r7, pc}
 8002840:	20002ae0 	.word	0x20002ae0

08002844 <L76_PrintExample>:
		l76_currentBuf = 0;
		HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
	}
}

void L76_PrintExample(void) {
 8002844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002848:	ed2d 8b02 	vpush	{d8}
 800284c:	b0eb      	sub	sp, #428	@ 0x1ac
 800284e:	af16      	add	r7, sp, #88	@ 0x58
	L76_GPS_Data_t data;
	L76_GetData(&data);
 8002850:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ffdb 	bl	8002810 <L76_GetData>

	char buf[256];

	if (data.fix_quality == 0) {
 800285a:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 800285e:	2b00      	cmp	r3, #0
 8002860:	f040 8081 	bne.w	8002966 <L76_PrintExample+0x122>
		snprintf(buf, sizeof(buf),
			"[GPS] No fix: %d sats, UTC %02d:%02d:%05.2f, %02d/%02d/%04d\r\n"
			"[GSV] View: %d, Max SNR: %ddB\r\n",
			data.satellites, data.hours, data.minutes, data.seconds,
 8002864:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
		snprintf(buf, sizeof(buf),
 8002868:	4698      	mov	r8, r3
			data.satellites, data.hours, data.minutes, data.seconds,
 800286a:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
		snprintf(buf, sizeof(buf),
 800286e:	461c      	mov	r4, r3
			data.satellites, data.hours, data.minutes, data.seconds,
 8002870:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
		snprintf(buf, sizeof(buf),
 8002874:	461d      	mov	r5, r3
			data.satellites, data.hours, data.minutes, data.seconds,
 8002876:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
		snprintf(buf, sizeof(buf),
 800287a:	4618      	mov	r0, r3
 800287c:	f7fd fe84 	bl	8000588 <__aeabi_f2d>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
			data.day, data.month, data.year, gsv_sat_count, gsv_max_snr);
 8002884:	f897 1148 	ldrb.w	r1, [r7, #328]	@ 0x148
		snprintf(buf, sizeof(buf),
 8002888:	460e      	mov	r6, r1
			data.day, data.month, data.year, gsv_sat_count, gsv_max_snr);
 800288a:	f897 1149 	ldrb.w	r1, [r7, #329]	@ 0x149
		snprintf(buf, sizeof(buf),
 800288e:	61b9      	str	r1, [r7, #24]
			data.day, data.month, data.year, gsv_sat_count, gsv_max_snr);
 8002890:	f8b7 114a 	ldrh.w	r1, [r7, #330]	@ 0x14a
		snprintf(buf, sizeof(buf),
 8002894:	6179      	str	r1, [r7, #20]
 8002896:	4968      	ldr	r1, [pc, #416]	@ (8002a38 <L76_PrintExample+0x1f4>)
 8002898:	7809      	ldrb	r1, [r1, #0]
 800289a:	60b9      	str	r1, [r7, #8]
 800289c:	4967      	ldr	r1, [pc, #412]	@ (8002a3c <L76_PrintExample+0x1f8>)
 800289e:	7809      	ldrb	r1, [r1, #0]
 80028a0:	f107 0020 	add.w	r0, r7, #32
 80028a4:	9108      	str	r1, [sp, #32]
 80028a6:	68b9      	ldr	r1, [r7, #8]
 80028a8:	9107      	str	r1, [sp, #28]
 80028aa:	6979      	ldr	r1, [r7, #20]
 80028ac:	9106      	str	r1, [sp, #24]
 80028ae:	69b9      	ldr	r1, [r7, #24]
 80028b0:	9105      	str	r1, [sp, #20]
 80028b2:	9604      	str	r6, [sp, #16]
 80028b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80028b8:	9501      	str	r5, [sp, #4]
 80028ba:	9400      	str	r4, [sp, #0]
 80028bc:	4643      	mov	r3, r8
 80028be:	4a60      	ldr	r2, [pc, #384]	@ (8002a40 <L76_PrintExample+0x1fc>)
 80028c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028c4:	f010 fe4c 	bl	8013560 <sniprintf>

		if (gsv_sat_count == 0 && data.hours == 0 && data.minutes == 0)
 80028c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002a38 <L76_PrintExample+0x1f4>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d11c      	bne.n	800290a <L76_PrintExample+0xc6>
 80028d0:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d118      	bne.n	800290a <L76_PrintExample+0xc6>
 80028d8:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d114      	bne.n	800290a <L76_PrintExample+0xc6>
			strcat(buf, "[GPS] Cold start?\r\n");
 80028e0:	f107 0320 	add.w	r3, r7, #32
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fd fce3 	bl	80002b0 <strlen>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	f107 0320 	add.w	r3, r7, #32
 80028f2:	4413      	add	r3, r2
 80028f4:	4a53      	ldr	r2, [pc, #332]	@ (8002a44 <L76_PrintExample+0x200>)
 80028f6:	461d      	mov	r5, r3
 80028f8:	4614      	mov	r4, r2
 80028fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028fc:	6028      	str	r0, [r5, #0]
 80028fe:	6069      	str	r1, [r5, #4]
 8002900:	60aa      	str	r2, [r5, #8]
 8002902:	60eb      	str	r3, [r5, #12]
 8002904:	6820      	ldr	r0, [r4, #0]
 8002906:	6128      	str	r0, [r5, #16]
 8002908:	e087      	b.n	8002a1a <L76_PrintExample+0x1d6>
		else if (gsv_sat_count < 4)
 800290a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a38 <L76_PrintExample+0x1f4>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b03      	cmp	r3, #3
 8002910:	d814      	bhi.n	800293c <L76_PrintExample+0xf8>
			strcat(buf, "[GPS] Weak signal\r\n");
 8002912:	f107 0320 	add.w	r3, r7, #32
 8002916:	4618      	mov	r0, r3
 8002918:	f7fd fcca 	bl	80002b0 <strlen>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	f107 0320 	add.w	r3, r7, #32
 8002924:	4413      	add	r3, r2
 8002926:	4a48      	ldr	r2, [pc, #288]	@ (8002a48 <L76_PrintExample+0x204>)
 8002928:	461d      	mov	r5, r3
 800292a:	4614      	mov	r4, r2
 800292c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800292e:	6028      	str	r0, [r5, #0]
 8002930:	6069      	str	r1, [r5, #4]
 8002932:	60aa      	str	r2, [r5, #8]
 8002934:	60eb      	str	r3, [r5, #12]
 8002936:	6820      	ldr	r0, [r4, #0]
 8002938:	6128      	str	r0, [r5, #16]
 800293a:	e06e      	b.n	8002a1a <L76_PrintExample+0x1d6>
		else
			strcat(buf, "[GPS] No lock yet\r\n");
 800293c:	f107 0320 	add.w	r3, r7, #32
 8002940:	4618      	mov	r0, r3
 8002942:	f7fd fcb5 	bl	80002b0 <strlen>
 8002946:	4603      	mov	r3, r0
 8002948:	461a      	mov	r2, r3
 800294a:	f107 0320 	add.w	r3, r7, #32
 800294e:	4413      	add	r3, r2
 8002950:	4a3e      	ldr	r2, [pc, #248]	@ (8002a4c <L76_PrintExample+0x208>)
 8002952:	461d      	mov	r5, r3
 8002954:	4614      	mov	r4, r2
 8002956:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002958:	6028      	str	r0, [r5, #0]
 800295a:	6069      	str	r1, [r5, #4]
 800295c:	60aa      	str	r2, [r5, #8]
 800295e:	60eb      	str	r3, [r5, #12]
 8002960:	6820      	ldr	r0, [r4, #0]
 8002962:	6128      	str	r0, [r5, #16]
 8002964:	e059      	b.n	8002a1a <L76_PrintExample+0x1d6>
	} else {
		snprintf(buf, sizeof(buf),
 8002966:	e9d7 ab48 	ldrd	sl, fp, [r7, #288]	@ 0x120
 800296a:	ed97 8b4a 	vldr	d8, [r7, #296]	@ 0x128
			"[GPS] FIX OK: Lat=%.5f, Lon=%.5f, Alt=%.1fm\r\n"
			"UTC=%02d:%02d:%05.2f, Date=%02d/%02d/%04d\r\n"
			"Speed=%.1fkt, Course=%.1f, Sats=%d\r\n"
			"[GSV] View: %d, Max SNR: %ddB\r\n",
			data.latitude, data.longitude, data.altitude,
 800296e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
		snprintf(buf, sizeof(buf),
 8002972:	4618      	mov	r0, r3
 8002974:	f7fd fe08 	bl	8000588 <__aeabi_f2d>
 8002978:	e9c7 0106 	strd	r0, r1, [r7, #24]
			data.hours, data.minutes, data.seconds,
 800297c:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
		snprintf(buf, sizeof(buf),
 8002980:	461e      	mov	r6, r3
			data.hours, data.minutes, data.seconds,
 8002982:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
		snprintf(buf, sizeof(buf),
 8002986:	617b      	str	r3, [r7, #20]
			data.hours, data.minutes, data.seconds,
 8002988:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
		snprintf(buf, sizeof(buf),
 800298c:	4618      	mov	r0, r3
 800298e:	f7fd fdfb 	bl	8000588 <__aeabi_f2d>
 8002992:	e9c7 0102 	strd	r0, r1, [r7, #8]
			data.day, data.month, data.year,
 8002996:	f897 3148 	ldrb.w	r3, [r7, #328]	@ 0x148
		snprintf(buf, sizeof(buf),
 800299a:	613b      	str	r3, [r7, #16]
			data.day, data.month, data.year,
 800299c:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
		snprintf(buf, sizeof(buf),
 80029a0:	607b      	str	r3, [r7, #4]
			data.day, data.month, data.year,
 80029a2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
		snprintf(buf, sizeof(buf),
 80029a6:	603b      	str	r3, [r7, #0]
			data.speed, data.course, data.satellites,
 80029a8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
		snprintf(buf, sizeof(buf),
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fd fdeb 	bl	8000588 <__aeabi_f2d>
 80029b2:	4680      	mov	r8, r0
 80029b4:	4689      	mov	r9, r1
			data.speed, data.course, data.satellites,
 80029b6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
		snprintf(buf, sizeof(buf),
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7fd fde4 	bl	8000588 <__aeabi_f2d>
 80029c0:	4604      	mov	r4, r0
 80029c2:	460d      	mov	r5, r1
			data.speed, data.course, data.satellites,
 80029c4:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
		snprintf(buf, sizeof(buf),
 80029c8:	4619      	mov	r1, r3
 80029ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002a38 <L76_PrintExample+0x1f4>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <L76_PrintExample+0x1f8>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	f107 0020 	add.w	r0, r7, #32
 80029d8:	9314      	str	r3, [sp, #80]	@ 0x50
 80029da:	9213      	str	r2, [sp, #76]	@ 0x4c
 80029dc:	9112      	str	r1, [sp, #72]	@ 0x48
 80029de:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 80029e2:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	920c      	str	r2, [sp, #48]	@ 0x30
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	920b      	str	r2, [sp, #44]	@ 0x2c
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	920a      	str	r2, [sp, #40]	@ 0x28
 80029f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80029f6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	9307      	str	r3, [sp, #28]
 80029fe:	9606      	str	r6, [sp, #24]
 8002a00:	ed97 7b06 	vldr	d7, [r7, #24]
 8002a04:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002a08:	ed8d 8b02 	vstr	d8, [sp, #8]
 8002a0c:	e9cd ab00 	strd	sl, fp, [sp]
 8002a10:	4a0f      	ldr	r2, [pc, #60]	@ (8002a50 <L76_PrintExample+0x20c>)
 8002a12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a16:	f010 fda3 	bl	8013560 <sniprintf>
			gsv_sat_count, gsv_max_snr);
	}

	printf("%s", buf);
 8002a1a:	f107 0320 	add.w	r3, r7, #32
 8002a1e:	4619      	mov	r1, r3
 8002a20:	480c      	ldr	r0, [pc, #48]	@ (8002a54 <L76_PrintExample+0x210>)
 8002a22:	f010 fd2d 	bl	8013480 <iprintf>
}
 8002a26:	bf00      	nop
 8002a28:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	ecbd 8b02 	vpop	{d8}
 8002a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a36:	bf00      	nop
 8002a38:	20002b10 	.word	0x20002b10
 8002a3c:	20002b11 	.word	0x20002b11
 8002a40:	08016460 	.word	0x08016460
 8002a44:	080164c0 	.word	0x080164c0
 8002a48:	080164d4 	.word	0x080164d4
 8002a4c:	080164e8 	.word	0x080164e8
 8002a50:	080164fc 	.word	0x080164fc
 8002a54:	0801659c 	.word	0x0801659c

08002a58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	BaseType_t wake = pdFALSE;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60bb      	str	r3, [r7, #8]
	if (huart == l76_huart) {
 8002a64:	4b4f      	ldr	r3, [pc, #316]	@ (8002ba4 <HAL_UART_RxCpltCallback+0x14c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	f040 8095 	bne.w	8002b9a <HAL_UART_RxCpltCallback+0x142>
		char c = (char) l76_rxChar;
 8002a70:	4b4d      	ldr	r3, [pc, #308]	@ (8002ba8 <HAL_UART_RxCpltCallback+0x150>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	73fb      	strb	r3, [r7, #15]

		if (c == '$') {
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	2b24      	cmp	r3, #36	@ 0x24
 8002a7a:	d11a      	bne.n	8002ab2 <HAL_UART_RxCpltCallback+0x5a>
			l76_rxIndex = 0;
 8002a7c:	4b4b      	ldr	r3, [pc, #300]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	801a      	strh	r2, [r3, #0]
			l76_currentBuf ^= 1;
 8002a82:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	f083 0301 	eor.w	r3, r3, #1
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	4b48      	ldr	r3, [pc, #288]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002a8e:	701a      	strb	r2, [r3, #0]
			l76_rxBuffer[l76_currentBuf][l76_rxIndex++] = c;
 8002a90:	4b47      	ldr	r3, [pc, #284]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	4b45      	ldr	r3, [pc, #276]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	b291      	uxth	r1, r2
 8002a9e:	4a43      	ldr	r2, [pc, #268]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002aa0:	8011      	strh	r1, [r2, #0]
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4a43      	ldr	r2, [pc, #268]	@ (8002bb4 <HAL_UART_RxCpltCallback+0x15c>)
 8002aa6:	01c3      	lsls	r3, r0, #7
 8002aa8:	4413      	add	r3, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	7bfa      	ldrb	r2, [r7, #15]
 8002aae:	701a      	strb	r2, [r3, #0]
 8002ab0:	e06c      	b.n	8002b8c <HAL_UART_RxCpltCallback+0x134>
		} else if (c == '\n') {
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
 8002ab4:	2b0a      	cmp	r3, #10
 8002ab6:	d14e      	bne.n	8002b56 <HAL_UART_RxCpltCallback+0xfe>
			if (l76_rxIndex < L76_NMEA_MAX_LEN)
 8002ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	2b7f      	cmp	r3, #127	@ 0x7f
 8002abe:	d80c      	bhi.n	8002ada <HAL_UART_RxCpltCallback+0x82>
				l76_rxBuffer[l76_currentBuf][l76_rxIndex] = '\0';
 8002ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	4b39      	ldr	r3, [pc, #228]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	4619      	mov	r1, r3
 8002acc:	4a39      	ldr	r2, [pc, #228]	@ (8002bb4 <HAL_UART_RxCpltCallback+0x15c>)
 8002ace:	01c3      	lsls	r3, r0, #7
 8002ad0:	4413      	add	r3, r2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e007      	b.n	8002aea <HAL_UART_RxCpltCallback+0x92>
			else
				l76_rxBuffer[l76_currentBuf][L76_NMEA_MAX_LEN - 1] = '\0';
 8002ada:	4b35      	ldr	r3, [pc, #212]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	4a35      	ldr	r2, [pc, #212]	@ (8002bb4 <HAL_UART_RxCpltCallback+0x15c>)
 8002ae0:	01db      	lsls	r3, r3, #7
 8002ae2:	4413      	add	r3, r2
 8002ae4:	337f      	adds	r3, #127	@ 0x7f
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]

			if (l76_rxIndex > 0 && l76_rxBuffer[l76_currentBuf][l76_rxIndex - 1] == '\r')
 8002aea:	4b30      	ldr	r3, [pc, #192]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d018      	beq.n	8002b24 <HAL_UART_RxCpltCallback+0xcc>
 8002af2:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	3b01      	subs	r3, #1
 8002afe:	492d      	ldr	r1, [pc, #180]	@ (8002bb4 <HAL_UART_RxCpltCallback+0x15c>)
 8002b00:	01d2      	lsls	r2, r2, #7
 8002b02:	440a      	add	r2, r1
 8002b04:	4413      	add	r3, r2
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b0d      	cmp	r3, #13
 8002b0a:	d10b      	bne.n	8002b24 <HAL_UART_RxCpltCallback+0xcc>
				l76_rxBuffer[l76_currentBuf][l76_rxIndex - 1] = '\0';
 8002b0c:	4b28      	ldr	r3, [pc, #160]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	4b26      	ldr	r3, [pc, #152]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	4926      	ldr	r1, [pc, #152]	@ (8002bb4 <HAL_UART_RxCpltCallback+0x15c>)
 8002b1a:	01d2      	lsls	r2, r2, #7
 8002b1c:	440a      	add	r2, r1
 8002b1e:	4413      	add	r3, r2
 8002b20:	2200      	movs	r2, #0
 8002b22:	701a      	strb	r2, [r3, #0]

			l76_readyBuf = l76_currentBuf;
 8002b24:	4b22      	ldr	r3, [pc, #136]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	b25a      	sxtb	r2, r3
 8002b2a:	4b23      	ldr	r3, [pc, #140]	@ (8002bb8 <HAL_UART_RxCpltCallback+0x160>)
 8002b2c:	701a      	strb	r2, [r3, #0]
			xSemaphoreGiveFromISR(l76_sem, &wake);
 8002b2e:	4b23      	ldr	r3, [pc, #140]	@ (8002bbc <HAL_UART_RxCpltCallback+0x164>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f107 0208 	add.w	r2, r7, #8
 8002b36:	4611      	mov	r1, r2
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f00c ff5a 	bl	800f9f2 <xQueueGiveFromISR>
			portYIELD_FROM_ISR(wake);
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d023      	beq.n	8002b8c <HAL_UART_RxCpltCallback+0x134>
 8002b44:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc0 <HAL_UART_RxCpltCallback+0x168>)
 8002b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	f3bf 8f6f 	isb	sy
 8002b54:	e01a      	b.n	8002b8c <HAL_UART_RxCpltCallback+0x134>
		} else if (c != '\r') {
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	2b0d      	cmp	r3, #13
 8002b5a:	d017      	beq.n	8002b8c <HAL_UART_RxCpltCallback+0x134>
			if (l76_rxIndex < (L76_NMEA_MAX_LEN - 1))
 8002b5c:	4b13      	ldr	r3, [pc, #76]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002b5e:	881b      	ldrh	r3, [r3, #0]
 8002b60:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b62:	d810      	bhi.n	8002b86 <HAL_UART_RxCpltCallback+0x12e>
				l76_rxBuffer[l76_currentBuf][l76_rxIndex++] = c;
 8002b64:	4b12      	ldr	r3, [pc, #72]	@ (8002bb0 <HAL_UART_RxCpltCallback+0x158>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	4b10      	ldr	r3, [pc, #64]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	b291      	uxth	r1, r2
 8002b72:	4a0e      	ldr	r2, [pc, #56]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002b74:	8011      	strh	r1, [r2, #0]
 8002b76:	4619      	mov	r1, r3
 8002b78:	4a0e      	ldr	r2, [pc, #56]	@ (8002bb4 <HAL_UART_RxCpltCallback+0x15c>)
 8002b7a:	01c3      	lsls	r3, r0, #7
 8002b7c:	4413      	add	r3, r2
 8002b7e:	440b      	add	r3, r1
 8002b80:	7bfa      	ldrb	r2, [r7, #15]
 8002b82:	701a      	strb	r2, [r3, #0]
 8002b84:	e002      	b.n	8002b8c <HAL_UART_RxCpltCallback+0x134>
			else
				l76_rxIndex = 0; // overflow safety
 8002b86:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <HAL_UART_RxCpltCallback+0x154>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	801a      	strh	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
 8002b8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <HAL_UART_RxCpltCallback+0x14c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2201      	movs	r2, #1
 8002b92:	4905      	ldr	r1, [pc, #20]	@ (8002ba8 <HAL_UART_RxCpltCallback+0x150>)
 8002b94:	4618      	mov	r0, r3
 8002b96:	f009 fe88 	bl	800c8aa <HAL_UART_Receive_IT>
	}
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	200029d0 	.word	0x200029d0
 8002ba8:	20002adb 	.word	0x20002adb
 8002bac:	20002ad8 	.word	0x20002ad8
 8002bb0:	20002ada 	.word	0x20002ada
 8002bb4:	200029d8 	.word	0x200029d8
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	200029d4 	.word	0x200029d4
 8002bc0:	e000ed04 	.word	0xe000ed04

08002bc4 <L76_ProcessNMEA>:

static void L76_ProcessNMEA(char *nmea) {
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
	if (!nmea || nmea[0] != '$') return;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d076      	beq.n	8002cc0 <L76_ProcessNMEA+0xfc>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	2b24      	cmp	r3, #36	@ 0x24
 8002bd8:	d172      	bne.n	8002cc0 <L76_ProcessNMEA+0xfc>

	char *star = strchr(nmea, '*');
 8002bda:	212a      	movs	r1, #42	@ 0x2a
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f010 fdd5 	bl	801378c <strchr>
 8002be2:	60f8      	str	r0, [r7, #12]
	if (star) *star = '\0';
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <L76_ProcessNMEA+0x2c>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]

	if (strncmp(nmea + 3, "GGA", 3) == 0) {
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3303      	adds	r3, #3
 8002bf4:	2203      	movs	r2, #3
 8002bf6:	4934      	ldr	r1, [pc, #208]	@ (8002cc8 <L76_ProcessNMEA+0x104>)
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f010 fdd4 	bl	80137a6 <strncmp>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d104      	bne.n	8002c0e <L76_ProcessNMEA+0x4a>
		L76_ParseGGA(nmea, &l76_data);
 8002c04:	4931      	ldr	r1, [pc, #196]	@ (8002ccc <L76_ProcessNMEA+0x108>)
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f86e 	bl	8002ce8 <L76_ParseGGA>
 8002c0c:	e059      	b.n	8002cc2 <L76_ProcessNMEA+0xfe>
	} else if (strncmp(nmea + 3, "RMC", 3) == 0) {
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3303      	adds	r3, #3
 8002c12:	2203      	movs	r2, #3
 8002c14:	492e      	ldr	r1, [pc, #184]	@ (8002cd0 <L76_ProcessNMEA+0x10c>)
 8002c16:	4618      	mov	r0, r3
 8002c18:	f010 fdc5 	bl	80137a6 <strncmp>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d104      	bne.n	8002c2c <L76_ProcessNMEA+0x68>
		L76_ParseRMC(nmea, &l76_data);
 8002c22:	492a      	ldr	r1, [pc, #168]	@ (8002ccc <L76_ProcessNMEA+0x108>)
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f8e5 	bl	8002df4 <L76_ParseRMC>
 8002c2a:	e04a      	b.n	8002cc2 <L76_ProcessNMEA+0xfe>
	} else if (strncmp(nmea, "$GPGSV", 6) == 0 || strncmp(nmea, "$GLGSV", 6) == 0) {
 8002c2c:	2206      	movs	r2, #6
 8002c2e:	4929      	ldr	r1, [pc, #164]	@ (8002cd4 <L76_ProcessNMEA+0x110>)
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f010 fdb8 	bl	80137a6 <strncmp>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d007      	beq.n	8002c4c <L76_ProcessNMEA+0x88>
 8002c3c:	2206      	movs	r2, #6
 8002c3e:	4926      	ldr	r1, [pc, #152]	@ (8002cd8 <L76_ProcessNMEA+0x114>)
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f010 fdb0 	bl	80137a6 <strncmp>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d13a      	bne.n	8002cc2 <L76_ProcessNMEA+0xfe>
		char *token;
		uint8_t field = 0, sat = 0, snr = 0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	74fb      	strb	r3, [r7, #19]
 8002c50:	2300      	movs	r3, #0
 8002c52:	74bb      	strb	r3, [r7, #18]
 8002c54:	2300      	movs	r3, #0
 8002c56:	747b      	strb	r3, [r7, #17]

		token = strtok(nmea, ",");
 8002c58:	4920      	ldr	r1, [pc, #128]	@ (8002cdc <L76_ProcessNMEA+0x118>)
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f010 fdb6 	bl	80137cc <strtok>
 8002c60:	6178      	str	r0, [r7, #20]
		while (token != NULL) {
 8002c62:	e023      	b.n	8002cac <L76_ProcessNMEA+0xe8>
			field++;
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	3301      	adds	r3, #1
 8002c68:	74fb      	strb	r3, [r7, #19]
			if (field == 4) sat = atoi(token);
 8002c6a:	7cfb      	ldrb	r3, [r7, #19]
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d104      	bne.n	8002c7a <L76_ProcessNMEA+0xb6>
 8002c70:	6978      	ldr	r0, [r7, #20]
 8002c72:	f00e fff2 	bl	8011c5a <atoi>
 8002c76:	4603      	mov	r3, r0
 8002c78:	74bb      	strb	r3, [r7, #18]
			if (field >= 8 && ((field - 8) % 4 == 0)) {
 8002c7a:	7cfb      	ldrb	r3, [r7, #19]
 8002c7c:	2b07      	cmp	r3, #7
 8002c7e:	d910      	bls.n	8002ca2 <L76_ProcessNMEA+0xde>
 8002c80:	7cfb      	ldrb	r3, [r7, #19]
 8002c82:	3b08      	subs	r3, #8
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <L76_ProcessNMEA+0xde>
				uint8_t val = atoi(token);
 8002c8c:	6978      	ldr	r0, [r7, #20]
 8002c8e:	f00e ffe4 	bl	8011c5a <atoi>
 8002c92:	4603      	mov	r3, r0
 8002c94:	72fb      	strb	r3, [r7, #11]
				if (val > snr) snr = val;
 8002c96:	7afa      	ldrb	r2, [r7, #11]
 8002c98:	7c7b      	ldrb	r3, [r7, #17]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d901      	bls.n	8002ca2 <L76_ProcessNMEA+0xde>
 8002c9e:	7afb      	ldrb	r3, [r7, #11]
 8002ca0:	747b      	strb	r3, [r7, #17]
			}
			token = strtok(NULL, ",");
 8002ca2:	490e      	ldr	r1, [pc, #56]	@ (8002cdc <L76_ProcessNMEA+0x118>)
 8002ca4:	2000      	movs	r0, #0
 8002ca6:	f010 fd91 	bl	80137cc <strtok>
 8002caa:	6178      	str	r0, [r7, #20]
		while (token != NULL) {
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1d8      	bne.n	8002c64 <L76_ProcessNMEA+0xa0>
		}

		gsv_sat_count = sat;
 8002cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ce0 <L76_ProcessNMEA+0x11c>)
 8002cb4:	7cbb      	ldrb	r3, [r7, #18]
 8002cb6:	7013      	strb	r3, [r2, #0]
		gsv_max_snr = snr;
 8002cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <L76_ProcessNMEA+0x120>)
 8002cba:	7c7b      	ldrb	r3, [r7, #17]
 8002cbc:	7013      	strb	r3, [r2, #0]
 8002cbe:	e000      	b.n	8002cc2 <L76_ProcessNMEA+0xfe>
	if (!nmea || nmea[0] != '$') return;
 8002cc0:	bf00      	nop
	}
}
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	080165a0 	.word	0x080165a0
 8002ccc:	20002ae0 	.word	0x20002ae0
 8002cd0:	080165a4 	.word	0x080165a4
 8002cd4:	080165a8 	.word	0x080165a8
 8002cd8:	080165b0 	.word	0x080165b0
 8002cdc:	080165b8 	.word	0x080165b8
 8002ce0:	20002b10 	.word	0x20002b10
 8002ce4:	20002b11 	.word	0x20002b11

08002ce8 <L76_ParseGGA>:

static void L76_ParseGGA(char *nmea, L76_GPS_Data_t *data) {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
	char *token = strtok(nmea, ","); // skip GGA
 8002cf2:	493f      	ldr	r1, [pc, #252]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f010 fd69 	bl	80137cc <strtok>
 8002cfa:	61f8      	str	r0, [r7, #28]
	token = strtok(NULL, ","); L76_ParseTime(token, &data->hours, &data->minutes, &data->seconds);
 8002cfc:	493c      	ldr	r1, [pc, #240]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f010 fd64 	bl	80137cc <strtok>
 8002d04:	61f8      	str	r0, [r7, #28]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	f103 0120 	add.w	r1, r3, #32
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	3324      	adds	r3, #36	@ 0x24
 8002d16:	69f8      	ldr	r0, [r7, #28]
 8002d18:	f000 f960 	bl	8002fdc <L76_ParseTime>
	const char *lat = strtok(NULL, ","); char lat_dir = *strtok(NULL, ",");
 8002d1c:	4934      	ldr	r1, [pc, #208]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d1e:	2000      	movs	r0, #0
 8002d20:	f010 fd54 	bl	80137cc <strtok>
 8002d24:	61b8      	str	r0, [r7, #24]
 8002d26:	4932      	ldr	r1, [pc, #200]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f010 fd4f 	bl	80137cc <strtok>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	75fb      	strb	r3, [r7, #23]
	const char *lon = strtok(NULL, ","); char lon_dir = *strtok(NULL, ",");
 8002d34:	492e      	ldr	r1, [pc, #184]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d36:	2000      	movs	r0, #0
 8002d38:	f010 fd48 	bl	80137cc <strtok>
 8002d3c:	6138      	str	r0, [r7, #16]
 8002d3e:	492c      	ldr	r1, [pc, #176]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d40:	2000      	movs	r0, #0
 8002d42:	f010 fd43 	bl	80137cc <strtok>
 8002d46:	4603      	mov	r3, r0
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	73fb      	strb	r3, [r7, #15]
	data->fix_quality = atoi(strtok(NULL, ","));
 8002d4c:	4928      	ldr	r1, [pc, #160]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d4e:	2000      	movs	r0, #0
 8002d50:	f010 fd3c 	bl	80137cc <strtok>
 8002d54:	4603      	mov	r3, r0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f00e ff7f 	bl	8011c5a <atoi>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	751a      	strb	r2, [r3, #20]
	data->satellites = atoi(strtok(NULL, ","));
 8002d64:	4922      	ldr	r1, [pc, #136]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d66:	2000      	movs	r0, #0
 8002d68:	f010 fd30 	bl	80137cc <strtok>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f00e ff73 	bl	8011c5a <atoi>
 8002d74:	4603      	mov	r3, r0
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	755a      	strb	r2, [r3, #21]
	strtok(NULL, ","); // skip HDOP
 8002d7c:	491c      	ldr	r1, [pc, #112]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d7e:	2000      	movs	r0, #0
 8002d80:	f010 fd24 	bl	80137cc <strtok>
	data->altitude = strtof(strtok(NULL, ","), NULL);
 8002d84:	491a      	ldr	r1, [pc, #104]	@ (8002df0 <L76_ParseGGA+0x108>)
 8002d86:	2000      	movs	r0, #0
 8002d88:	f010 fd20 	bl	80137cc <strtok>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2100      	movs	r1, #0
 8002d90:	4618      	mov	r0, r3
 8002d92:	f00f fd75 	bl	8012880 <strtof>
 8002d96:	eef0 7a40 	vmov.f32	s15, s0
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	edc3 7a04 	vstr	s15, [r3, #16]

	if (lat && lat_dir) data->latitude = L76_ConvertNMEADegrees(lat, lat_dir);
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00e      	beq.n	8002dc4 <L76_ParseGGA+0xdc>
 8002da6:	7dfb      	ldrb	r3, [r7, #23]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00b      	beq.n	8002dc4 <L76_ParseGGA+0xdc>
 8002dac:	7dfb      	ldrb	r3, [r7, #23]
 8002dae:	4619      	mov	r1, r3
 8002db0:	69b8      	ldr	r0, [r7, #24]
 8002db2:	f000 f8b5 	bl	8002f20 <L76_ConvertNMEADegrees>
 8002db6:	eeb0 7a40 	vmov.f32	s14, s0
 8002dba:	eef0 7a60 	vmov.f32	s15, s1
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	ed83 7b00 	vstr	d7, [r3]
	if (lon && lon_dir) data->longitude = L76_ConvertNMEADegrees(lon, lon_dir);
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00e      	beq.n	8002de8 <L76_ParseGGA+0x100>
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00b      	beq.n	8002de8 <L76_ParseGGA+0x100>
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	6938      	ldr	r0, [r7, #16]
 8002dd6:	f000 f8a3 	bl	8002f20 <L76_ConvertNMEADegrees>
 8002dda:	eeb0 7a40 	vmov.f32	s14, s0
 8002dde:	eef0 7a60 	vmov.f32	s15, s1
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	ed83 7b02 	vstr	d7, [r3, #8]
}
 8002de8:	bf00      	nop
 8002dea:	3720      	adds	r7, #32
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	080165b8 	.word	0x080165b8

08002df4 <L76_ParseRMC>:

static void L76_ParseRMC(char *nmea, L76_GPS_Data_t *data) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
	char *token = strtok(nmea, ","); // skip RMC
 8002dfe:	4947      	ldr	r1, [pc, #284]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f010 fce3 	bl	80137cc <strtok>
 8002e06:	61f8      	str	r0, [r7, #28]
	token = strtok(NULL, ","); L76_ParseTime(token, &data->hours, &data->minutes, &data->seconds);
 8002e08:	4944      	ldr	r1, [pc, #272]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e0a:	2000      	movs	r0, #0
 8002e0c:	f010 fcde 	bl	80137cc <strtok>
 8002e10:	61f8      	str	r0, [r7, #28]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	f103 0120 	add.w	r1, r3, #32
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	3324      	adds	r3, #36	@ 0x24
 8002e22:	69f8      	ldr	r0, [r7, #28]
 8002e24:	f000 f8da 	bl	8002fdc <L76_ParseTime>
	char status = *strtok(NULL, ",");
 8002e28:	493c      	ldr	r1, [pc, #240]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f010 fcce 	bl	80137cc <strtok>
 8002e30:	4603      	mov	r3, r0
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	76fb      	strb	r3, [r7, #27]
	const char *lat = strtok(NULL, ","); char lat_dir = *strtok(NULL, ",");
 8002e36:	4939      	ldr	r1, [pc, #228]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e38:	2000      	movs	r0, #0
 8002e3a:	f010 fcc7 	bl	80137cc <strtok>
 8002e3e:	6178      	str	r0, [r7, #20]
 8002e40:	4936      	ldr	r1, [pc, #216]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e42:	2000      	movs	r0, #0
 8002e44:	f010 fcc2 	bl	80137cc <strtok>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	74fb      	strb	r3, [r7, #19]
	const char *lon = strtok(NULL, ","); char lon_dir = *strtok(NULL, ",");
 8002e4e:	4933      	ldr	r1, [pc, #204]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e50:	2000      	movs	r0, #0
 8002e52:	f010 fcbb 	bl	80137cc <strtok>
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	4930      	ldr	r1, [pc, #192]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	f010 fcb6 	bl	80137cc <strtok>
 8002e60:	4603      	mov	r3, r0
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	72fb      	strb	r3, [r7, #11]
	data->speed = strtof(strtok(NULL, ","), NULL);
 8002e66:	492d      	ldr	r1, [pc, #180]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e68:	2000      	movs	r0, #0
 8002e6a:	f010 fcaf 	bl	80137cc <strtok>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2100      	movs	r1, #0
 8002e72:	4618      	mov	r0, r3
 8002e74:	f00f fd04 	bl	8012880 <strtof>
 8002e78:	eef0 7a40 	vmov.f32	s15, s0
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	edc3 7a06 	vstr	s15, [r3, #24]
	data->course = strtof(strtok(NULL, ","), NULL);
 8002e82:	4926      	ldr	r1, [pc, #152]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002e84:	2000      	movs	r0, #0
 8002e86:	f010 fca1 	bl	80137cc <strtok>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f00f fcf6 	bl	8012880 <strtof>
 8002e94:	eef0 7a40 	vmov.f32	s15, s0
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	edc3 7a07 	vstr	s15, [r3, #28]
	L76_ParseDate(strtok(NULL, ","), &data->day, &data->month, &data->year);
 8002e9e:	491f      	ldr	r1, [pc, #124]	@ (8002f1c <L76_ParseRMC+0x128>)
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f010 fc93 	bl	80137cc <strtok>
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	332a      	adds	r3, #42	@ 0x2a
 8002eb6:	f000 f914 	bl	80030e2 <L76_ParseDate>

	if (lat && lat_dir) data->latitude = L76_ConvertNMEADegrees(lat, lat_dir);
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00e      	beq.n	8002ede <L76_ParseRMC+0xea>
 8002ec0:	7cfb      	ldrb	r3, [r7, #19]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00b      	beq.n	8002ede <L76_ParseRMC+0xea>
 8002ec6:	7cfb      	ldrb	r3, [r7, #19]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	6978      	ldr	r0, [r7, #20]
 8002ecc:	f000 f828 	bl	8002f20 <L76_ConvertNMEADegrees>
 8002ed0:	eeb0 7a40 	vmov.f32	s14, s0
 8002ed4:	eef0 7a60 	vmov.f32	s15, s1
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	ed83 7b00 	vstr	d7, [r3]
	if (lon && lon_dir) data->longitude = L76_ConvertNMEADegrees(lon, lon_dir);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00e      	beq.n	8002f02 <L76_ParseRMC+0x10e>
 8002ee4:	7afb      	ldrb	r3, [r7, #11]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00b      	beq.n	8002f02 <L76_ParseRMC+0x10e>
 8002eea:	7afb      	ldrb	r3, [r7, #11]
 8002eec:	4619      	mov	r1, r3
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 f816 	bl	8002f20 <L76_ConvertNMEADegrees>
 8002ef4:	eeb0 7a40 	vmov.f32	s14, s0
 8002ef8:	eef0 7a60 	vmov.f32	s15, s1
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	ed83 7b02 	vstr	d7, [r3, #8]
	if (status == 'V') {
 8002f02:	7efb      	ldrb	r3, [r7, #27]
 8002f04:	2b56      	cmp	r3, #86	@ 0x56
 8002f06:	d105      	bne.n	8002f14 <L76_ParseRMC+0x120>
		data->fix_quality = 0;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	751a      	strb	r2, [r3, #20]
		data->satellites = 0;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2200      	movs	r2, #0
 8002f12:	755a      	strb	r2, [r3, #21]
	}
}
 8002f14:	bf00      	nop
 8002f16:	3720      	adds	r7, #32
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	080165b8 	.word	0x080165b8

08002f20 <L76_ConvertNMEADegrees>:

static double L76_ConvertNMEADegrees(const char *raw, char dir) {
 8002f20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f24:	b08a      	sub	sp, #40	@ 0x28
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	70fb      	strb	r3, [r7, #3]
	double val = atof(raw);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f00e fe90 	bl	8011c54 <atof>
 8002f34:	ed87 0b08 	vstr	d0, [r7, #32]
	int deg = (int)(val / 100);
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	4b25      	ldr	r3, [pc, #148]	@ (8002fd4 <L76_ConvertNMEADegrees+0xb4>)
 8002f3e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f42:	f7fd fca3 	bl	800088c <__aeabi_ddiv>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	f7fd fe23 	bl	8000b98 <__aeabi_d2iz>
 8002f52:	4603      	mov	r3, r0
 8002f54:	61fb      	str	r3, [r7, #28]
	double min = val - deg * 100;
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	2264      	movs	r2, #100	@ 0x64
 8002f5a:	fb02 f303 	mul.w	r3, r2, r3
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fb00 	bl	8000564 <__aeabi_i2d>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f6c:	f7fd f9ac 	bl	80002c8 <__aeabi_dsub>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double res = deg + min / 60.0;
 8002f78:	69f8      	ldr	r0, [r7, #28]
 8002f7a:	f7fd faf3 	bl	8000564 <__aeabi_i2d>
 8002f7e:	4680      	mov	r8, r0
 8002f80:	4689      	mov	r9, r1
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	4b14      	ldr	r3, [pc, #80]	@ (8002fd8 <L76_ConvertNMEADegrees+0xb8>)
 8002f88:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f8c:	f7fd fc7e 	bl	800088c <__aeabi_ddiv>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4640      	mov	r0, r8
 8002f96:	4649      	mov	r1, r9
 8002f98:	f7fd f998 	bl	80002cc <__adddf3>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (dir == 'S' || dir == 'W') ? -res : res;
 8002fa4:	78fb      	ldrb	r3, [r7, #3]
 8002fa6:	2b53      	cmp	r3, #83	@ 0x53
 8002fa8:	d002      	beq.n	8002fb0 <L76_ConvertNMEADegrees+0x90>
 8002faa:	78fb      	ldrb	r3, [r7, #3]
 8002fac:	2b57      	cmp	r3, #87	@ 0x57
 8002fae:	d104      	bne.n	8002fba <L76_ConvertNMEADegrees+0x9a>
 8002fb0:	68bc      	ldr	r4, [r7, #8]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002fb8:	e001      	b.n	8002fbe <L76_ConvertNMEADegrees+0x9e>
 8002fba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fbe:	ec45 4b17 	vmov	d7, r4, r5
}
 8002fc2:	eeb0 0a47 	vmov.f32	s0, s14
 8002fc6:	eef0 0a67 	vmov.f32	s1, s15
 8002fca:	3728      	adds	r7, #40	@ 0x28
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40590000 	.word	0x40590000
 8002fd8:	404e0000 	.word	0x404e0000

08002fdc <L76_ParseTime>:

static void L76_ParseTime(const char *s, uint8_t *h, uint8_t *m, float *sec) {
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	@ 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	603b      	str	r3, [r7, #0]
	if (strlen(s) < 6) { *h = *m = 0; *sec = 0; return; }
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f7fd f960 	bl	80002b0 <strlen>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b05      	cmp	r3, #5
 8002ff4:	d80b      	bhi.n	800300e <L76_ParseTime+0x32>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	701a      	strb	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	781a      	ldrb	r2, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	f04f 0200 	mov.w	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	e066      	b.n	80030dc <L76_ParseTime+0x100>
	char b[3] = {0}; memcpy(b, s, 2); *h = atoi(b);
 800300e:	f107 0310 	add.w	r3, r7, #16
 8003012:	2100      	movs	r1, #0
 8003014:	460a      	mov	r2, r1
 8003016:	801a      	strh	r2, [r3, #0]
 8003018:	460a      	mov	r2, r1
 800301a:	709a      	strb	r2, [r3, #2]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	881b      	ldrh	r3, [r3, #0]
 8003020:	b29b      	uxth	r3, r3
 8003022:	823b      	strh	r3, [r7, #16]
 8003024:	f107 0310 	add.w	r3, r7, #16
 8003028:	4618      	mov	r0, r3
 800302a:	f00e fe16 	bl	8011c5a <atoi>
 800302e:	4603      	mov	r3, r0
 8003030:	b2da      	uxtb	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	701a      	strb	r2, [r3, #0]
	memcpy(b, s + 2, 2); *m = atoi(b);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	3302      	adds	r3, #2
 800303a:	881b      	ldrh	r3, [r3, #0]
 800303c:	b29b      	uxth	r3, r3
 800303e:	823b      	strh	r3, [r7, #16]
 8003040:	f107 0310 	add.w	r3, r7, #16
 8003044:	4618      	mov	r0, r3
 8003046:	f00e fe08 	bl	8011c5a <atoi>
 800304a:	4603      	mov	r3, r0
 800304c:	b2da      	uxtb	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	701a      	strb	r2, [r3, #0]
	memcpy(b, s + 4, 2); uint8_t si = atoi(b); float sf = 0.0f;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	3304      	adds	r3, #4
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	b29b      	uxth	r3, r3
 800305a:	823b      	strh	r3, [r7, #16]
 800305c:	f107 0310 	add.w	r3, r7, #16
 8003060:	4618      	mov	r0, r3
 8003062:	f00e fdfa 	bl	8011c5a <atoi>
 8003066:	4603      	mov	r3, r0
 8003068:	77fb      	strb	r3, [r7, #31]
 800306a:	f04f 0300 	mov.w	r3, #0
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
	if (s[6] == '.') {
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3306      	adds	r3, #6
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b2e      	cmp	r3, #46	@ 0x2e
 8003078:	d124      	bne.n	80030c4 <L76_ParseTime+0xe8>
		const char *frac = s + 7;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	3307      	adds	r3, #7
 800307e:	61bb      	str	r3, [r7, #24]
		if (*frac) {
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d01d      	beq.n	80030c4 <L76_ParseTime+0xe8>
			int fi = atoi(frac), len = strlen(frac);
 8003088:	69b8      	ldr	r0, [r7, #24]
 800308a:	f00e fde6 	bl	8011c5a <atoi>
 800308e:	6178      	str	r0, [r7, #20]
 8003090:	69b8      	ldr	r0, [r7, #24]
 8003092:	f7fd f90d 	bl	80002b0 <strlen>
 8003096:	4603      	mov	r3, r0
 8003098:	623b      	str	r3, [r7, #32]
			sf = (float)fi; while (len--) sf /= 10.0f;
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	ee07 3a90 	vmov	s15, r3
 80030a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 80030a8:	e007      	b.n	80030ba <L76_ParseTime+0xde>
 80030aa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80030ae:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80030b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	1e5a      	subs	r2, r3, #1
 80030be:	623a      	str	r2, [r7, #32]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1f2      	bne.n	80030aa <L76_ParseTime+0xce>
		}
	}
	*sec = si + sf;
 80030c4:	7ffb      	ldrb	r3, [r7, #31]
 80030c6:	ee07 3a90 	vmov	s15, r3
 80030ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030ce:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80030d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	edc3 7a00 	vstr	s15, [r3]
}
 80030dc:	3728      	adds	r7, #40	@ 0x28
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <L76_ParseDate>:

static void L76_ParseDate(const char *s, uint8_t *d, uint8_t *mo, uint16_t *y) {
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b086      	sub	sp, #24
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	60f8      	str	r0, [r7, #12]
 80030ea:	60b9      	str	r1, [r7, #8]
 80030ec:	607a      	str	r2, [r7, #4]
 80030ee:	603b      	str	r3, [r7, #0]
	if (strlen(s) != 6) { *d = *mo = 0; *y = 0; return; }
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f7fd f8dd 	bl	80002b0 <strlen>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b06      	cmp	r3, #6
 80030fa:	d00a      	beq.n	8003112 <L76_ParseDate+0x30>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	781a      	ldrb	r2, [r3, #0]
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	701a      	strb	r2, [r3, #0]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2200      	movs	r2, #0
 800310e:	801a      	strh	r2, [r3, #0]
 8003110:	e03d      	b.n	800318e <L76_ParseDate+0xac>
	char b[3] = {0}; memcpy(b, s, 2); *d = atoi(b);
 8003112:	f107 0314 	add.w	r3, r7, #20
 8003116:	2100      	movs	r1, #0
 8003118:	460a      	mov	r2, r1
 800311a:	801a      	strh	r2, [r3, #0]
 800311c:	460a      	mov	r2, r1
 800311e:	709a      	strb	r2, [r3, #2]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	b29b      	uxth	r3, r3
 8003126:	82bb      	strh	r3, [r7, #20]
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	4618      	mov	r0, r3
 800312e:	f00e fd94 	bl	8011c5a <atoi>
 8003132:	4603      	mov	r3, r0
 8003134:	b2da      	uxtb	r2, r3
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	701a      	strb	r2, [r3, #0]
	memcpy(b, s + 2, 2); *mo = atoi(b);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	3302      	adds	r3, #2
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	b29b      	uxth	r3, r3
 8003142:	82bb      	strh	r3, [r7, #20]
 8003144:	f107 0314 	add.w	r3, r7, #20
 8003148:	4618      	mov	r0, r3
 800314a:	f00e fd86 	bl	8011c5a <atoi>
 800314e:	4603      	mov	r3, r0
 8003150:	b2da      	uxtb	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	701a      	strb	r2, [r3, #0]
	memcpy(b, s + 4, 2); uint8_t yy = atoi(b);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	3304      	adds	r3, #4
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	b29b      	uxth	r3, r3
 800315e:	82bb      	strh	r3, [r7, #20]
 8003160:	f107 0314 	add.w	r3, r7, #20
 8003164:	4618      	mov	r0, r3
 8003166:	f00e fd78 	bl	8011c5a <atoi>
 800316a:	4603      	mov	r3, r0
 800316c:	75fb      	strb	r3, [r7, #23]
	*y = (yy < 90) ? (2000 + yy) : (1900 + yy);
 800316e:	7dfb      	ldrb	r3, [r7, #23]
 8003170:	2b59      	cmp	r3, #89	@ 0x59
 8003172:	d805      	bhi.n	8003180 <L76_ParseDate+0x9e>
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	b29b      	uxth	r3, r3
 8003178:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800317c:	b29b      	uxth	r3, r3
 800317e:	e004      	b.n	800318a <L76_ParseDate+0xa8>
 8003180:	7dfb      	ldrb	r3, [r7, #23]
 8003182:	b29b      	uxth	r3, r3
 8003184:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 8003188:	b29b      	uxth	r3, r3
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	8013      	strh	r3, [r2, #0]
}
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003198:	4b1b      	ldr	r3, [pc, #108]	@ (8003208 <MX_I2C1_Init+0x74>)
 800319a:	4a1c      	ldr	r2, [pc, #112]	@ (800320c <MX_I2C1_Init+0x78>)
 800319c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 800319e:	4b1a      	ldr	r3, [pc, #104]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003210 <MX_I2C1_Init+0x7c>)
 80031a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80031a4:	4b18      	ldr	r3, [pc, #96]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031aa:	4b17      	ldr	r3, [pc, #92]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031ac:	2201      	movs	r2, #1
 80031ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80031b0:	4b15      	ldr	r3, [pc, #84]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80031b6:	4b14      	ldr	r3, [pc, #80]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80031bc:	4b12      	ldr	r3, [pc, #72]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031be:	2200      	movs	r2, #0
 80031c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031c2:	4b11      	ldr	r3, [pc, #68]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031ce:	480e      	ldr	r0, [pc, #56]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031d0:	f003 fc08 	bl	80069e4 <HAL_I2C_Init>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80031da:	f000 fb5b 	bl	8003894 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80031de:	2100      	movs	r1, #0
 80031e0:	4809      	ldr	r0, [pc, #36]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031e2:	f003 fc9b 	bl	8006b1c <HAL_I2CEx_ConfigAnalogFilter>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80031ec:	f000 fb52 	bl	8003894 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80031f0:	2100      	movs	r1, #0
 80031f2:	4805      	ldr	r0, [pc, #20]	@ (8003208 <MX_I2C1_Init+0x74>)
 80031f4:	f003 fcdd 	bl	8006bb2 <HAL_I2CEx_ConfigDigitalFilter>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80031fe:	f000 fb49 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20002b14 	.word	0x20002b14
 800320c:	40005400 	.word	0x40005400
 8003210:	00c0eaff 	.word	0x00c0eaff

08003214 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003218:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <MX_I2C3_Init+0x74>)
 800321a:	4a1c      	ldr	r2, [pc, #112]	@ (800328c <MX_I2C3_Init+0x78>)
 800321c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 800321e:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003220:	4a1b      	ldr	r2, [pc, #108]	@ (8003290 <MX_I2C3_Init+0x7c>)
 8003222:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8003224:	4b18      	ldr	r3, [pc, #96]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003226:	2200      	movs	r2, #0
 8003228:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800322a:	4b17      	ldr	r3, [pc, #92]	@ (8003288 <MX_I2C3_Init+0x74>)
 800322c:	2201      	movs	r2, #1
 800322e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003230:	4b15      	ldr	r3, [pc, #84]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003232:	2200      	movs	r2, #0
 8003234:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8003236:	4b14      	ldr	r3, [pc, #80]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003238:	2200      	movs	r2, #0
 800323a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800323c:	4b12      	ldr	r3, [pc, #72]	@ (8003288 <MX_I2C3_Init+0x74>)
 800323e:	2200      	movs	r2, #0
 8003240:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003242:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003244:	2200      	movs	r2, #0
 8003246:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003248:	4b0f      	ldr	r3, [pc, #60]	@ (8003288 <MX_I2C3_Init+0x74>)
 800324a:	2200      	movs	r2, #0
 800324c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800324e:	480e      	ldr	r0, [pc, #56]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003250:	f003 fbc8 	bl	80069e4 <HAL_I2C_Init>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800325a:	f000 fb1b 	bl	8003894 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800325e:	2100      	movs	r1, #0
 8003260:	4809      	ldr	r0, [pc, #36]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003262:	f003 fc5b 	bl	8006b1c <HAL_I2CEx_ConfigAnalogFilter>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800326c:	f000 fb12 	bl	8003894 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003270:	2100      	movs	r1, #0
 8003272:	4805      	ldr	r0, [pc, #20]	@ (8003288 <MX_I2C3_Init+0x74>)
 8003274:	f003 fc9d 	bl	8006bb2 <HAL_I2CEx_ConfigDigitalFilter>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800327e:	f000 fb09 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20002b68 	.word	0x20002b68
 800328c:	40005c00 	.word	0x40005c00
 8003290:	00c0eaff 	.word	0x00c0eaff

08003294 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b0ac      	sub	sp, #176	@ 0xb0
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800329c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032ac:	f107 0318 	add.w	r3, r7, #24
 80032b0:	2284      	movs	r2, #132	@ 0x84
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f010 fa61 	bl	801377c <memset>
  if(i2cHandle->Instance==I2C1)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a44      	ldr	r2, [pc, #272]	@ (80033d0 <HAL_I2C_MspInit+0x13c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d13d      	bne.n	8003340 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80032c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80032c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80032ca:	2300      	movs	r3, #0
 80032cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032ce:	f107 0318 	add.w	r3, r7, #24
 80032d2:	4618      	mov	r0, r3
 80032d4:	f004 fdaa 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80032de:	f000 fad9 	bl	8003894 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	4b3c      	ldr	r3, [pc, #240]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	4a3b      	ldr	r2, [pc, #236]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ee:	4b39      	ldr	r3, [pc, #228]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80032fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80032fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003302:	2312      	movs	r3, #18
 8003304:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003308:	2301      	movs	r3, #1
 800330a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800330e:	2300      	movs	r3, #0
 8003310:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003314:	2304      	movs	r3, #4
 8003316:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800331a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800331e:	4619      	mov	r1, r3
 8003320:	482d      	ldr	r0, [pc, #180]	@ (80033d8 <HAL_I2C_MspInit+0x144>)
 8003322:	f003 f981 	bl	8006628 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003326:	4b2b      	ldr	r3, [pc, #172]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	4a2a      	ldr	r2, [pc, #168]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 800332c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003330:	6413      	str	r3, [r2, #64]	@ 0x40
 8003332:	4b28      	ldr	r3, [pc, #160]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800333a:	613b      	str	r3, [r7, #16]
 800333c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800333e:	e042      	b.n	80033c6 <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C3)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a25      	ldr	r2, [pc, #148]	@ (80033dc <HAL_I2C_MspInit+0x148>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d13d      	bne.n	80033c6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800334a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800334e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003350:	2300      	movs	r3, #0
 8003352:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003356:	f107 0318 	add.w	r3, r7, #24
 800335a:	4618      	mov	r0, r3
 800335c:	f004 fd66 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8003366:	f000 fa95 	bl	8003894 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800336a:	4b1a      	ldr	r3, [pc, #104]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 800336c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336e:	4a19      	ldr	r2, [pc, #100]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 8003370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003374:	6313      	str	r3, [r2, #48]	@ 0x30
 8003376:	4b17      	ldr	r3, [pc, #92]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003382:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003386:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800338a:	2312      	movs	r3, #18
 800338c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003390:	2301      	movs	r3, #1
 8003392:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003396:	2303      	movs	r3, #3
 8003398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800339c:	2304      	movs	r3, #4
 800339e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80033a2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80033a6:	4619      	mov	r1, r3
 80033a8:	480d      	ldr	r0, [pc, #52]	@ (80033e0 <HAL_I2C_MspInit+0x14c>)
 80033aa:	f003 f93d 	bl	8006628 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80033ae:	4b09      	ldr	r3, [pc, #36]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	4a08      	ldr	r2, [pc, #32]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 80033b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ba:	4b06      	ldr	r3, [pc, #24]	@ (80033d4 <HAL_I2C_MspInit+0x140>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
}
 80033c6:	bf00      	nop
 80033c8:	37b0      	adds	r7, #176	@ 0xb0
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40005400 	.word	0x40005400
 80033d4:	40023800 	.word	0x40023800
 80033d8:	40020400 	.word	0x40020400
 80033dc:	40005c00 	.word	0x40005c00
 80033e0:	40021c00 	.word	0x40021c00

080033e4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08e      	sub	sp, #56	@ 0x38
 80033e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80033ea:	1d3b      	adds	r3, r7, #4
 80033ec:	2234      	movs	r2, #52	@ 0x34
 80033ee:	2100      	movs	r1, #0
 80033f0:	4618      	mov	r0, r3
 80033f2:	f010 f9c3 	bl	801377c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80033f6:	4b3a      	ldr	r3, [pc, #232]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 80033f8:	4a3a      	ldr	r2, [pc, #232]	@ (80034e4 <MX_LTDC_Init+0x100>)
 80033fa:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80033fc:	4b38      	ldr	r3, [pc, #224]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 80033fe:	2200      	movs	r2, #0
 8003400:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8003402:	4b37      	ldr	r3, [pc, #220]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003404:	2200      	movs	r2, #0
 8003406:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8003408:	4b35      	ldr	r3, [pc, #212]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 800340a:	2200      	movs	r2, #0
 800340c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800340e:	4b34      	ldr	r3, [pc, #208]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003410:	2200      	movs	r2, #0
 8003412:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8003414:	4b32      	ldr	r3, [pc, #200]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003416:	2228      	movs	r2, #40	@ 0x28
 8003418:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 800341a:	4b31      	ldr	r3, [pc, #196]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 800341c:	2209      	movs	r2, #9
 800341e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8003420:	4b2f      	ldr	r3, [pc, #188]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003422:	2235      	movs	r2, #53	@ 0x35
 8003424:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8003426:	4b2e      	ldr	r3, [pc, #184]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003428:	220b      	movs	r2, #11
 800342a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 800342c:	4b2c      	ldr	r3, [pc, #176]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 800342e:	f240 2215 	movw	r2, #533	@ 0x215
 8003432:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8003434:	4b2a      	ldr	r3, [pc, #168]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003436:	f240 121b 	movw	r2, #283	@ 0x11b
 800343a:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 800343c:	4b28      	ldr	r3, [pc, #160]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 800343e:	f240 2235 	movw	r2, #565	@ 0x235
 8003442:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8003444:	4b26      	ldr	r3, [pc, #152]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003446:	f240 121d 	movw	r2, #285	@ 0x11d
 800344a:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800344c:	4b24      	ldr	r3, [pc, #144]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8003454:	4b22      	ldr	r3, [pc, #136]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800345c:	4b20      	ldr	r3, [pc, #128]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8003464:	481e      	ldr	r0, [pc, #120]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 8003466:	f003 fbf0 	bl	8006c4a <HAL_LTDC_Init>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8003470:	f000 fa10 	bl	8003894 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8003474:	2300      	movs	r3, #0
 8003476:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8003478:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800347c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8003482:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003486:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8003488:	2302      	movs	r3, #2
 800348a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800348c:	23ff      	movs	r3, #255	@ 0xff
 800348e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8003494:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003498:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800349a:	2307      	movs	r3, #7
 800349c:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800349e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80034a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 80034a4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80034a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 80034aa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80034ae:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80034bc:	2300      	movs	r3, #0
 80034be:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80034c2:	1d3b      	adds	r3, r7, #4
 80034c4:	2200      	movs	r2, #0
 80034c6:	4619      	mov	r1, r3
 80034c8:	4805      	ldr	r0, [pc, #20]	@ (80034e0 <MX_LTDC_Init+0xfc>)
 80034ca:	f003 fd1d 	bl	8006f08 <HAL_LTDC_ConfigLayer>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 80034d4:	f000 f9de 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80034d8:	bf00      	nop
 80034da:	3738      	adds	r7, #56	@ 0x38
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20002bbc 	.word	0x20002bbc
 80034e4:	40016800 	.word	0x40016800

080034e8 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08e      	sub	sp, #56	@ 0x38
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	60da      	str	r2, [r3, #12]
 80034fe:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a55      	ldr	r2, [pc, #340]	@ (800365c <HAL_LTDC_MspInit+0x174>)
 8003506:	4293      	cmp	r3, r2
 8003508:	f040 80a3 	bne.w	8003652 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800350c:	4b54      	ldr	r3, [pc, #336]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800350e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003510:	4a53      	ldr	r2, [pc, #332]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003512:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003516:	6453      	str	r3, [r2, #68]	@ 0x44
 8003518:	4b51      	ldr	r3, [pc, #324]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800351a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003520:	623b      	str	r3, [r7, #32]
 8003522:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003524:	4b4e      	ldr	r3, [pc, #312]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	4a4d      	ldr	r2, [pc, #308]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800352a:	f043 0310 	orr.w	r3, r3, #16
 800352e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003530:	4b4b      	ldr	r3, [pc, #300]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	61fb      	str	r3, [r7, #28]
 800353a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800353c:	4b48      	ldr	r3, [pc, #288]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800353e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003540:	4a47      	ldr	r2, [pc, #284]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003546:	6313      	str	r3, [r2, #48]	@ 0x30
 8003548:	4b45      	ldr	r3, [pc, #276]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800354a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003550:	61bb      	str	r3, [r7, #24]
 8003552:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003554:	4b42      	ldr	r3, [pc, #264]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003558:	4a41      	ldr	r2, [pc, #260]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800355a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800355e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003560:	4b3f      	ldr	r3, [pc, #252]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003568:	617b      	str	r3, [r7, #20]
 800356a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800356c:	4b3c      	ldr	r3, [pc, #240]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800356e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003570:	4a3b      	ldr	r2, [pc, #236]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003576:	6313      	str	r3, [r2, #48]	@ 0x30
 8003578:	4b39      	ldr	r3, [pc, #228]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800357a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003580:	613b      	str	r3, [r7, #16]
 8003582:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003584:	4b36      	ldr	r3, [pc, #216]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003588:	4a35      	ldr	r2, [pc, #212]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 800358a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800358e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003590:	4b33      	ldr	r3, [pc, #204]	@ (8003660 <HAL_LTDC_MspInit+0x178>)
 8003592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800359c:	2310      	movs	r3, #16
 800359e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a0:	2302      	movs	r3, #2
 80035a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a4:	2300      	movs	r3, #0
 80035a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a8:	2300      	movs	r3, #0
 80035aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80035ac:	230e      	movs	r3, #14
 80035ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80035b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035b4:	4619      	mov	r1, r3
 80035b6:	482b      	ldr	r0, [pc, #172]	@ (8003664 <HAL_LTDC_MspInit+0x17c>)
 80035b8:	f003 f836 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80035bc:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80035c0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c2:	2302      	movs	r3, #2
 80035c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c6:	2300      	movs	r3, #0
 80035c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ca:	2300      	movs	r3, #0
 80035cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80035ce:	230e      	movs	r3, #14
 80035d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80035d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035d6:	4619      	mov	r1, r3
 80035d8:	4823      	ldr	r0, [pc, #140]	@ (8003668 <HAL_LTDC_MspInit+0x180>)
 80035da:	f003 f825 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80035de:	23f7      	movs	r3, #247	@ 0xf7
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e2:	2302      	movs	r3, #2
 80035e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ea:	2300      	movs	r3, #0
 80035ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80035ee:	230e      	movs	r3, #14
 80035f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80035f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035f6:	4619      	mov	r1, r3
 80035f8:	481c      	ldr	r0, [pc, #112]	@ (800366c <HAL_LTDC_MspInit+0x184>)
 80035fa:	f003 f815 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80035fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003602:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003604:	2302      	movs	r3, #2
 8003606:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003608:	2300      	movs	r3, #0
 800360a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360c:	2300      	movs	r3, #0
 800360e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003610:	2309      	movs	r3, #9
 8003612:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8003614:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003618:	4619      	mov	r1, r3
 800361a:	4815      	ldr	r0, [pc, #84]	@ (8003670 <HAL_LTDC_MspInit+0x188>)
 800361c:	f003 f804 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8003620:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8003624:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003626:	2302      	movs	r3, #2
 8003628:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362a:	2300      	movs	r3, #0
 800362c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800362e:	2300      	movs	r3, #0
 8003630:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003632:	230e      	movs	r3, #14
 8003634:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800363a:	4619      	mov	r1, r3
 800363c:	480d      	ldr	r0, [pc, #52]	@ (8003674 <HAL_LTDC_MspInit+0x18c>)
 800363e:	f002 fff3 	bl	8006628 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003642:	2200      	movs	r2, #0
 8003644:	2105      	movs	r1, #5
 8003646:	2058      	movs	r0, #88	@ 0x58
 8003648:	f001 fff2 	bl	8005630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800364c:	2058      	movs	r0, #88	@ 0x58
 800364e:	f002 f80b 	bl	8005668 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8003652:	bf00      	nop
 8003654:	3738      	adds	r7, #56	@ 0x38
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40016800 	.word	0x40016800
 8003660:	40023800 	.word	0x40023800
 8003664:	40021000 	.word	0x40021000
 8003668:	40022400 	.word	0x40022400
 800366c:	40022800 	.word	0x40022800
 8003670:	40021800 	.word	0x40021800
 8003674:	40022000 	.word	0x40022000

08003678 <__io_putchar>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int __io_putchar(int ch)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8003680:	1d39      	adds	r1, r7, #4
 8003682:	f04f 33ff 	mov.w	r3, #4294967295
 8003686:	2201      	movs	r2, #1
 8003688:	4803      	ldr	r0, [pc, #12]	@ (8003698 <__io_putchar+0x20>)
 800368a:	f009 f885 	bl	800c798 <HAL_UART_Transmit>
    return ch;
 800368e:	687b      	ldr	r3, [r7, #4]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	20003128 	.word	0x20003128

0800369c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036a0:	f001 fc25 	bl	8004eee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036a4:	f000 f840 	bl	8003728 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80036a8:	f000 f8b0 	bl	800380c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036ac:	f7fe fe26 	bl	80022fc <MX_GPIO_Init>
  MX_ADC3_Init();
 80036b0:	f7fe f890 	bl	80017d4 <MX_ADC3_Init>
  MX_CRC_Init();
 80036b4:	f7fe f920 	bl	80018f8 <MX_CRC_Init>
  MX_DCMI_Init();
 80036b8:	f7fe f960 	bl	800197c <MX_DCMI_Init>
  MX_DMA2D_Init();
 80036bc:	f7fe fa50 	bl	8001b60 <MX_DMA2D_Init>
  MX_ETH_Init();
 80036c0:	f7fe faa6 	bl	8001c10 <MX_ETH_Init>
  MX_FMC_Init();
 80036c4:	f7fe fb8a 	bl	8001ddc <MX_FMC_Init>
  MX_I2C1_Init();
 80036c8:	f7ff fd64 	bl	8003194 <MX_I2C1_Init>
  MX_I2C3_Init();
 80036cc:	f7ff fda2 	bl	8003214 <MX_I2C3_Init>
  MX_LTDC_Init();
 80036d0:	f7ff fe88 	bl	80033e4 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80036d4:	f000 f8e4 	bl	80038a0 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80036d8:	f000 f99e 	bl	8003a18 <MX_RTC_Init>
  MX_SAI2_Init();
 80036dc:	f000 fa6e 	bl	8003bbc <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80036e0:	f000 fb7e 	bl	8003de0 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80036e4:	f000 fc00 	bl	8003ee8 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80036e8:	f000 fc92 	bl	8004010 <MX_SPI2_Init>
  MX_TIM1_Init();
 80036ec:	f000 feee 	bl	80044cc <MX_TIM1_Init>
  MX_TIM2_Init();
 80036f0:	f000 ff98 	bl	8004624 <MX_TIM2_Init>
  MX_TIM3_Init();
 80036f4:	f001 f80c 	bl	8004710 <MX_TIM3_Init>
  MX_TIM5_Init();
 80036f8:	f001 f882 	bl	8004800 <MX_TIM5_Init>
  MX_TIM8_Init();
 80036fc:	f001 f8ce 	bl	800489c <MX_TIM8_Init>
  MX_TIM12_Init();
 8003700:	f001 f920 	bl	8004944 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8003704:	f001 fa9a 	bl	8004c3c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8003708:	f001 fac8 	bl	8004c9c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800370c:	f00b f922 	bl	800e954 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart6, &rx, 1);
//  const char *msg = "STM32 OK\r\n";
//  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
  printf("stm32 started.\r\n");
 8003710:	4804      	ldr	r0, [pc, #16]	@ (8003724 <main+0x88>)
 8003712:	f00f ff1d 	bl	8013550 <puts>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8003716:	f7fe fc7f 	bl	8002018 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800371a:	f00b fbf0 	bl	800eefe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800371e:	bf00      	nop
 8003720:	e7fd      	b.n	800371e <main+0x82>
 8003722:	bf00      	nop
 8003724:	080165bc 	.word	0x080165bc

08003728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b094      	sub	sp, #80	@ 0x50
 800372c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800372e:	f107 0320 	add.w	r3, r7, #32
 8003732:	2230      	movs	r2, #48	@ 0x30
 8003734:	2100      	movs	r1, #0
 8003736:	4618      	mov	r0, r3
 8003738:	f010 f820 	bl	801377c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800373c:	f107 030c 	add.w	r3, r7, #12
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800374c:	f003 fd90 	bl	8007270 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003750:	4b2c      	ldr	r3, [pc, #176]	@ (8003804 <SystemClock_Config+0xdc>)
 8003752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003754:	4a2b      	ldr	r2, [pc, #172]	@ (8003804 <SystemClock_Config+0xdc>)
 8003756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800375a:	6413      	str	r3, [r2, #64]	@ 0x40
 800375c:	4b29      	ldr	r3, [pc, #164]	@ (8003804 <SystemClock_Config+0xdc>)
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003768:	4b27      	ldr	r3, [pc, #156]	@ (8003808 <SystemClock_Config+0xe0>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a26      	ldr	r2, [pc, #152]	@ (8003808 <SystemClock_Config+0xe0>)
 800376e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003772:	6013      	str	r3, [r2, #0]
 8003774:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <SystemClock_Config+0xe0>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800377c:	607b      	str	r3, [r7, #4]
 800377e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003780:	2309      	movs	r3, #9
 8003782:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003784:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003788:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800378a:	2301      	movs	r3, #1
 800378c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800378e:	2302      	movs	r3, #2
 8003790:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003792:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003798:	2319      	movs	r3, #25
 800379a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 800379c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80037a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80037a2:	2302      	movs	r3, #2
 80037a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80037a6:	2309      	movs	r3, #9
 80037a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037aa:	f107 0320 	add.w	r3, r7, #32
 80037ae:	4618      	mov	r0, r3
 80037b0:	f003 fe80 	bl	80074b4 <HAL_RCC_OscConfig>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <SystemClock_Config+0x96>
  {
    Error_Handler();
 80037ba:	f000 f86b 	bl	8003894 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80037be:	f003 fd67 	bl	8007290 <HAL_PWREx_EnableOverDrive>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80037c8:	f000 f864 	bl	8003894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037cc:	230f      	movs	r3, #15
 80037ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037d0:	2302      	movs	r3, #2
 80037d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80037d8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80037dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80037de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80037e4:	f107 030c 	add.w	r3, r7, #12
 80037e8:	2106      	movs	r1, #6
 80037ea:	4618      	mov	r0, r3
 80037ec:	f004 f906 	bl	80079fc <HAL_RCC_ClockConfig>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80037f6:	f000 f84d 	bl	8003894 <Error_Handler>
  }
}
 80037fa:	bf00      	nop
 80037fc:	3750      	adds	r7, #80	@ 0x50
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	40023800 	.word	0x40023800
 8003808:	40007000 	.word	0x40007000

0800380c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b0a2      	sub	sp, #136	@ 0x88
 8003810:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003812:	1d3b      	adds	r3, r7, #4
 8003814:	2284      	movs	r2, #132	@ 0x84
 8003816:	2100      	movs	r1, #0
 8003818:	4618      	mov	r0, r3
 800381a:	f00f ffaf 	bl	801377c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 800381e:	4b13      	ldr	r3, [pc, #76]	@ (800386c <PeriphCommonClock_Config+0x60>)
 8003820:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8003822:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003826:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8003828:	2305      	movs	r3, #5
 800382a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800382c:	2302      	movs	r3, #2
 800382e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8003830:	2303      	movs	r3, #3
 8003832:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003834:	2301      	movs	r3, #1
 8003836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003838:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800383c:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800383e:	2300      	movs	r3, #0
 8003840:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8003842:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003846:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800384a:	2300      	movs	r3, #0
 800384c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003850:	1d3b      	adds	r3, r7, #4
 8003852:	4618      	mov	r0, r3
 8003854:	f004 faea 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800385e:	f000 f819 	bl	8003894 <Error_Handler>
  }
}
 8003862:	bf00      	nop
 8003864:	3788      	adds	r7, #136	@ 0x88
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	00b00008 	.word	0x00b00008

08003870 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a04      	ldr	r2, [pc, #16]	@ (8003890 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d101      	bne.n	8003886 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003882:	f001 fb41 	bl	8004f08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003886:	bf00      	nop
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40001000 	.word	0x40001000

08003894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003898:	b672      	cpsid	i
}
 800389a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800389c:	bf00      	nop
 800389e:	e7fd      	b.n	800389c <Error_Handler+0x8>

080038a0 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80038a4:	4b12      	ldr	r3, [pc, #72]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038a6:	4a13      	ldr	r2, [pc, #76]	@ (80038f4 <MX_QUADSPI_Init+0x54>)
 80038a8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80038aa:	4b11      	ldr	r3, [pc, #68]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038ac:	2201      	movs	r2, #1
 80038ae:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80038b0:	4b0f      	ldr	r3, [pc, #60]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038b2:	2204      	movs	r2, #4
 80038b4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80038b6:	4b0e      	ldr	r3, [pc, #56]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038b8:	2210      	movs	r2, #16
 80038ba:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 80038bc:	4b0c      	ldr	r3, [pc, #48]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038be:	2218      	movs	r2, #24
 80038c0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 80038c2:	4b0b      	ldr	r3, [pc, #44]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038c4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80038c8:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80038ca:	4b09      	ldr	r3, [pc, #36]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80038d0:	4b07      	ldr	r3, [pc, #28]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80038d6:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038d8:	2200      	movs	r2, #0
 80038da:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80038dc:	4804      	ldr	r0, [pc, #16]	@ (80038f0 <MX_QUADSPI_Init+0x50>)
 80038de:	f003 fd27 	bl	8007330 <HAL_QSPI_Init>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80038e8:	f7ff ffd4 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80038ec:	bf00      	nop
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	20002c64 	.word	0x20002c64
 80038f4:	a0001000 	.word	0xa0001000

080038f8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08c      	sub	sp, #48	@ 0x30
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003900:	f107 031c 	add.w	r3, r7, #28
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	609a      	str	r2, [r3, #8]
 800390c:	60da      	str	r2, [r3, #12]
 800390e:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a3b      	ldr	r2, [pc, #236]	@ (8003a04 <HAL_QSPI_MspInit+0x10c>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d170      	bne.n	80039fc <HAL_QSPI_MspInit+0x104>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800391a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 800391c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800391e:	4a3a      	ldr	r2, [pc, #232]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003920:	f043 0302 	orr.w	r3, r3, #2
 8003924:	6393      	str	r3, [r2, #56]	@ 0x38
 8003926:	4b38      	ldr	r3, [pc, #224]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	61bb      	str	r3, [r7, #24]
 8003930:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003932:	4b35      	ldr	r3, [pc, #212]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	4a34      	ldr	r2, [pc, #208]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003938:	f043 0310 	orr.w	r3, r3, #16
 800393c:	6313      	str	r3, [r2, #48]	@ 0x30
 800393e:	4b32      	ldr	r3, [pc, #200]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	f003 0310 	and.w	r3, r3, #16
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800394a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394e:	4a2e      	ldr	r2, [pc, #184]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003950:	f043 0302 	orr.w	r3, r3, #2
 8003954:	6313      	str	r3, [r2, #48]	@ 0x30
 8003956:	4b2c      	ldr	r3, [pc, #176]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	613b      	str	r3, [r7, #16]
 8003960:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003962:	4b29      	ldr	r3, [pc, #164]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003966:	4a28      	ldr	r2, [pc, #160]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003968:	f043 0308 	orr.w	r3, r3, #8
 800396c:	6313      	str	r3, [r2, #48]	@ 0x30
 800396e:	4b26      	ldr	r3, [pc, #152]	@ (8003a08 <HAL_QSPI_MspInit+0x110>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800397a:	2304      	movs	r3, #4
 800397c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800397e:	2302      	movs	r3, #2
 8003980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003982:	2300      	movs	r3, #0
 8003984:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003986:	2303      	movs	r3, #3
 8003988:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800398a:	2309      	movs	r3, #9
 800398c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800398e:	f107 031c 	add.w	r3, r7, #28
 8003992:	4619      	mov	r1, r3
 8003994:	481d      	ldr	r0, [pc, #116]	@ (8003a0c <HAL_QSPI_MspInit+0x114>)
 8003996:	f002 fe47 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800399a:	2340      	movs	r3, #64	@ 0x40
 800399c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800399e:	2302      	movs	r3, #2
 80039a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039a6:	2303      	movs	r3, #3
 80039a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80039aa:	230a      	movs	r3, #10
 80039ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80039ae:	f107 031c 	add.w	r3, r7, #28
 80039b2:	4619      	mov	r1, r3
 80039b4:	4816      	ldr	r0, [pc, #88]	@ (8003a10 <HAL_QSPI_MspInit+0x118>)
 80039b6:	f002 fe37 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80039ba:	2304      	movs	r3, #4
 80039bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039be:	2302      	movs	r3, #2
 80039c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c6:	2303      	movs	r3, #3
 80039c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80039ca:	2309      	movs	r3, #9
 80039cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ce:	f107 031c 	add.w	r3, r7, #28
 80039d2:	4619      	mov	r1, r3
 80039d4:	480e      	ldr	r0, [pc, #56]	@ (8003a10 <HAL_QSPI_MspInit+0x118>)
 80039d6:	f002 fe27 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80039da:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80039de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e0:	2302      	movs	r3, #2
 80039e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e8:	2303      	movs	r3, #3
 80039ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80039ec:	2309      	movs	r3, #9
 80039ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039f0:	f107 031c 	add.w	r3, r7, #28
 80039f4:	4619      	mov	r1, r3
 80039f6:	4807      	ldr	r0, [pc, #28]	@ (8003a14 <HAL_QSPI_MspInit+0x11c>)
 80039f8:	f002 fe16 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80039fc:	bf00      	nop
 80039fe:	3730      	adds	r7, #48	@ 0x30
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	a0001000 	.word	0xa0001000
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40020400 	.word	0x40020400
 8003a14:	40020c00 	.word	0x40020c00

08003a18 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b090      	sub	sp, #64	@ 0x40
 8003a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003a1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	605a      	str	r2, [r3, #4]
 8003a28:	609a      	str	r2, [r3, #8]
 8003a2a:	60da      	str	r2, [r3, #12]
 8003a2c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003a2e:	2300      	movs	r3, #0
 8003a30:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8003a32:	463b      	mov	r3, r7
 8003a34:	2228      	movs	r2, #40	@ 0x28
 8003a36:	2100      	movs	r1, #0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f00f fe9f 	bl	801377c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003a3e:	4b46      	ldr	r3, [pc, #280]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a40:	4a46      	ldr	r2, [pc, #280]	@ (8003b5c <MX_RTC_Init+0x144>)
 8003a42:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003a44:	4b44      	ldr	r3, [pc, #272]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003a4a:	4b43      	ldr	r3, [pc, #268]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a4c:	227f      	movs	r2, #127	@ 0x7f
 8003a4e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003a50:	4b41      	ldr	r3, [pc, #260]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a52:	22ff      	movs	r2, #255	@ 0xff
 8003a54:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003a56:	4b40      	ldr	r3, [pc, #256]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003a5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003a62:	4b3d      	ldr	r3, [pc, #244]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003a68:	483b      	ldr	r0, [pc, #236]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a6a:	f004 ff0f 	bl	800888c <HAL_RTC_Init>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8003a74:	f7ff ff0e 	bl	8003894 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8003a84:	2300      	movs	r3, #0
 8003a86:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003a92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a96:	2201      	movs	r2, #1
 8003a98:	4619      	mov	r1, r3
 8003a9a:	482f      	ldr	r0, [pc, #188]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003a9c:	f004 ff78 	bl	8008990 <HAL_RTC_SetTime>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8003aa6:	f7ff fef5 	bl	8003894 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8003abc:	2300      	movs	r3, #0
 8003abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003ac2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4823      	ldr	r0, [pc, #140]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003acc:	f004 fffa 	bl	8008ac4 <HAL_RTC_SetDate>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8003ad6:	f7ff fedd 	bl	8003894 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003aee:	2300      	movs	r3, #0
 8003af0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003af2:	2300      	movs	r3, #0
 8003af4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003af6:	2300      	movs	r3, #0
 8003af8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003afa:	2300      	movs	r3, #0
 8003afc:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8003afe:	2301      	movs	r3, #1
 8003b00:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8003b04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003b0a:	463b      	mov	r3, r7
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4811      	ldr	r0, [pc, #68]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003b12:	f005 f85b 	bl	8008bcc <HAL_RTC_SetAlarm>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8003b1c:	f7ff feba 	bl	8003894 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8003b20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003b26:	463b      	mov	r3, r7
 8003b28:	2201      	movs	r2, #1
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	480a      	ldr	r0, [pc, #40]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003b2e:	f005 f84d 	bl	8008bcc <HAL_RTC_SetAlarm>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8003b38:	f7ff feac 	bl	8003894 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	2100      	movs	r1, #0
 8003b40:	4805      	ldr	r0, [pc, #20]	@ (8003b58 <MX_RTC_Init+0x140>)
 8003b42:	f005 fa0d 	bl	8008f60 <HAL_RTCEx_SetTimeStamp>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8003b4c:	f7ff fea2 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003b50:	bf00      	nop
 8003b52:	3740      	adds	r7, #64	@ 0x40
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20002cb0 	.word	0x20002cb0
 8003b5c:	40002800 	.word	0x40002800

08003b60 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b0a4      	sub	sp, #144	@ 0x90
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b68:	f107 030c 	add.w	r3, r7, #12
 8003b6c:	2284      	movs	r2, #132	@ 0x84
 8003b6e:	2100      	movs	r1, #0
 8003b70:	4618      	mov	r0, r3
 8003b72:	f00f fe03 	bl	801377c <memset>
  if(rtcHandle->Instance==RTC)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8003bb4 <HAL_RTC_MspInit+0x54>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d114      	bne.n	8003baa <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003b80:	2320      	movs	r3, #32
 8003b82:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003b84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b8a:	f107 030c 	add.w	r3, r7, #12
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f004 f94c 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003b9a:	f7ff fe7b 	bl	8003894 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003b9e:	4b06      	ldr	r3, [pc, #24]	@ (8003bb8 <HAL_RTC_MspInit+0x58>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba2:	4a05      	ldr	r2, [pc, #20]	@ (8003bb8 <HAL_RTC_MspInit+0x58>)
 8003ba4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ba8:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003baa:	bf00      	nop
 8003bac:	3790      	adds	r7, #144	@ 0x90
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40002800 	.word	0x40002800
 8003bb8:	40023800 	.word	0x40023800

08003bbc <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA2;
SAI_HandleTypeDef hsai_BlockB2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8003bc0:	4b4d      	ldr	r3, [pc, #308]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bc2:	4a4e      	ldr	r2, [pc, #312]	@ (8003cfc <MX_SAI2_Init+0x140>)
 8003bc4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8003bc6:	4b4c      	ldr	r3, [pc, #304]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8003bcc:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8003bd2:	4b49      	ldr	r3, [pc, #292]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bd4:	2240      	movs	r2, #64	@ 0x40
 8003bd6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003bd8:	4b47      	ldr	r3, [pc, #284]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003bde:	4b46      	ldr	r3, [pc, #280]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8003be4:	4b44      	ldr	r3, [pc, #272]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003bea:	4b43      	ldr	r3, [pc, #268]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8003bf0:	4b41      	ldr	r3, [pc, #260]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003bf6:	4b40      	ldr	r3, [pc, #256]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8003bfc:	4b3e      	ldr	r3, [pc, #248]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003bfe:	4a40      	ldr	r2, [pc, #256]	@ (8003d00 <MX_SAI2_Init+0x144>)
 8003c00:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003c02:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8003c08:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003c14:	4b38      	ldr	r3, [pc, #224]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8003c1a:	4b37      	ldr	r3, [pc, #220]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c1c:	2208      	movs	r2, #8
 8003c1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8003c20:	4b35      	ldr	r3, [pc, #212]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c22:	2201      	movs	r2, #1
 8003c24:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8003c26:	4b34      	ldr	r3, [pc, #208]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003c2c:	4b32      	ldr	r3, [pc, #200]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003c32:	4b31      	ldr	r3, [pc, #196]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8003c38:	4b2f      	ldr	r3, [pc, #188]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8003c44:	4b2c      	ldr	r3, [pc, #176]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c46:	2201      	movs	r2, #1
 8003c48:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8003c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8003c50:	4829      	ldr	r0, [pc, #164]	@ (8003cf8 <MX_SAI2_Init+0x13c>)
 8003c52:	f005 f9ed 	bl	8009030 <HAL_SAI_Init>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8003c5c:	f7ff fe1a 	bl	8003894 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8003c60:	4b28      	ldr	r3, [pc, #160]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c62:	4a29      	ldr	r2, [pc, #164]	@ (8003d08 <MX_SAI2_Init+0x14c>)
 8003c64:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8003c66:	4b27      	ldr	r3, [pc, #156]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8003c6c:	4b25      	ldr	r3, [pc, #148]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c6e:	2203      	movs	r2, #3
 8003c70:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8003c72:	4b24      	ldr	r3, [pc, #144]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c74:	2240      	movs	r2, #64	@ 0x40
 8003c76:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003c78:	4b22      	ldr	r3, [pc, #136]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003c7e:	4b21      	ldr	r3, [pc, #132]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8003c84:	4b1f      	ldr	r3, [pc, #124]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c86:	2201      	movs	r2, #1
 8003c88:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003c90:	4b1c      	ldr	r3, [pc, #112]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003c96:	4b1b      	ldr	r3, [pc, #108]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8003c9c:	4b19      	ldr	r3, [pc, #100]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003ca2:	4b18      	ldr	r3, [pc, #96]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003ca8:	4b16      	ldr	r3, [pc, #88]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8003cae:	4b15      	ldr	r3, [pc, #84]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cb0:	2208      	movs	r2, #8
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8003cb4:	4b13      	ldr	r3, [pc, #76]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8003cba:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003cc0:	4b10      	ldr	r3, [pc, #64]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8003ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8003cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8003cde:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8003ce4:	4807      	ldr	r0, [pc, #28]	@ (8003d04 <MX_SAI2_Init+0x148>)
 8003ce6:	f005 f9a3 	bl	8009030 <HAL_SAI_Init>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8003cf0:	f7ff fdd0 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8003cf4:	bf00      	nop
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	20002cd0 	.word	0x20002cd0
 8003cfc:	40015c04 	.word	0x40015c04
 8003d00:	0002ee00 	.word	0x0002ee00
 8003d04:	20002d54 	.word	0x20002d54
 8003d08:	40015c24 	.word	0x40015c24

08003d0c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	@ 0x28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc8 <HAL_SAI_MspInit+0xbc>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d124      	bne.n	8003d68 <HAL_SAI_MspInit+0x5c>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8003d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8003dcc <HAL_SAI_MspInit+0xc0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10b      	bne.n	8003d3e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003d26:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd0 <HAL_SAI_MspInit+0xc4>)
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	4a29      	ldr	r2, [pc, #164]	@ (8003dd0 <HAL_SAI_MspInit+0xc4>)
 8003d2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d32:	4b27      	ldr	r3, [pc, #156]	@ (8003dd0 <HAL_SAI_MspInit+0xc4>)
 8003d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8003d3e:	4b23      	ldr	r3, [pc, #140]	@ (8003dcc <HAL_SAI_MspInit+0xc0>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3301      	adds	r3, #1
 8003d44:	4a21      	ldr	r2, [pc, #132]	@ (8003dcc <HAL_SAI_MspInit+0xc0>)
 8003d46:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8003d48:	23f0      	movs	r3, #240	@ 0xf0
 8003d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d50:	2300      	movs	r3, #0
 8003d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d54:	2300      	movs	r3, #0
 8003d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003d58:	230a      	movs	r3, #10
 8003d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003d5c:	f107 0314 	add.w	r3, r7, #20
 8003d60:	4619      	mov	r1, r3
 8003d62:	481c      	ldr	r0, [pc, #112]	@ (8003dd4 <HAL_SAI_MspInit+0xc8>)
 8003d64:	f002 fc60 	bl	8006628 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8003dd8 <HAL_SAI_MspInit+0xcc>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d125      	bne.n	8003dbe <HAL_SAI_MspInit+0xb2>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8003d72:	4b16      	ldr	r3, [pc, #88]	@ (8003dcc <HAL_SAI_MspInit+0xc0>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10b      	bne.n	8003d92 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003d7a:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <HAL_SAI_MspInit+0xc4>)
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7e:	4a14      	ldr	r2, [pc, #80]	@ (8003dd0 <HAL_SAI_MspInit+0xc4>)
 8003d80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d86:	4b12      	ldr	r3, [pc, #72]	@ (8003dd0 <HAL_SAI_MspInit+0xc4>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8003d92:	4b0e      	ldr	r3, [pc, #56]	@ (8003dcc <HAL_SAI_MspInit+0xc0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	3301      	adds	r3, #1
 8003d98:	4a0c      	ldr	r2, [pc, #48]	@ (8003dcc <HAL_SAI_MspInit+0xc0>)
 8003d9a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8003d9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003da0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da2:	2302      	movs	r3, #2
 8003da4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da6:	2300      	movs	r3, #0
 8003da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003daa:	2300      	movs	r3, #0
 8003dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003dae:	230a      	movs	r3, #10
 8003db0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8003db2:	f107 0314 	add.w	r3, r7, #20
 8003db6:	4619      	mov	r1, r3
 8003db8:	4808      	ldr	r0, [pc, #32]	@ (8003ddc <HAL_SAI_MspInit+0xd0>)
 8003dba:	f002 fc35 	bl	8006628 <HAL_GPIO_Init>

    }
}
 8003dbe:	bf00      	nop
 8003dc0:	3728      	adds	r7, #40	@ 0x28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40015c04 	.word	0x40015c04
 8003dcc:	20002dd8 	.word	0x20002dd8
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	40022000 	.word	0x40022000
 8003dd8:	40015c24 	.word	0x40015c24
 8003ddc:	40021800 	.word	0x40021800

08003de0 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8003de4:	4b0d      	ldr	r3, [pc, #52]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003de6:	4a0e      	ldr	r2, [pc, #56]	@ (8003e20 <MX_SDMMC1_SD_Init+0x40>)
 8003de8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8003dea:	4b0c      	ldr	r3, [pc, #48]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8003df0:	4b0a      	ldr	r3, [pc, #40]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003df6:	4b09      	ldr	r3, [pc, #36]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8003dfc:	4b07      	ldr	r3, [pc, #28]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003dfe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e02:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003e04:	4b05      	ldr	r3, [pc, #20]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8003e0a:	4b04      	ldr	r3, [pc, #16]	@ (8003e1c <MX_SDMMC1_SD_Init+0x3c>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8003e10:	bf00      	nop
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	20002ddc 	.word	0x20002ddc
 8003e20:	40012c00 	.word	0x40012c00

08003e24 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08a      	sub	sp, #40	@ 0x28
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e2c:	f107 0314 	add.w	r3, r7, #20
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	605a      	str	r2, [r3, #4]
 8003e36:	609a      	str	r2, [r3, #8]
 8003e38:	60da      	str	r2, [r3, #12]
 8003e3a:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a25      	ldr	r2, [pc, #148]	@ (8003ed8 <HAL_SD_MspInit+0xb4>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d144      	bne.n	8003ed0 <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003e46:	4b25      	ldr	r3, [pc, #148]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4a:	4a24      	ldr	r2, [pc, #144]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e52:	4b22      	ldr	r3, [pc, #136]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e5a:	613b      	str	r3, [r7, #16]
 8003e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e5e:	4b1f      	ldr	r3, [pc, #124]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	4a1e      	ldr	r2, [pc, #120]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e64:	f043 0304 	orr.w	r3, r3, #4
 8003e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e6a:	4b1c      	ldr	r3, [pc, #112]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e76:	4b19      	ldr	r3, [pc, #100]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	4a18      	ldr	r2, [pc, #96]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e7c:	f043 0308 	orr.w	r3, r3, #8
 8003e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e82:	4b16      	ldr	r3, [pc, #88]	@ (8003edc <HAL_SD_MspInit+0xb8>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	60bb      	str	r3, [r7, #8]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8003e8e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003e92:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e94:	2302      	movs	r3, #2
 8003e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003ea0:	230c      	movs	r3, #12
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ea4:	f107 0314 	add.w	r3, r7, #20
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	480d      	ldr	r0, [pc, #52]	@ (8003ee0 <HAL_SD_MspInit+0xbc>)
 8003eac:	f002 fbbc 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8003eb0:	2304      	movs	r3, #4
 8003eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003ec0:	230c      	movs	r3, #12
 8003ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8003ec4:	f107 0314 	add.w	r3, r7, #20
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4806      	ldr	r0, [pc, #24]	@ (8003ee4 <HAL_SD_MspInit+0xc0>)
 8003ecc:	f002 fbac 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8003ed0:	bf00      	nop
 8003ed2:	3728      	adds	r7, #40	@ 0x28
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	40020800 	.word	0x40020800
 8003ee4:	40020c00 	.word	0x40020c00

08003ee8 <MX_SPDIFRX_Init>:

SPDIFRX_HandleTypeDef hspdif;

/* SPDIFRX init function */
void MX_SPDIFRX_Init(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8003eec:	4b15      	ldr	r3, [pc, #84]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003eee:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003ef2:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8003ef4:	4b13      	ldr	r3, [pc, #76]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8003efa:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8003f00:	4b10      	ldr	r3, [pc, #64]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8003f06:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8003f12:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8003f18:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8003f1e:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8003f24:	4b07      	ldr	r3, [pc, #28]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8003f2a:	4b06      	ldr	r3, [pc, #24]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8003f30:	4804      	ldr	r0, [pc, #16]	@ (8003f44 <MX_SPDIFRX_Init+0x5c>)
 8003f32:	f006 fb01 	bl	800a538 <HAL_SPDIFRX_Init>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8003f3c:	f7ff fcaa 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8003f40:	bf00      	nop
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20002e60 	.word	0x20002e60

08003f48 <HAL_SPDIFRX_MspInit>:

void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* spdifrxHandle)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b0aa      	sub	sp, #168	@ 0xa8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f50:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	605a      	str	r2, [r3, #4]
 8003f5a:	609a      	str	r2, [r3, #8]
 8003f5c:	60da      	str	r2, [r3, #12]
 8003f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f60:	f107 0310 	add.w	r3, r7, #16
 8003f64:	2284      	movs	r2, #132	@ 0x84
 8003f66:	2100      	movs	r1, #0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f00f fc07 	bl	801377c <memset>
  if(spdifrxHandle->Instance==SPDIFRX)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8003f76:	d143      	bne.n	8004000 <HAL_SPDIFRX_MspInit+0xb8>

  /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8003f78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f7c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8003f7e:	2364      	movs	r3, #100	@ 0x64
 8003f80:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8003f82:	2302      	movs	r3, #2
 8003f84:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003f86:	2302      	movs	r3, #2
 8003f88:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f92:	f107 0310 	add.w	r3, r7, #16
 8003f96:	4618      	mov	r0, r3
 8003f98:	f003 ff48 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8003fa2:	f7ff fc77 	bl	8003894 <Error_Handler>
    }

    /* SPDIFRX clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8003fa6:	4b18      	ldr	r3, [pc, #96]	@ (8004008 <HAL_SPDIFRX_MspInit+0xc0>)
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	4a17      	ldr	r2, [pc, #92]	@ (8004008 <HAL_SPDIFRX_MspInit+0xc0>)
 8003fac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fb2:	4b15      	ldr	r3, [pc, #84]	@ (8004008 <HAL_SPDIFRX_MspInit+0xc0>)
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003fbe:	4b12      	ldr	r3, [pc, #72]	@ (8004008 <HAL_SPDIFRX_MspInit+0xc0>)
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc2:	4a11      	ldr	r2, [pc, #68]	@ (8004008 <HAL_SPDIFRX_MspInit+0xc0>)
 8003fc4:	f043 0308 	orr.w	r3, r3, #8
 8003fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fca:	4b0f      	ldr	r3, [pc, #60]	@ (8004008 <HAL_SPDIFRX_MspInit+0xc0>)
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	60bb      	str	r3, [r7, #8]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8003fd6:	2380      	movs	r3, #128	@ 0x80
 8003fd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fdc:	2302      	movs	r3, #2
 8003fde:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8003fee:	2308      	movs	r3, #8
 8003ff0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8003ff4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4804      	ldr	r0, [pc, #16]	@ (800400c <HAL_SPDIFRX_MspInit+0xc4>)
 8003ffc:	f002 fb14 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }
}
 8004000:	bf00      	nop
 8004002:	37a8      	adds	r7, #168	@ 0xa8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40023800 	.word	0x40023800
 800400c:	40020c00 	.word	0x40020c00

08004010 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004014:	4b1b      	ldr	r3, [pc, #108]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004016:	4a1c      	ldr	r2, [pc, #112]	@ (8004088 <MX_SPI2_Init+0x78>)
 8004018:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800401a:	4b1a      	ldr	r3, [pc, #104]	@ (8004084 <MX_SPI2_Init+0x74>)
 800401c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004020:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004022:	4b18      	ldr	r3, [pc, #96]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004024:	2200      	movs	r2, #0
 8004026:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004028:	4b16      	ldr	r3, [pc, #88]	@ (8004084 <MX_SPI2_Init+0x74>)
 800402a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800402e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004030:	4b14      	ldr	r3, [pc, #80]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004032:	2200      	movs	r2, #0
 8004034:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004036:	4b13      	ldr	r3, [pc, #76]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004038:	2200      	movs	r2, #0
 800403a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800403c:	4b11      	ldr	r3, [pc, #68]	@ (8004084 <MX_SPI2_Init+0x74>)
 800403e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004042:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004044:	4b0f      	ldr	r3, [pc, #60]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004046:	2218      	movs	r2, #24
 8004048:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800404a:	4b0e      	ldr	r3, [pc, #56]	@ (8004084 <MX_SPI2_Init+0x74>)
 800404c:	2200      	movs	r2, #0
 800404e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004050:	4b0c      	ldr	r3, [pc, #48]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004052:	2200      	movs	r2, #0
 8004054:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004056:	4b0b      	ldr	r3, [pc, #44]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004058:	2200      	movs	r2, #0
 800405a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800405c:	4b09      	ldr	r3, [pc, #36]	@ (8004084 <MX_SPI2_Init+0x74>)
 800405e:	2207      	movs	r2, #7
 8004060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004062:	4b08      	ldr	r3, [pc, #32]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004064:	2200      	movs	r2, #0
 8004066:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004068:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <MX_SPI2_Init+0x74>)
 800406a:	2200      	movs	r2, #0
 800406c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800406e:	4805      	ldr	r0, [pc, #20]	@ (8004084 <MX_SPI2_Init+0x74>)
 8004070:	f006 fabe 	bl	800a5f0 <HAL_SPI_Init>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800407a:	f7ff fc0b 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20002eac 	.word	0x20002eac
 8004088:	40003800 	.word	0x40003800

0800408c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	@ 0x28
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004094:	f107 0314 	add.w	r3, r7, #20
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	605a      	str	r2, [r3, #4]
 800409e:	609a      	str	r2, [r3, #8]
 80040a0:	60da      	str	r2, [r3, #12]
 80040a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a25      	ldr	r2, [pc, #148]	@ (8004140 <HAL_SPI_MspInit+0xb4>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d144      	bne.n	8004138 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80040ae:	4b25      	ldr	r3, [pc, #148]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	4a24      	ldr	r2, [pc, #144]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ba:	4b22      	ldr	r3, [pc, #136]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040c2:	613b      	str	r3, [r7, #16]
 80040c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80040c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040d2:	4b1c      	ldr	r3, [pc, #112]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040de:	4b19      	ldr	r3, [pc, #100]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e2:	4a18      	ldr	r2, [pc, #96]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040e4:	f043 0302 	orr.w	r3, r3, #2
 80040e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040ea:	4b16      	ldr	r3, [pc, #88]	@ (8004144 <HAL_SPI_MspInit+0xb8>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	60bb      	str	r3, [r7, #8]
 80040f4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin;
 80040f6:	2302      	movs	r3, #2
 80040f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040fa:	2302      	movs	r3, #2
 80040fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fe:	2300      	movs	r3, #0
 8004100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004102:	2303      	movs	r3, #3
 8004104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004106:	2305      	movs	r3, #5
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 800410a:	f107 0314 	add.w	r3, r7, #20
 800410e:	4619      	mov	r1, r3
 8004110:	480d      	ldr	r0, [pc, #52]	@ (8004148 <HAL_SPI_MspInit+0xbc>)
 8004112:	f002 fa89 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin|LORA_MOSI_Pin;
 8004116:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800411a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800411c:	2302      	movs	r3, #2
 800411e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004120:	2300      	movs	r3, #0
 8004122:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004124:	2303      	movs	r3, #3
 8004126:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004128:	2305      	movs	r3, #5
 800412a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800412c:	f107 0314 	add.w	r3, r7, #20
 8004130:	4619      	mov	r1, r3
 8004132:	4806      	ldr	r0, [pc, #24]	@ (800414c <HAL_SPI_MspInit+0xc0>)
 8004134:	f002 fa78 	bl	8006628 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004138:	bf00      	nop
 800413a:	3728      	adds	r7, #40	@ 0x28
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40003800 	.word	0x40003800
 8004144:	40023800 	.word	0x40023800
 8004148:	40022000 	.word	0x40022000
 800414c:	40020400 	.word	0x40020400

08004150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004156:	4b11      	ldr	r3, [pc, #68]	@ (800419c <HAL_MspInit+0x4c>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	4a10      	ldr	r2, [pc, #64]	@ (800419c <HAL_MspInit+0x4c>)
 800415c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004160:	6413      	str	r3, [r2, #64]	@ 0x40
 8004162:	4b0e      	ldr	r3, [pc, #56]	@ (800419c <HAL_MspInit+0x4c>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800416a:	607b      	str	r3, [r7, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800416e:	4b0b      	ldr	r3, [pc, #44]	@ (800419c <HAL_MspInit+0x4c>)
 8004170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004172:	4a0a      	ldr	r2, [pc, #40]	@ (800419c <HAL_MspInit+0x4c>)
 8004174:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004178:	6453      	str	r3, [r2, #68]	@ 0x44
 800417a:	4b08      	ldr	r3, [pc, #32]	@ (800419c <HAL_MspInit+0x4c>)
 800417c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004186:	2200      	movs	r2, #0
 8004188:	210f      	movs	r1, #15
 800418a:	f06f 0001 	mvn.w	r0, #1
 800418e:	f001 fa4f 	bl	8005630 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40023800 	.word	0x40023800

080041a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08e      	sub	sp, #56	@ 0x38
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80041b0:	4b33      	ldr	r3, [pc, #204]	@ (8004280 <HAL_InitTick+0xe0>)
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b4:	4a32      	ldr	r2, [pc, #200]	@ (8004280 <HAL_InitTick+0xe0>)
 80041b6:	f043 0310 	orr.w	r3, r3, #16
 80041ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80041bc:	4b30      	ldr	r3, [pc, #192]	@ (8004280 <HAL_InitTick+0xe0>)
 80041be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c0:	f003 0310 	and.w	r3, r3, #16
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80041c8:	f107 0210 	add.w	r2, r7, #16
 80041cc:	f107 0314 	add.w	r3, r7, #20
 80041d0:	4611      	mov	r1, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f003 fdf8 	bl	8007dc8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80041dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80041e2:	f003 fdc9 	bl	8007d78 <HAL_RCC_GetPCLK1Freq>
 80041e6:	6378      	str	r0, [r7, #52]	@ 0x34
 80041e8:	e004      	b.n	80041f4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80041ea:	f003 fdc5 	bl	8007d78 <HAL_RCC_GetPCLK1Freq>
 80041ee:	4603      	mov	r3, r0
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80041f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041f6:	4a23      	ldr	r2, [pc, #140]	@ (8004284 <HAL_InitTick+0xe4>)
 80041f8:	fba2 2303 	umull	r2, r3, r2, r3
 80041fc:	0c9b      	lsrs	r3, r3, #18
 80041fe:	3b01      	subs	r3, #1
 8004200:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004202:	4b21      	ldr	r3, [pc, #132]	@ (8004288 <HAL_InitTick+0xe8>)
 8004204:	4a21      	ldr	r2, [pc, #132]	@ (800428c <HAL_InitTick+0xec>)
 8004206:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004208:	4b1f      	ldr	r3, [pc, #124]	@ (8004288 <HAL_InitTick+0xe8>)
 800420a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800420e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004210:	4a1d      	ldr	r2, [pc, #116]	@ (8004288 <HAL_InitTick+0xe8>)
 8004212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004214:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004216:	4b1c      	ldr	r3, [pc, #112]	@ (8004288 <HAL_InitTick+0xe8>)
 8004218:	2200      	movs	r2, #0
 800421a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800421c:	4b1a      	ldr	r3, [pc, #104]	@ (8004288 <HAL_InitTick+0xe8>)
 800421e:	2200      	movs	r2, #0
 8004220:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004222:	4b19      	ldr	r3, [pc, #100]	@ (8004288 <HAL_InitTick+0xe8>)
 8004224:	2200      	movs	r2, #0
 8004226:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004228:	4817      	ldr	r0, [pc, #92]	@ (8004288 <HAL_InitTick+0xe8>)
 800422a:	f007 f96b 	bl	800b504 <HAL_TIM_Base_Init>
 800422e:	4603      	mov	r3, r0
 8004230:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8004234:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004238:	2b00      	cmp	r3, #0
 800423a:	d11b      	bne.n	8004274 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800423c:	4812      	ldr	r0, [pc, #72]	@ (8004288 <HAL_InitTick+0xe8>)
 800423e:	f007 f9b9 	bl	800b5b4 <HAL_TIM_Base_Start_IT>
 8004242:	4603      	mov	r3, r0
 8004244:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004248:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800424c:	2b00      	cmp	r3, #0
 800424e:	d111      	bne.n	8004274 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004250:	2036      	movs	r0, #54	@ 0x36
 8004252:	f001 fa09 	bl	8005668 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b0f      	cmp	r3, #15
 800425a:	d808      	bhi.n	800426e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800425c:	2200      	movs	r2, #0
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	2036      	movs	r0, #54	@ 0x36
 8004262:	f001 f9e5 	bl	8005630 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004266:	4a0a      	ldr	r2, [pc, #40]	@ (8004290 <HAL_InitTick+0xf0>)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	e002      	b.n	8004274 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004274:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004278:	4618      	mov	r0, r3
 800427a:	3738      	adds	r7, #56	@ 0x38
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40023800 	.word	0x40023800
 8004284:	431bde83 	.word	0x431bde83
 8004288:	20002f10 	.word	0x20002f10
 800428c:	40001000 	.word	0x40001000
 8004290:	20000008 	.word	0x20000008

08004294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004298:	bf00      	nop
 800429a:	e7fd      	b.n	8004298 <NMI_Handler+0x4>

0800429c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800429c:	b480      	push	{r7}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042a0:	bf00      	nop
 80042a2:	e7fd      	b.n	80042a0 <HardFault_Handler+0x4>

080042a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042a8:	bf00      	nop
 80042aa:	e7fd      	b.n	80042a8 <MemManage_Handler+0x4>

080042ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042b0:	bf00      	nop
 80042b2:	e7fd      	b.n	80042b0 <BusFault_Handler+0x4>

080042b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042b8:	bf00      	nop
 80042ba:	e7fd      	b.n	80042b8 <UsageFault_Handler+0x4>

080042bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042c0:	bf00      	nop
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80042d0:	4802      	ldr	r0, [pc, #8]	@ (80042dc <TIM6_DAC_IRQHandler+0x10>)
 80042d2:	f007 fa3e 	bl	800b752 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80042d6:	bf00      	nop
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	20002f10 	.word	0x20002f10

080042e0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80042e4:	4802      	ldr	r0, [pc, #8]	@ (80042f0 <USART6_IRQHandler+0x10>)
 80042e6:	f008 fb25 	bl	800c934 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80042ea:	bf00      	nop
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	200031b0 	.word	0x200031b0

080042f4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80042f8:	4802      	ldr	r0, [pc, #8]	@ (8004304 <LTDC_IRQHandler+0x10>)
 80042fa:	f002 fd43 	bl	8006d84 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80042fe:	bf00      	nop
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	20002bbc 	.word	0x20002bbc

08004308 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800430c:	4802      	ldr	r0, [pc, #8]	@ (8004318 <DMA2D_IRQHandler+0x10>)
 800430e:	f001 fc9b 	bl	8005c48 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8004312:	bf00      	nop
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	200003f8 	.word	0x200003f8

0800431c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  return 1;
 8004320:	2301      	movs	r3, #1
}
 8004322:	4618      	mov	r0, r3
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <_kill>:

int _kill(int pid, int sig)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004336:	f00f fb4d 	bl	80139d4 <__errno>
 800433a:	4603      	mov	r3, r0
 800433c:	2216      	movs	r2, #22
 800433e:	601a      	str	r2, [r3, #0]
  return -1;
 8004340:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004344:	4618      	mov	r0, r3
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <_exit>:

void _exit (int status)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004354:	f04f 31ff 	mov.w	r1, #4294967295
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7ff ffe7 	bl	800432c <_kill>
  while (1) {}    /* Make sure we hang here */
 800435e:	bf00      	nop
 8004360:	e7fd      	b.n	800435e <_exit+0x12>

08004362 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b086      	sub	sp, #24
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	e00a      	b.n	800438a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004374:	f3af 8000 	nop.w
 8004378:	4601      	mov	r1, r0
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	60ba      	str	r2, [r7, #8]
 8004380:	b2ca      	uxtb	r2, r1
 8004382:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	3301      	adds	r3, #1
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	429a      	cmp	r2, r3
 8004390:	dbf0      	blt.n	8004374 <_read+0x12>
  }

  return len;
 8004392:	687b      	ldr	r3, [r7, #4]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	e009      	b.n	80043c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	60ba      	str	r2, [r7, #8]
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7ff f95e 	bl	8003678 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	3301      	adds	r3, #1
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	dbf1      	blt.n	80043ae <_write+0x12>
  }
  return len;
 80043ca:	687b      	ldr	r3, [r7, #4]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3718      	adds	r7, #24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <_close>:

int _close(int file)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043fc:	605a      	str	r2, [r3, #4]
  return 0;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <_isatty>:

int _isatty(int file)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004414:	2301      	movs	r3, #1
}
 8004416:	4618      	mov	r0, r3
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004422:	b480      	push	{r7}
 8004424:	b085      	sub	sp, #20
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3714      	adds	r7, #20
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004444:	4a14      	ldr	r2, [pc, #80]	@ (8004498 <_sbrk+0x5c>)
 8004446:	4b15      	ldr	r3, [pc, #84]	@ (800449c <_sbrk+0x60>)
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004450:	4b13      	ldr	r3, [pc, #76]	@ (80044a0 <_sbrk+0x64>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d102      	bne.n	800445e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004458:	4b11      	ldr	r3, [pc, #68]	@ (80044a0 <_sbrk+0x64>)
 800445a:	4a12      	ldr	r2, [pc, #72]	@ (80044a4 <_sbrk+0x68>)
 800445c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800445e:	4b10      	ldr	r3, [pc, #64]	@ (80044a0 <_sbrk+0x64>)
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4413      	add	r3, r2
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	429a      	cmp	r2, r3
 800446a:	d207      	bcs.n	800447c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800446c:	f00f fab2 	bl	80139d4 <__errno>
 8004470:	4603      	mov	r3, r0
 8004472:	220c      	movs	r2, #12
 8004474:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004476:	f04f 33ff 	mov.w	r3, #4294967295
 800447a:	e009      	b.n	8004490 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800447c:	4b08      	ldr	r3, [pc, #32]	@ (80044a0 <_sbrk+0x64>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004482:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <_sbrk+0x64>)
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4413      	add	r3, r2
 800448a:	4a05      	ldr	r2, [pc, #20]	@ (80044a0 <_sbrk+0x64>)
 800448c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800448e:	68fb      	ldr	r3, [r7, #12]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	20050000 	.word	0x20050000
 800449c:	00000400 	.word	0x00000400
 80044a0:	20002f5c 	.word	0x20002f5c
 80044a4:	2000b4f0 	.word	0x2000b4f0

080044a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044ac:	4b06      	ldr	r3, [pc, #24]	@ (80044c8 <SystemInit+0x20>)
 80044ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b2:	4a05      	ldr	r2, [pc, #20]	@ (80044c8 <SystemInit+0x20>)
 80044b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044bc:	bf00      	nop
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	e000ed00 	.word	0xe000ed00

080044cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b09a      	sub	sp, #104	@ 0x68
 80044d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044d2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
 80044da:	605a      	str	r2, [r3, #4]
 80044dc:	609a      	str	r2, [r3, #8]
 80044de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044e0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	605a      	str	r2, [r3, #4]
 80044ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	605a      	str	r2, [r3, #4]
 80044f6:	609a      	str	r2, [r3, #8]
 80044f8:	60da      	str	r2, [r3, #12]
 80044fa:	611a      	str	r2, [r3, #16]
 80044fc:	615a      	str	r2, [r3, #20]
 80044fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004500:	1d3b      	adds	r3, r7, #4
 8004502:	222c      	movs	r2, #44	@ 0x2c
 8004504:	2100      	movs	r1, #0
 8004506:	4618      	mov	r0, r3
 8004508:	f00f f938 	bl	801377c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800450c:	4b43      	ldr	r3, [pc, #268]	@ (800461c <MX_TIM1_Init+0x150>)
 800450e:	4a44      	ldr	r2, [pc, #272]	@ (8004620 <MX_TIM1_Init+0x154>)
 8004510:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004512:	4b42      	ldr	r3, [pc, #264]	@ (800461c <MX_TIM1_Init+0x150>)
 8004514:	2200      	movs	r2, #0
 8004516:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004518:	4b40      	ldr	r3, [pc, #256]	@ (800461c <MX_TIM1_Init+0x150>)
 800451a:	2200      	movs	r2, #0
 800451c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800451e:	4b3f      	ldr	r3, [pc, #252]	@ (800461c <MX_TIM1_Init+0x150>)
 8004520:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004524:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004526:	4b3d      	ldr	r3, [pc, #244]	@ (800461c <MX_TIM1_Init+0x150>)
 8004528:	2200      	movs	r2, #0
 800452a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800452c:	4b3b      	ldr	r3, [pc, #236]	@ (800461c <MX_TIM1_Init+0x150>)
 800452e:	2200      	movs	r2, #0
 8004530:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004532:	4b3a      	ldr	r3, [pc, #232]	@ (800461c <MX_TIM1_Init+0x150>)
 8004534:	2200      	movs	r2, #0
 8004536:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004538:	4838      	ldr	r0, [pc, #224]	@ (800461c <MX_TIM1_Init+0x150>)
 800453a:	f006 ffe3 	bl	800b504 <HAL_TIM_Base_Init>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004544:	f7ff f9a6 	bl	8003894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004548:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800454c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800454e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004552:	4619      	mov	r1, r3
 8004554:	4831      	ldr	r0, [pc, #196]	@ (800461c <MX_TIM1_Init+0x150>)
 8004556:	f007 fb17 	bl	800bb88 <HAL_TIM_ConfigClockSource>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004560:	f7ff f998 	bl	8003894 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004564:	482d      	ldr	r0, [pc, #180]	@ (800461c <MX_TIM1_Init+0x150>)
 8004566:	f007 f89d 	bl	800b6a4 <HAL_TIM_PWM_Init>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004570:	f7ff f990 	bl	8003894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004574:	2300      	movs	r3, #0
 8004576:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004578:	2300      	movs	r3, #0
 800457a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800457c:	2300      	movs	r3, #0
 800457e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004580:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004584:	4619      	mov	r1, r3
 8004586:	4825      	ldr	r0, [pc, #148]	@ (800461c <MX_TIM1_Init+0x150>)
 8004588:	f007 ff8e 	bl	800c4a8 <HAL_TIMEx_MasterConfigSynchronization>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004592:	f7ff f97f 	bl	8003894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004596:	2360      	movs	r3, #96	@ 0x60
 8004598:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800459e:	2300      	movs	r3, #0
 80045a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80045a2:	2300      	movs	r3, #0
 80045a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045a6:	2300      	movs	r3, #0
 80045a8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80045aa:	2300      	movs	r3, #0
 80045ac:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80045ae:	2300      	movs	r3, #0
 80045b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045b2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80045b6:	2200      	movs	r2, #0
 80045b8:	4619      	mov	r1, r3
 80045ba:	4818      	ldr	r0, [pc, #96]	@ (800461c <MX_TIM1_Init+0x150>)
 80045bc:	f007 f9d0 	bl	800b960 <HAL_TIM_PWM_ConfigChannel>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80045c6:	f7ff f965 	bl	8003894 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80045ca:	2300      	movs	r3, #0
 80045cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80045ce:	2300      	movs	r3, #0
 80045d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80045d2:	2300      	movs	r3, #0
 80045d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80045d6:	2300      	movs	r3, #0
 80045d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80045da:	2300      	movs	r3, #0
 80045dc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80045de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80045e4:	2300      	movs	r3, #0
 80045e6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80045e8:	2300      	movs	r3, #0
 80045ea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80045ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80045f2:	2300      	movs	r3, #0
 80045f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80045f6:	2300      	movs	r3, #0
 80045f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80045fa:	1d3b      	adds	r3, r7, #4
 80045fc:	4619      	mov	r1, r3
 80045fe:	4807      	ldr	r0, [pc, #28]	@ (800461c <MX_TIM1_Init+0x150>)
 8004600:	f007 ffe0 	bl	800c5c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800460a:	f7ff f943 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800460e:	4803      	ldr	r0, [pc, #12]	@ (800461c <MX_TIM1_Init+0x150>)
 8004610:	f000 fa6c 	bl	8004aec <HAL_TIM_MspPostInit>

}
 8004614:	bf00      	nop
 8004616:	3768      	adds	r7, #104	@ 0x68
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20002f60 	.word	0x20002f60
 8004620:	40010000 	.word	0x40010000

08004624 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b08e      	sub	sp, #56	@ 0x38
 8004628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800462a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800462e:	2200      	movs	r2, #0
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	605a      	str	r2, [r3, #4]
 8004634:	609a      	str	r2, [r3, #8]
 8004636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004638:	f107 031c 	add.w	r3, r7, #28
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	605a      	str	r2, [r3, #4]
 8004642:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004644:	463b      	mov	r3, r7
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	605a      	str	r2, [r3, #4]
 800464c:	609a      	str	r2, [r3, #8]
 800464e:	60da      	str	r2, [r3, #12]
 8004650:	611a      	str	r2, [r3, #16]
 8004652:	615a      	str	r2, [r3, #20]
 8004654:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004656:	4b2d      	ldr	r3, [pc, #180]	@ (800470c <MX_TIM2_Init+0xe8>)
 8004658:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800465c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800465e:	4b2b      	ldr	r3, [pc, #172]	@ (800470c <MX_TIM2_Init+0xe8>)
 8004660:	2200      	movs	r2, #0
 8004662:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004664:	4b29      	ldr	r3, [pc, #164]	@ (800470c <MX_TIM2_Init+0xe8>)
 8004666:	2200      	movs	r2, #0
 8004668:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800466a:	4b28      	ldr	r3, [pc, #160]	@ (800470c <MX_TIM2_Init+0xe8>)
 800466c:	f04f 32ff 	mov.w	r2, #4294967295
 8004670:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004672:	4b26      	ldr	r3, [pc, #152]	@ (800470c <MX_TIM2_Init+0xe8>)
 8004674:	2200      	movs	r2, #0
 8004676:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004678:	4b24      	ldr	r3, [pc, #144]	@ (800470c <MX_TIM2_Init+0xe8>)
 800467a:	2200      	movs	r2, #0
 800467c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800467e:	4823      	ldr	r0, [pc, #140]	@ (800470c <MX_TIM2_Init+0xe8>)
 8004680:	f006 ff40 	bl	800b504 <HAL_TIM_Base_Init>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800468a:	f7ff f903 	bl	8003894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800468e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004692:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004694:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004698:	4619      	mov	r1, r3
 800469a:	481c      	ldr	r0, [pc, #112]	@ (800470c <MX_TIM2_Init+0xe8>)
 800469c:	f007 fa74 	bl	800bb88 <HAL_TIM_ConfigClockSource>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80046a6:	f7ff f8f5 	bl	8003894 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80046aa:	4818      	ldr	r0, [pc, #96]	@ (800470c <MX_TIM2_Init+0xe8>)
 80046ac:	f006 fffa 	bl	800b6a4 <HAL_TIM_PWM_Init>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80046b6:	f7ff f8ed 	bl	8003894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046be:	2300      	movs	r3, #0
 80046c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80046c2:	f107 031c 	add.w	r3, r7, #28
 80046c6:	4619      	mov	r1, r3
 80046c8:	4810      	ldr	r0, [pc, #64]	@ (800470c <MX_TIM2_Init+0xe8>)
 80046ca:	f007 feed 	bl	800c4a8 <HAL_TIMEx_MasterConfigSynchronization>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80046d4:	f7ff f8de 	bl	8003894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046d8:	2360      	movs	r3, #96	@ 0x60
 80046da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046e4:	2300      	movs	r3, #0
 80046e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046e8:	463b      	mov	r3, r7
 80046ea:	2200      	movs	r2, #0
 80046ec:	4619      	mov	r1, r3
 80046ee:	4807      	ldr	r0, [pc, #28]	@ (800470c <MX_TIM2_Init+0xe8>)
 80046f0:	f007 f936 	bl	800b960 <HAL_TIM_PWM_ConfigChannel>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80046fa:	f7ff f8cb 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80046fe:	4803      	ldr	r0, [pc, #12]	@ (800470c <MX_TIM2_Init+0xe8>)
 8004700:	f000 f9f4 	bl	8004aec <HAL_TIM_MspPostInit>

}
 8004704:	bf00      	nop
 8004706:	3738      	adds	r7, #56	@ 0x38
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20002fac 	.word	0x20002fac

08004710 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b08e      	sub	sp, #56	@ 0x38
 8004714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004716:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	605a      	str	r2, [r3, #4]
 8004720:	609a      	str	r2, [r3, #8]
 8004722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004724:	f107 031c 	add.w	r3, r7, #28
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	605a      	str	r2, [r3, #4]
 800472e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004730:	463b      	mov	r3, r7
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	605a      	str	r2, [r3, #4]
 8004738:	609a      	str	r2, [r3, #8]
 800473a:	60da      	str	r2, [r3, #12]
 800473c:	611a      	str	r2, [r3, #16]
 800473e:	615a      	str	r2, [r3, #20]
 8004740:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004742:	4b2d      	ldr	r3, [pc, #180]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 8004744:	4a2d      	ldr	r2, [pc, #180]	@ (80047fc <MX_TIM3_Init+0xec>)
 8004746:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004748:	4b2b      	ldr	r3, [pc, #172]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 800474a:	2200      	movs	r2, #0
 800474c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800474e:	4b2a      	ldr	r3, [pc, #168]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 8004750:	2200      	movs	r2, #0
 8004752:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004754:	4b28      	ldr	r3, [pc, #160]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 8004756:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800475a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800475c:	4b26      	ldr	r3, [pc, #152]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 800475e:	2200      	movs	r2, #0
 8004760:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004762:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 8004764:	2200      	movs	r2, #0
 8004766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004768:	4823      	ldr	r0, [pc, #140]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 800476a:	f006 fecb 	bl	800b504 <HAL_TIM_Base_Init>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004774:	f7ff f88e 	bl	8003894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004778:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800477e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004782:	4619      	mov	r1, r3
 8004784:	481c      	ldr	r0, [pc, #112]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 8004786:	f007 f9ff 	bl	800bb88 <HAL_TIM_ConfigClockSource>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8004790:	f7ff f880 	bl	8003894 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004794:	4818      	ldr	r0, [pc, #96]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 8004796:	f006 ff85 	bl	800b6a4 <HAL_TIM_PWM_Init>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80047a0:	f7ff f878 	bl	8003894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047a4:	2300      	movs	r3, #0
 80047a6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047a8:	2300      	movs	r3, #0
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047ac:	f107 031c 	add.w	r3, r7, #28
 80047b0:	4619      	mov	r1, r3
 80047b2:	4811      	ldr	r0, [pc, #68]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 80047b4:	f007 fe78 	bl	800c4a8 <HAL_TIMEx_MasterConfigSynchronization>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80047be:	f7ff f869 	bl	8003894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047c2:	2360      	movs	r3, #96	@ 0x60
 80047c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80047c6:	2300      	movs	r3, #0
 80047c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047ca:	2300      	movs	r3, #0
 80047cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047ce:	2300      	movs	r3, #0
 80047d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047d2:	463b      	mov	r3, r7
 80047d4:	2200      	movs	r2, #0
 80047d6:	4619      	mov	r1, r3
 80047d8:	4807      	ldr	r0, [pc, #28]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 80047da:	f007 f8c1 	bl	800b960 <HAL_TIM_PWM_ConfigChannel>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80047e4:	f7ff f856 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80047e8:	4803      	ldr	r0, [pc, #12]	@ (80047f8 <MX_TIM3_Init+0xe8>)
 80047ea:	f000 f97f 	bl	8004aec <HAL_TIM_MspPostInit>

}
 80047ee:	bf00      	nop
 80047f0:	3738      	adds	r7, #56	@ 0x38
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	20002ff8 	.word	0x20002ff8
 80047fc:	40000400 	.word	0x40000400

08004800 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004806:	f107 0310 	add.w	r3, r7, #16
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	605a      	str	r2, [r3, #4]
 8004810:	609a      	str	r2, [r3, #8]
 8004812:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004814:	1d3b      	adds	r3, r7, #4
 8004816:	2200      	movs	r2, #0
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	605a      	str	r2, [r3, #4]
 800481c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800481e:	4b1d      	ldr	r3, [pc, #116]	@ (8004894 <MX_TIM5_Init+0x94>)
 8004820:	4a1d      	ldr	r2, [pc, #116]	@ (8004898 <MX_TIM5_Init+0x98>)
 8004822:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8004824:	4b1b      	ldr	r3, [pc, #108]	@ (8004894 <MX_TIM5_Init+0x94>)
 8004826:	2200      	movs	r2, #0
 8004828:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800482a:	4b1a      	ldr	r3, [pc, #104]	@ (8004894 <MX_TIM5_Init+0x94>)
 800482c:	2200      	movs	r2, #0
 800482e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8004830:	4b18      	ldr	r3, [pc, #96]	@ (8004894 <MX_TIM5_Init+0x94>)
 8004832:	f04f 32ff 	mov.w	r2, #4294967295
 8004836:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004838:	4b16      	ldr	r3, [pc, #88]	@ (8004894 <MX_TIM5_Init+0x94>)
 800483a:	2200      	movs	r2, #0
 800483c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800483e:	4b15      	ldr	r3, [pc, #84]	@ (8004894 <MX_TIM5_Init+0x94>)
 8004840:	2200      	movs	r2, #0
 8004842:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004844:	4813      	ldr	r0, [pc, #76]	@ (8004894 <MX_TIM5_Init+0x94>)
 8004846:	f006 fe5d 	bl	800b504 <HAL_TIM_Base_Init>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8004850:	f7ff f820 	bl	8003894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004854:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004858:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800485a:	f107 0310 	add.w	r3, r7, #16
 800485e:	4619      	mov	r1, r3
 8004860:	480c      	ldr	r0, [pc, #48]	@ (8004894 <MX_TIM5_Init+0x94>)
 8004862:	f007 f991 	bl	800bb88 <HAL_TIM_ConfigClockSource>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800486c:	f7ff f812 	bl	8003894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004870:	2300      	movs	r3, #0
 8004872:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004878:	1d3b      	adds	r3, r7, #4
 800487a:	4619      	mov	r1, r3
 800487c:	4805      	ldr	r0, [pc, #20]	@ (8004894 <MX_TIM5_Init+0x94>)
 800487e:	f007 fe13 	bl	800c4a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004888:	f7ff f804 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800488c:	bf00      	nop
 800488e:	3720      	adds	r7, #32
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	20003044 	.word	0x20003044
 8004898:	40000c00 	.word	0x40000c00

0800489c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b088      	sub	sp, #32
 80048a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048a2:	f107 0310 	add.w	r3, r7, #16
 80048a6:	2200      	movs	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	605a      	str	r2, [r3, #4]
 80048ac:	609a      	str	r2, [r3, #8]
 80048ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048b0:	1d3b      	adds	r3, r7, #4
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]
 80048b6:	605a      	str	r2, [r3, #4]
 80048b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80048ba:	4b20      	ldr	r3, [pc, #128]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048bc:	4a20      	ldr	r2, [pc, #128]	@ (8004940 <MX_TIM8_Init+0xa4>)
 80048be:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80048c0:	4b1e      	ldr	r3, [pc, #120]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c6:	4b1d      	ldr	r3, [pc, #116]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80048cc:	4b1b      	ldr	r3, [pc, #108]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048d2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d4:	4b19      	ldr	r3, [pc, #100]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80048da:	4b18      	ldr	r3, [pc, #96]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048dc:	2200      	movs	r2, #0
 80048de:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048e0:	4b16      	ldr	r3, [pc, #88]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80048e6:	4815      	ldr	r0, [pc, #84]	@ (800493c <MX_TIM8_Init+0xa0>)
 80048e8:	f006 fe0c 	bl	800b504 <HAL_TIM_Base_Init>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80048f2:	f7fe ffcf 	bl	8003894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80048fc:	f107 0310 	add.w	r3, r7, #16
 8004900:	4619      	mov	r1, r3
 8004902:	480e      	ldr	r0, [pc, #56]	@ (800493c <MX_TIM8_Init+0xa0>)
 8004904:	f007 f940 	bl	800bb88 <HAL_TIM_ConfigClockSource>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800490e:	f7fe ffc1 	bl	8003894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004912:	2300      	movs	r3, #0
 8004914:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004916:	2300      	movs	r3, #0
 8004918:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800491e:	1d3b      	adds	r3, r7, #4
 8004920:	4619      	mov	r1, r3
 8004922:	4806      	ldr	r0, [pc, #24]	@ (800493c <MX_TIM8_Init+0xa0>)
 8004924:	f007 fdc0 	bl	800c4a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800492e:	f7fe ffb1 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004932:	bf00      	nop
 8004934:	3720      	adds	r7, #32
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	20003090 	.word	0x20003090
 8004940:	40010400 	.word	0x40010400

08004944 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b088      	sub	sp, #32
 8004948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800494a:	1d3b      	adds	r3, r7, #4
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	605a      	str	r2, [r3, #4]
 8004952:	609a      	str	r2, [r3, #8]
 8004954:	60da      	str	r2, [r3, #12]
 8004956:	611a      	str	r2, [r3, #16]
 8004958:	615a      	str	r2, [r3, #20]
 800495a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800495c:	4b1a      	ldr	r3, [pc, #104]	@ (80049c8 <MX_TIM12_Init+0x84>)
 800495e:	4a1b      	ldr	r2, [pc, #108]	@ (80049cc <MX_TIM12_Init+0x88>)
 8004960:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8004962:	4b19      	ldr	r3, [pc, #100]	@ (80049c8 <MX_TIM12_Init+0x84>)
 8004964:	2200      	movs	r2, #0
 8004966:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004968:	4b17      	ldr	r3, [pc, #92]	@ (80049c8 <MX_TIM12_Init+0x84>)
 800496a:	2200      	movs	r2, #0
 800496c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800496e:	4b16      	ldr	r3, [pc, #88]	@ (80049c8 <MX_TIM12_Init+0x84>)
 8004970:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004974:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004976:	4b14      	ldr	r3, [pc, #80]	@ (80049c8 <MX_TIM12_Init+0x84>)
 8004978:	2200      	movs	r2, #0
 800497a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800497c:	4b12      	ldr	r3, [pc, #72]	@ (80049c8 <MX_TIM12_Init+0x84>)
 800497e:	2200      	movs	r2, #0
 8004980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8004982:	4811      	ldr	r0, [pc, #68]	@ (80049c8 <MX_TIM12_Init+0x84>)
 8004984:	f006 fe8e 	bl	800b6a4 <HAL_TIM_PWM_Init>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800498e:	f7fe ff81 	bl	8003894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004992:	2360      	movs	r3, #96	@ 0x60
 8004994:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004996:	2300      	movs	r3, #0
 8004998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800499a:	2300      	movs	r3, #0
 800499c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800499e:	2300      	movs	r3, #0
 80049a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049a2:	1d3b      	adds	r3, r7, #4
 80049a4:	2200      	movs	r2, #0
 80049a6:	4619      	mov	r1, r3
 80049a8:	4807      	ldr	r0, [pc, #28]	@ (80049c8 <MX_TIM12_Init+0x84>)
 80049aa:	f006 ffd9 	bl	800b960 <HAL_TIM_PWM_ConfigChannel>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80049b4:	f7fe ff6e 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80049b8:	4803      	ldr	r0, [pc, #12]	@ (80049c8 <MX_TIM12_Init+0x84>)
 80049ba:	f000 f897 	bl	8004aec <HAL_TIM_MspPostInit>

}
 80049be:	bf00      	nop
 80049c0:	3720      	adds	r7, #32
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	200030dc 	.word	0x200030dc
 80049cc:	40001800 	.word	0x40001800

080049d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b089      	sub	sp, #36	@ 0x24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a2e      	ldr	r2, [pc, #184]	@ (8004a98 <HAL_TIM_Base_MspInit+0xc8>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d10c      	bne.n	80049fc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80049e2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e6:	4a2d      	ldr	r2, [pc, #180]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 80049e8:	f043 0301 	orr.w	r3, r3, #1
 80049ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80049ee:	4b2b      	ldr	r3, [pc, #172]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 80049f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	61fb      	str	r3, [r7, #28]
 80049f8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80049fa:	e046      	b.n	8004a8a <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM2)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a04:	d10c      	bne.n	8004a20 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a06:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0a:	4a24      	ldr	r2, [pc, #144]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a12:	4b22      	ldr	r3, [pc, #136]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	61bb      	str	r3, [r7, #24]
 8004a1c:	69bb      	ldr	r3, [r7, #24]
}
 8004a1e:	e034      	b.n	8004a8a <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM3)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa0 <HAL_TIM_Base_MspInit+0xd0>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d10c      	bne.n	8004a44 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a30:	f043 0302 	orr.w	r3, r3, #2
 8004a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a36:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	697b      	ldr	r3, [r7, #20]
}
 8004a42:	e022      	b.n	8004a8a <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM5)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a16      	ldr	r2, [pc, #88]	@ (8004aa4 <HAL_TIM_Base_MspInit+0xd4>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d10c      	bne.n	8004a68 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004a4e:	4b13      	ldr	r3, [pc, #76]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a52:	4a12      	ldr	r2, [pc, #72]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a54:	f043 0308 	orr.w	r3, r3, #8
 8004a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a5a:	4b10      	ldr	r3, [pc, #64]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	613b      	str	r3, [r7, #16]
 8004a64:	693b      	ldr	r3, [r7, #16]
}
 8004a66:	e010      	b.n	8004a8a <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM8)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a0e      	ldr	r2, [pc, #56]	@ (8004aa8 <HAL_TIM_Base_MspInit+0xd8>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d10b      	bne.n	8004a8a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004a72:	4b0a      	ldr	r3, [pc, #40]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a76:	4a09      	ldr	r2, [pc, #36]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a78:	f043 0302 	orr.w	r3, r3, #2
 8004a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a7e:	4b07      	ldr	r3, [pc, #28]	@ (8004a9c <HAL_TIM_Base_MspInit+0xcc>)
 8004a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	60fb      	str	r3, [r7, #12]
 8004a88:	68fb      	ldr	r3, [r7, #12]
}
 8004a8a:	bf00      	nop
 8004a8c:	3724      	adds	r7, #36	@ 0x24
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	40010000 	.word	0x40010000
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	40000400 	.word	0x40000400
 8004aa4:	40000c00 	.word	0x40000c00
 8004aa8:	40010400 	.word	0x40010400

08004aac <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a0a      	ldr	r2, [pc, #40]	@ (8004ae4 <HAL_TIM_PWM_MspInit+0x38>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d10b      	bne.n	8004ad6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004abe:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae8 <HAL_TIM_PWM_MspInit+0x3c>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	4a09      	ldr	r2, [pc, #36]	@ (8004ae8 <HAL_TIM_PWM_MspInit+0x3c>)
 8004ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aca:	4b07      	ldr	r3, [pc, #28]	@ (8004ae8 <HAL_TIM_PWM_MspInit+0x3c>)
 8004acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8004ad6:	bf00      	nop
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40001800 	.word	0x40001800
 8004ae8:	40023800 	.word	0x40023800

08004aec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b08c      	sub	sp, #48	@ 0x30
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af4:	f107 031c 	add.w	r3, r7, #28
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	605a      	str	r2, [r3, #4]
 8004afe:	609a      	str	r2, [r3, #8]
 8004b00:	60da      	str	r2, [r3, #12]
 8004b02:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a45      	ldr	r2, [pc, #276]	@ (8004c20 <HAL_TIM_MspPostInit+0x134>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d11d      	bne.n	8004b4a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0e:	4b45      	ldr	r3, [pc, #276]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b12:	4a44      	ldr	r2, [pc, #272]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b1a:	4b42      	ldr	r3, [pc, #264]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	61bb      	str	r3, [r7, #24]
 8004b24:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004b26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b34:	2300      	movs	r3, #0
 8004b36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004b3c:	f107 031c 	add.w	r3, r7, #28
 8004b40:	4619      	mov	r1, r3
 8004b42:	4839      	ldr	r0, [pc, #228]	@ (8004c28 <HAL_TIM_MspPostInit+0x13c>)
 8004b44:	f001 fd70 	bl	8006628 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004b48:	e065      	b.n	8004c16 <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM2)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b52:	d11d      	bne.n	8004b90 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b54:	4b33      	ldr	r3, [pc, #204]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	4a32      	ldr	r2, [pc, #200]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b60:	4b30      	ldr	r3, [pc, #192]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	617b      	str	r3, [r7, #20]
 8004b6a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004b6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b72:	2302      	movs	r3, #2
 8004b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8004b82:	f107 031c 	add.w	r3, r7, #28
 8004b86:	4619      	mov	r1, r3
 8004b88:	4827      	ldr	r0, [pc, #156]	@ (8004c28 <HAL_TIM_MspPostInit+0x13c>)
 8004b8a:	f001 fd4d 	bl	8006628 <HAL_GPIO_Init>
}
 8004b8e:	e042      	b.n	8004c16 <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM3)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a25      	ldr	r2, [pc, #148]	@ (8004c2c <HAL_TIM_MspPostInit+0x140>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d11c      	bne.n	8004bd4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b9a:	4b22      	ldr	r3, [pc, #136]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9e:	4a21      	ldr	r2, [pc, #132]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004ba0:	f043 0302 	orr.w	r3, r3, #2
 8004ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	613b      	str	r3, [r7, #16]
 8004bb0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8004bb2:	2310      	movs	r3, #16
 8004bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8004bc6:	f107 031c 	add.w	r3, r7, #28
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4818      	ldr	r0, [pc, #96]	@ (8004c30 <HAL_TIM_MspPostInit+0x144>)
 8004bce:	f001 fd2b 	bl	8006628 <HAL_GPIO_Init>
}
 8004bd2:	e020      	b.n	8004c16 <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM12)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a16      	ldr	r2, [pc, #88]	@ (8004c34 <HAL_TIM_MspPostInit+0x148>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d11b      	bne.n	8004c16 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bde:	4b11      	ldr	r3, [pc, #68]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	4a10      	ldr	r2, [pc, #64]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004be4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bea:	4b0e      	ldr	r3, [pc, #56]	@ (8004c24 <HAL_TIM_MspPostInit+0x138>)
 8004bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8004bf6:	2340      	movs	r3, #64	@ 0x40
 8004bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c02:	2300      	movs	r3, #0
 8004c04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004c06:	2309      	movs	r3, #9
 8004c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8004c0a:	f107 031c 	add.w	r3, r7, #28
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4809      	ldr	r0, [pc, #36]	@ (8004c38 <HAL_TIM_MspPostInit+0x14c>)
 8004c12:	f001 fd09 	bl	8006628 <HAL_GPIO_Init>
}
 8004c16:	bf00      	nop
 8004c18:	3730      	adds	r7, #48	@ 0x30
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40010000 	.word	0x40010000
 8004c24:	40023800 	.word	0x40023800
 8004c28:	40020000 	.word	0x40020000
 8004c2c:	40000400 	.word	0x40000400
 8004c30:	40020400 	.word	0x40020400
 8004c34:	40001800 	.word	0x40001800
 8004c38:	40021c00 	.word	0x40021c00

08004c3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004c40:	4b14      	ldr	r3, [pc, #80]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c42:	4a15      	ldr	r2, [pc, #84]	@ (8004c98 <MX_USART1_UART_Init+0x5c>)
 8004c44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004c46:	4b13      	ldr	r3, [pc, #76]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004c4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004c4e:	4b11      	ldr	r3, [pc, #68]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004c54:	4b0f      	ldr	r3, [pc, #60]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004c60:	4b0c      	ldr	r3, [pc, #48]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c62:	220c      	movs	r2, #12
 8004c64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c66:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c6c:	4b09      	ldr	r3, [pc, #36]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c72:	4b08      	ldr	r3, [pc, #32]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c78:	4b06      	ldr	r3, [pc, #24]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004c7e:	4805      	ldr	r0, [pc, #20]	@ (8004c94 <MX_USART1_UART_Init+0x58>)
 8004c80:	f007 fd3c 	bl	800c6fc <HAL_UART_Init>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004c8a:	f7fe fe03 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	20003128 	.word	0x20003128
 8004c98:	40011000 	.word	0x40011000

08004c9c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004ca0:	4b14      	ldr	r3, [pc, #80]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004ca2:	4a15      	ldr	r2, [pc, #84]	@ (8004cf8 <MX_USART6_UART_Init+0x5c>)
 8004ca4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8004ca6:	4b13      	ldr	r3, [pc, #76]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004ca8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004cac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004cae:	4b11      	ldr	r3, [pc, #68]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004cba:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cc2:	220c      	movs	r2, #12
 8004cc4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ccc:	4b09      	ldr	r3, [pc, #36]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004cd2:	4b08      	ldr	r3, [pc, #32]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004cd8:	4b06      	ldr	r3, [pc, #24]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004cde:	4805      	ldr	r0, [pc, #20]	@ (8004cf4 <MX_USART6_UART_Init+0x58>)
 8004ce0:	f007 fd0c 	bl	800c6fc <HAL_UART_Init>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8004cea:	f7fe fdd3 	bl	8003894 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004cee:	bf00      	nop
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	200031b0 	.word	0x200031b0
 8004cf8:	40011400 	.word	0x40011400

08004cfc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b0ae      	sub	sp, #184	@ 0xb8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d04:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004d08:	2200      	movs	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	605a      	str	r2, [r3, #4]
 8004d0e:	609a      	str	r2, [r3, #8]
 8004d10:	60da      	str	r2, [r3, #12]
 8004d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004d14:	f107 0320 	add.w	r3, r7, #32
 8004d18:	2284      	movs	r2, #132	@ 0x84
 8004d1a:	2100      	movs	r1, #0
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f00e fd2d 	bl	801377c <memset>
  if(uartHandle->Instance==USART1)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a57      	ldr	r2, [pc, #348]	@ (8004e84 <HAL_UART_MspInit+0x188>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d15d      	bne.n	8004de8 <HAL_UART_MspInit+0xec>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004d2c:	2340      	movs	r3, #64	@ 0x40
 8004d2e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004d30:	2300      	movs	r3, #0
 8004d32:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d34:	f107 0320 	add.w	r3, r7, #32
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f003 f877 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004d44:	f7fe fda6 	bl	8003894 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d48:	4b4f      	ldr	r3, [pc, #316]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4c:	4a4e      	ldr	r2, [pc, #312]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d4e:	f043 0310 	orr.w	r3, r3, #16
 8004d52:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d54:	4b4c      	ldr	r3, [pc, #304]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	61fb      	str	r3, [r7, #28]
 8004d5e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d60:	4b49      	ldr	r3, [pc, #292]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d64:	4a48      	ldr	r2, [pc, #288]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d66:	f043 0302 	orr.w	r3, r3, #2
 8004d6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d6c:	4b46      	ldr	r3, [pc, #280]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	61bb      	str	r3, [r7, #24]
 8004d76:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d78:	4b43      	ldr	r3, [pc, #268]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7c:	4a42      	ldr	r2, [pc, #264]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d7e:	f043 0301 	orr.w	r3, r3, #1
 8004d82:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d84:	4b40      	ldr	r3, [pc, #256]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d88:	f003 0301 	and.w	r3, r3, #1
 8004d8c:	617b      	str	r3, [r7, #20]
 8004d8e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004d90:	2380      	movs	r3, #128	@ 0x80
 8004d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d96:	2302      	movs	r3, #2
 8004d98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004da2:	2300      	movs	r3, #0
 8004da4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004da8:	2307      	movs	r3, #7
 8004daa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004dae:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004db2:	4619      	mov	r1, r3
 8004db4:	4835      	ldr	r0, [pc, #212]	@ (8004e8c <HAL_UART_MspInit+0x190>)
 8004db6:	f001 fc37 	bl	8006628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004dba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004dbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004dd4:	2307      	movs	r3, #7
 8004dd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004dda:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004dde:	4619      	mov	r1, r3
 8004de0:	482b      	ldr	r0, [pc, #172]	@ (8004e90 <HAL_UART_MspInit+0x194>)
 8004de2:	f001 fc21 	bl	8006628 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004de6:	e048      	b.n	8004e7a <HAL_UART_MspInit+0x17e>
  else if(uartHandle->Instance==USART6)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a29      	ldr	r2, [pc, #164]	@ (8004e94 <HAL_UART_MspInit+0x198>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d143      	bne.n	8004e7a <HAL_UART_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004df2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004df6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004dfc:	f107 0320 	add.w	r3, r7, #32
 8004e00:	4618      	mov	r0, r3
 8004e02:	f003 f813 	bl	8007e2c <HAL_RCCEx_PeriphCLKConfig>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d001      	beq.n	8004e10 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8004e0c:	f7fe fd42 	bl	8003894 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004e10:	4b1d      	ldr	r3, [pc, #116]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e14:	4a1c      	ldr	r2, [pc, #112]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004e16:	f043 0320 	orr.w	r3, r3, #32
 8004e1a:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e20:	f003 0320 	and.w	r3, r3, #32
 8004e24:	613b      	str	r3, [r7, #16]
 8004e26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e28:	4b17      	ldr	r3, [pc, #92]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2c:	4a16      	ldr	r2, [pc, #88]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004e2e:	f043 0304 	orr.w	r3, r3, #4
 8004e32:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e34:	4b14      	ldr	r3, [pc, #80]	@ (8004e88 <HAL_UART_MspInit+0x18c>)
 8004e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e38:	f003 0304 	and.w	r3, r3, #4
 8004e3c:	60fb      	str	r3, [r7, #12]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004e40:	23c0      	movs	r3, #192	@ 0xc0
 8004e42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e46:	2302      	movs	r3, #2
 8004e48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e52:	2303      	movs	r3, #3
 8004e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004e58:	2308      	movs	r3, #8
 8004e5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e5e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004e62:	4619      	mov	r1, r3
 8004e64:	480c      	ldr	r0, [pc, #48]	@ (8004e98 <HAL_UART_MspInit+0x19c>)
 8004e66:	f001 fbdf 	bl	8006628 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	2105      	movs	r1, #5
 8004e6e:	2047      	movs	r0, #71	@ 0x47
 8004e70:	f000 fbde 	bl	8005630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004e74:	2047      	movs	r0, #71	@ 0x47
 8004e76:	f000 fbf7 	bl	8005668 <HAL_NVIC_EnableIRQ>
}
 8004e7a:	bf00      	nop
 8004e7c:	37b8      	adds	r7, #184	@ 0xb8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40011000 	.word	0x40011000
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	40020400 	.word	0x40020400
 8004e90:	40020000 	.word	0x40020000
 8004e94:	40011400 	.word	0x40011400
 8004e98:	40020800 	.word	0x40020800

08004e9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004e9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004ed4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004ea0:	f7ff fb02 	bl	80044a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ea4:	480c      	ldr	r0, [pc, #48]	@ (8004ed8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ea6:	490d      	ldr	r1, [pc, #52]	@ (8004edc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ee0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004eac:	e002      	b.n	8004eb4 <LoopCopyDataInit>

08004eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eb2:	3304      	adds	r3, #4

08004eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004eb8:	d3f9      	bcc.n	8004eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004eba:	4a0a      	ldr	r2, [pc, #40]	@ (8004ee4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ebc:	4c0a      	ldr	r4, [pc, #40]	@ (8004ee8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ec0:	e001      	b.n	8004ec6 <LoopFillZerobss>

08004ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ec4:	3204      	adds	r2, #4

08004ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ec8:	d3fb      	bcc.n	8004ec2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004eca:	f00e fd89 	bl	80139e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ece:	f7fe fbe5 	bl	800369c <main>
  bx  lr    
 8004ed2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ed4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004edc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004ee0:	08016aa0 	.word	0x08016aa0
  ldr r2, =_sbss
 8004ee4:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8004ee8:	2000b4ec 	.word	0x2000b4ec

08004eec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004eec:	e7fe      	b.n	8004eec <ADC_IRQHandler>

08004eee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ef2:	2003      	movs	r0, #3
 8004ef4:	f000 fb91 	bl	800561a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ef8:	2000      	movs	r0, #0
 8004efa:	f7ff f951 	bl	80041a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004efe:	f7ff f927 	bl	8004150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f0c:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <HAL_IncTick+0x20>)
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	461a      	mov	r2, r3
 8004f12:	4b06      	ldr	r3, [pc, #24]	@ (8004f2c <HAL_IncTick+0x24>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4413      	add	r3, r2
 8004f18:	4a04      	ldr	r2, [pc, #16]	@ (8004f2c <HAL_IncTick+0x24>)
 8004f1a:	6013      	str	r3, [r2, #0]
}
 8004f1c:	bf00      	nop
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	2000000c 	.word	0x2000000c
 8004f2c:	20003238 	.word	0x20003238

08004f30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return uwTick;
 8004f34:	4b03      	ldr	r3, [pc, #12]	@ (8004f44 <HAL_GetTick+0x14>)
 8004f36:	681b      	ldr	r3, [r3, #0]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	20003238 	.word	0x20003238

08004f48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f50:	f7ff ffee 	bl	8004f30 <HAL_GetTick>
 8004f54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f60:	d005      	beq.n	8004f6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f62:	4b0a      	ldr	r3, [pc, #40]	@ (8004f8c <HAL_Delay+0x44>)
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	461a      	mov	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f6e:	bf00      	nop
 8004f70:	f7ff ffde 	bl	8004f30 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d8f7      	bhi.n	8004f70 <HAL_Delay+0x28>
  {
  }
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	2000000c 	.word	0x2000000c

08004f90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e031      	b.n	800500a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d109      	bne.n	8004fc2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7fc fc62 	bl	8001878 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	f003 0310 	and.w	r3, r3, #16
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d116      	bne.n	8004ffc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fd2:	4b10      	ldr	r3, [pc, #64]	@ (8005014 <HAL_ADC_Init+0x84>)
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	f043 0202 	orr.w	r2, r3, #2
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f974 	bl	80052cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	f023 0303 	bic.w	r3, r3, #3
 8004ff2:	f043 0201 	orr.w	r2, r3, #1
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ffa:	e001      	b.n	8005000 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005008:	7bfb      	ldrb	r3, [r7, #15]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	ffffeefd 	.word	0xffffeefd

08005018 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800502c:	2b01      	cmp	r3, #1
 800502e:	d101      	bne.n	8005034 <HAL_ADC_ConfigChannel+0x1c>
 8005030:	2302      	movs	r3, #2
 8005032:	e13a      	b.n	80052aa <HAL_ADC_ConfigChannel+0x292>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b09      	cmp	r3, #9
 8005042:	d93a      	bls.n	80050ba <HAL_ADC_ConfigChannel+0xa2>
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800504c:	d035      	beq.n	80050ba <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68d9      	ldr	r1, [r3, #12]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	b29b      	uxth	r3, r3
 800505a:	461a      	mov	r2, r3
 800505c:	4613      	mov	r3, r2
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	4413      	add	r3, r2
 8005062:	3b1e      	subs	r3, #30
 8005064:	2207      	movs	r2, #7
 8005066:	fa02 f303 	lsl.w	r3, r2, r3
 800506a:	43da      	mvns	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	400a      	ands	r2, r1
 8005072:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a8f      	ldr	r2, [pc, #572]	@ (80052b8 <HAL_ADC_ConfigChannel+0x2a0>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d10a      	bne.n	8005094 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68d9      	ldr	r1, [r3, #12]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	061a      	lsls	r2, r3, #24
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005092:	e039      	b.n	8005108 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68d9      	ldr	r1, [r3, #12]
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	4618      	mov	r0, r3
 80050a6:	4603      	mov	r3, r0
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	4403      	add	r3, r0
 80050ac:	3b1e      	subs	r3, #30
 80050ae:	409a      	lsls	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050b8:	e026      	b.n	8005108 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6919      	ldr	r1, [r3, #16]
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	461a      	mov	r2, r3
 80050c8:	4613      	mov	r3, r2
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	4413      	add	r3, r2
 80050ce:	f003 031f 	and.w	r3, r3, #31
 80050d2:	2207      	movs	r2, #7
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	43da      	mvns	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	400a      	ands	r2, r1
 80050e0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6919      	ldr	r1, [r3, #16]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	689a      	ldr	r2, [r3, #8]
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	4618      	mov	r0, r3
 80050f4:	4603      	mov	r3, r0
 80050f6:	005b      	lsls	r3, r3, #1
 80050f8:	4403      	add	r3, r0
 80050fa:	f003 031f 	and.w	r3, r3, #31
 80050fe:	409a      	lsls	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	2b06      	cmp	r3, #6
 800510e:	d824      	bhi.n	800515a <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	3b05      	subs	r3, #5
 8005122:	221f      	movs	r2, #31
 8005124:	fa02 f303 	lsl.w	r3, r2, r3
 8005128:	43da      	mvns	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	400a      	ands	r2, r1
 8005130:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	b29b      	uxth	r3, r3
 800513e:	4618      	mov	r0, r3
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	4613      	mov	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	3b05      	subs	r3, #5
 800514c:	fa00 f203 	lsl.w	r2, r0, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	635a      	str	r2, [r3, #52]	@ 0x34
 8005158:	e04c      	b.n	80051f4 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2b0c      	cmp	r3, #12
 8005160:	d824      	bhi.n	80051ac <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	3b23      	subs	r3, #35	@ 0x23
 8005174:	221f      	movs	r2, #31
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43da      	mvns	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	400a      	ands	r2, r1
 8005182:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	b29b      	uxth	r3, r3
 8005190:	4618      	mov	r0, r3
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	4613      	mov	r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4413      	add	r3, r2
 800519c:	3b23      	subs	r3, #35	@ 0x23
 800519e:	fa00 f203 	lsl.w	r2, r0, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80051aa:	e023      	b.n	80051f4 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	4413      	add	r3, r2
 80051bc:	3b41      	subs	r3, #65	@ 0x41
 80051be:	221f      	movs	r2, #31
 80051c0:	fa02 f303 	lsl.w	r3, r2, r3
 80051c4:	43da      	mvns	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	400a      	ands	r2, r1
 80051cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	b29b      	uxth	r3, r3
 80051da:	4618      	mov	r0, r3
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	4613      	mov	r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	4413      	add	r3, r2
 80051e6:	3b41      	subs	r3, #65	@ 0x41
 80051e8:	fa00 f203 	lsl.w	r2, r0, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a30      	ldr	r2, [pc, #192]	@ (80052bc <HAL_ADC_ConfigChannel+0x2a4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d10a      	bne.n	8005214 <HAL_ADC_ConfigChannel+0x1fc>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005206:	d105      	bne.n	8005214 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005208:	4b2d      	ldr	r3, [pc, #180]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	4a2c      	ldr	r2, [pc, #176]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 800520e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005212:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a28      	ldr	r2, [pc, #160]	@ (80052bc <HAL_ADC_ConfigChannel+0x2a4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d10f      	bne.n	800523e <HAL_ADC_ConfigChannel+0x226>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b12      	cmp	r3, #18
 8005224:	d10b      	bne.n	800523e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005226:	4b26      	ldr	r3, [pc, #152]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	4a25      	ldr	r2, [pc, #148]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 800522c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005230:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005232:	4b23      	ldr	r3, [pc, #140]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	4a22      	ldr	r2, [pc, #136]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005238:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800523c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a1e      	ldr	r2, [pc, #120]	@ (80052bc <HAL_ADC_ConfigChannel+0x2a4>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d12b      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x288>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a1a      	ldr	r2, [pc, #104]	@ (80052b8 <HAL_ADC_ConfigChannel+0x2a0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d003      	beq.n	800525a <HAL_ADC_ConfigChannel+0x242>
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b11      	cmp	r3, #17
 8005258:	d122      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800525a:	4b19      	ldr	r3, [pc, #100]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	4a18      	ldr	r2, [pc, #96]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005260:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005264:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005266:	4b16      	ldr	r3, [pc, #88]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	4a15      	ldr	r2, [pc, #84]	@ (80052c0 <HAL_ADC_ConfigChannel+0x2a8>)
 800526c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005270:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a10      	ldr	r2, [pc, #64]	@ (80052b8 <HAL_ADC_ConfigChannel+0x2a0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d111      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800527c:	4b11      	ldr	r3, [pc, #68]	@ (80052c4 <HAL_ADC_ConfigChannel+0x2ac>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a11      	ldr	r2, [pc, #68]	@ (80052c8 <HAL_ADC_ConfigChannel+0x2b0>)
 8005282:	fba2 2303 	umull	r2, r3, r2, r3
 8005286:	0c9a      	lsrs	r2, r3, #18
 8005288:	4613      	mov	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005292:	e002      	b.n	800529a <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3b01      	subs	r3, #1
 8005298:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1f9      	bne.n	8005294 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3714      	adds	r7, #20
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	10000012 	.word	0x10000012
 80052bc:	40012000 	.word	0x40012000
 80052c0:	40012300 	.word	0x40012300
 80052c4:	20000004 	.word	0x20000004
 80052c8:	431bde83 	.word	0x431bde83

080052cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80052d4:	4b78      	ldr	r3, [pc, #480]	@ (80054b8 <ADC_Init+0x1ec>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	4a77      	ldr	r2, [pc, #476]	@ (80054b8 <ADC_Init+0x1ec>)
 80052da:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80052de:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80052e0:	4b75      	ldr	r3, [pc, #468]	@ (80054b8 <ADC_Init+0x1ec>)
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	4973      	ldr	r1, [pc, #460]	@ (80054b8 <ADC_Init+0x1ec>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80052fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6859      	ldr	r1, [r3, #4]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	021a      	lsls	r2, r3, #8
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685a      	ldr	r2, [r3, #4]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005320:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6859      	ldr	r1, [r3, #4]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	430a      	orrs	r2, r1
 8005332:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689a      	ldr	r2, [r3, #8]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005342:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6899      	ldr	r1, [r3, #8]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68da      	ldr	r2, [r3, #12]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535a:	4a58      	ldr	r2, [pc, #352]	@ (80054bc <ADC_Init+0x1f0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d022      	beq.n	80053a6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689a      	ldr	r2, [r3, #8]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800536e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6899      	ldr	r1, [r3, #8]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	430a      	orrs	r2, r1
 8005380:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005390:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6899      	ldr	r1, [r3, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	609a      	str	r2, [r3, #8]
 80053a4:	e00f      	b.n	80053c6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689a      	ldr	r2, [r3, #8]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80053b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689a      	ldr	r2, [r3, #8]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80053c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f022 0202 	bic.w	r2, r2, #2
 80053d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6899      	ldr	r1, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	699b      	ldr	r3, [r3, #24]
 80053e0:	005a      	lsls	r2, r3, #1
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d01b      	beq.n	800542c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005402:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005412:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6859      	ldr	r1, [r3, #4]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541e:	3b01      	subs	r3, #1
 8005420:	035a      	lsls	r2, r3, #13
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	430a      	orrs	r2, r1
 8005428:	605a      	str	r2, [r3, #4]
 800542a:	e007      	b.n	800543c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800543a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800544a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	69db      	ldr	r3, [r3, #28]
 8005456:	3b01      	subs	r3, #1
 8005458:	051a      	lsls	r2, r3, #20
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	689a      	ldr	r2, [r3, #8]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005470:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6899      	ldr	r1, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800547e:	025a      	lsls	r2, r3, #9
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005496:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6899      	ldr	r1, [r3, #8]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	029a      	lsls	r2, r3, #10
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	609a      	str	r2, [r3, #8]
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	40012300 	.word	0x40012300
 80054bc:	0f000001 	.word	0x0f000001

080054c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f003 0307 	and.w	r3, r3, #7
 80054ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005500 <__NVIC_SetPriorityGrouping+0x40>)
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80054dc:	4013      	ands	r3, r2
 80054de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80054e8:	4b06      	ldr	r3, [pc, #24]	@ (8005504 <__NVIC_SetPriorityGrouping+0x44>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054ee:	4a04      	ldr	r2, [pc, #16]	@ (8005500 <__NVIC_SetPriorityGrouping+0x40>)
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	60d3      	str	r3, [r2, #12]
}
 80054f4:	bf00      	nop
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	e000ed00 	.word	0xe000ed00
 8005504:	05fa0000 	.word	0x05fa0000

08005508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005508:	b480      	push	{r7}
 800550a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800550c:	4b04      	ldr	r3, [pc, #16]	@ (8005520 <__NVIC_GetPriorityGrouping+0x18>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	0a1b      	lsrs	r3, r3, #8
 8005512:	f003 0307 	and.w	r3, r3, #7
}
 8005516:	4618      	mov	r0, r3
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	e000ed00 	.word	0xe000ed00

08005524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	4603      	mov	r3, r0
 800552c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800552e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005532:	2b00      	cmp	r3, #0
 8005534:	db0b      	blt.n	800554e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005536:	79fb      	ldrb	r3, [r7, #7]
 8005538:	f003 021f 	and.w	r2, r3, #31
 800553c:	4907      	ldr	r1, [pc, #28]	@ (800555c <__NVIC_EnableIRQ+0x38>)
 800553e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005542:	095b      	lsrs	r3, r3, #5
 8005544:	2001      	movs	r0, #1
 8005546:	fa00 f202 	lsl.w	r2, r0, r2
 800554a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800554e:	bf00      	nop
 8005550:	370c      	adds	r7, #12
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	e000e100 	.word	0xe000e100

08005560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	4603      	mov	r3, r0
 8005568:	6039      	str	r1, [r7, #0]
 800556a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800556c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005570:	2b00      	cmp	r3, #0
 8005572:	db0a      	blt.n	800558a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	b2da      	uxtb	r2, r3
 8005578:	490c      	ldr	r1, [pc, #48]	@ (80055ac <__NVIC_SetPriority+0x4c>)
 800557a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800557e:	0112      	lsls	r2, r2, #4
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	440b      	add	r3, r1
 8005584:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005588:	e00a      	b.n	80055a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	b2da      	uxtb	r2, r3
 800558e:	4908      	ldr	r1, [pc, #32]	@ (80055b0 <__NVIC_SetPriority+0x50>)
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	3b04      	subs	r3, #4
 8005598:	0112      	lsls	r2, r2, #4
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	440b      	add	r3, r1
 800559e:	761a      	strb	r2, [r3, #24]
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	e000e100 	.word	0xe000e100
 80055b0:	e000ed00 	.word	0xe000ed00

080055b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b089      	sub	sp, #36	@ 0x24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f1c3 0307 	rsb	r3, r3, #7
 80055ce:	2b04      	cmp	r3, #4
 80055d0:	bf28      	it	cs
 80055d2:	2304      	movcs	r3, #4
 80055d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	3304      	adds	r3, #4
 80055da:	2b06      	cmp	r3, #6
 80055dc:	d902      	bls.n	80055e4 <NVIC_EncodePriority+0x30>
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	3b03      	subs	r3, #3
 80055e2:	e000      	b.n	80055e6 <NVIC_EncodePriority+0x32>
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055e8:	f04f 32ff 	mov.w	r2, #4294967295
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	fa02 f303 	lsl.w	r3, r2, r3
 80055f2:	43da      	mvns	r2, r3
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	401a      	ands	r2, r3
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	fa01 f303 	lsl.w	r3, r1, r3
 8005606:	43d9      	mvns	r1, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800560c:	4313      	orrs	r3, r2
         );
}
 800560e:	4618      	mov	r0, r3
 8005610:	3724      	adds	r7, #36	@ 0x24
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b082      	sub	sp, #8
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff ff4c 	bl	80054c0 <__NVIC_SetPriorityGrouping>
}
 8005628:	bf00      	nop
 800562a:	3708      	adds	r7, #8
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
 800563c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005642:	f7ff ff61 	bl	8005508 <__NVIC_GetPriorityGrouping>
 8005646:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	68b9      	ldr	r1, [r7, #8]
 800564c:	6978      	ldr	r0, [r7, #20]
 800564e:	f7ff ffb1 	bl	80055b4 <NVIC_EncodePriority>
 8005652:	4602      	mov	r2, r0
 8005654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005658:	4611      	mov	r1, r2
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff ff80 	bl	8005560 <__NVIC_SetPriority>
}
 8005660:	bf00      	nop
 8005662:	3718      	adds	r7, #24
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	4603      	mov	r3, r0
 8005670:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005676:	4618      	mov	r0, r3
 8005678:	f7ff ff54 	bl	8005524 <__NVIC_EnableIRQ>
}
 800567c:	bf00      	nop
 800567e:	3708      	adds	r7, #8
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e054      	b.n	8005740 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	7f5b      	ldrb	r3, [r3, #29]
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	d105      	bne.n	80056ac <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fc f948 	bl	800193c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	791b      	ldrb	r3, [r3, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10c      	bne.n	80056d4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a22      	ldr	r2, [pc, #136]	@ (8005748 <HAL_CRC_Init+0xc4>)
 80056c0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0218 	bic.w	r2, r2, #24
 80056d0:	609a      	str	r2, [r3, #8]
 80056d2:	e00c      	b.n	80056ee <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6899      	ldr	r1, [r3, #8]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	461a      	mov	r2, r3
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f834 	bl	800574c <HAL_CRCEx_Polynomial_Set>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e028      	b.n	8005740 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	795b      	ldrb	r3, [r3, #5]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d105      	bne.n	8005702 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f04f 32ff 	mov.w	r2, #4294967295
 80056fe:	611a      	str	r2, [r3, #16]
 8005700:	e004      	b.n	800570c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	6912      	ldr	r2, [r2, #16]
 800570a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	695a      	ldr	r2, [r3, #20]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	699a      	ldr	r2, [r3, #24]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	04c11db7 	.word	0x04c11db7

0800574c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800575c:	231f      	movs	r3, #31
 800575e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	d102      	bne.n	8005770 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	75fb      	strb	r3, [r7, #23]
 800576e:	e063      	b.n	8005838 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005770:	bf00      	nop
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1e5a      	subs	r2, r3, #1
 8005776:	613a      	str	r2, [r7, #16]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d009      	beq.n	8005790 <HAL_CRCEx_Polynomial_Set+0x44>
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	fa22 f303 	lsr.w	r3, r2, r3
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0f0      	beq.n	8005772 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b18      	cmp	r3, #24
 8005794:	d846      	bhi.n	8005824 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005796:	a201      	add	r2, pc, #4	@ (adr r2, 800579c <HAL_CRCEx_Polynomial_Set+0x50>)
 8005798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579c:	0800582b 	.word	0x0800582b
 80057a0:	08005825 	.word	0x08005825
 80057a4:	08005825 	.word	0x08005825
 80057a8:	08005825 	.word	0x08005825
 80057ac:	08005825 	.word	0x08005825
 80057b0:	08005825 	.word	0x08005825
 80057b4:	08005825 	.word	0x08005825
 80057b8:	08005825 	.word	0x08005825
 80057bc:	08005819 	.word	0x08005819
 80057c0:	08005825 	.word	0x08005825
 80057c4:	08005825 	.word	0x08005825
 80057c8:	08005825 	.word	0x08005825
 80057cc:	08005825 	.word	0x08005825
 80057d0:	08005825 	.word	0x08005825
 80057d4:	08005825 	.word	0x08005825
 80057d8:	08005825 	.word	0x08005825
 80057dc:	0800580d 	.word	0x0800580d
 80057e0:	08005825 	.word	0x08005825
 80057e4:	08005825 	.word	0x08005825
 80057e8:	08005825 	.word	0x08005825
 80057ec:	08005825 	.word	0x08005825
 80057f0:	08005825 	.word	0x08005825
 80057f4:	08005825 	.word	0x08005825
 80057f8:	08005825 	.word	0x08005825
 80057fc:	08005801 	.word	0x08005801
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	2b06      	cmp	r3, #6
 8005804:	d913      	bls.n	800582e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800580a:	e010      	b.n	800582e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	2b07      	cmp	r3, #7
 8005810:	d90f      	bls.n	8005832 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005816:	e00c      	b.n	8005832 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	2b0f      	cmp	r3, #15
 800581c:	d90b      	bls.n	8005836 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005822:	e008      	b.n	8005836 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	75fb      	strb	r3, [r7, #23]
        break;
 8005828:	e006      	b.n	8005838 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800582a:	bf00      	nop
 800582c:	e004      	b.n	8005838 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800582e:	bf00      	nop
 8005830:	e002      	b.n	8005838 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005832:	bf00      	nop
 8005834:	e000      	b.n	8005838 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005836:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005838:	7dfb      	ldrb	r3, [r7, #23]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10d      	bne.n	800585a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f023 0118 	bic.w	r1, r3, #24
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	430a      	orrs	r2, r1
 8005858:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800585a:	7dfb      	ldrb	r3, [r7, #23]
}
 800585c:	4618      	mov	r0, r3
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e069      	b.n	800594e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d102      	bne.n	800588c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fc f8ac 	bl	80019e4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6819      	ldr	r1, [r3, #0]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005958 <HAL_DCMI_Init+0xf0>)
 80058ae:	400b      	ands	r3, r1
 80058b0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	6819      	ldr	r1, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80058c6:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80058d2:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80058de:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e4:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80058ea:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f0:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80058f6:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	430a      	orrs	r2, r1
 80058fe:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b10      	cmp	r3, #16
 8005906:	d112      	bne.n	800592e <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	7f1b      	ldrb	r3, [r3, #28]
 800590c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	7f5b      	ldrb	r3, [r3, #29]
 8005912:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005914:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	7f9b      	ldrb	r3, [r3, #30]
 800591a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 800591c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	7fdb      	ldrb	r3, [r3, #31]
 8005924:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800592a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800592c:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68da      	ldr	r2, [r3, #12]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f042 021e 	orr.w	r2, r2, #30
 800593c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	ffe0f007 	.word	0xffe0f007

0800595c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b086      	sub	sp, #24
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005972:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800597a:	2b01      	cmp	r3, #1
 800597c:	d101      	bne.n	8005982 <HAL_DMA_Start_IT+0x26>
 800597e:	2302      	movs	r3, #2
 8005980:	e048      	b.n	8005a14 <HAL_DMA_Start_IT+0xb8>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b01      	cmp	r3, #1
 8005994:	d137      	bne.n	8005a06 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2202      	movs	r2, #2
 800599a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	68b9      	ldr	r1, [r7, #8]
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 f8d4 	bl	8005b58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059b4:	223f      	movs	r2, #63	@ 0x3f
 80059b6:	409a      	lsls	r2, r3
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f042 0216 	orr.w	r2, r2, #22
 80059ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	695a      	ldr	r2, [r3, #20]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059da:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d007      	beq.n	80059f4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0208 	orr.w	r2, r2, #8
 80059f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0201 	orr.w	r2, r2, #1
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	e005      	b.n	8005a12 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005a0e:	2302      	movs	r3, #2
 8005a10:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005a12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a28:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005a2a:	f7ff fa81 	bl	8004f30 <HAL_GetTick>
 8005a2e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d008      	beq.n	8005a4e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2280      	movs	r2, #128	@ 0x80
 8005a40:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e052      	b.n	8005af4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0216 	bic.w	r2, r2, #22
 8005a5c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	695a      	ldr	r2, [r3, #20]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a6c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d103      	bne.n	8005a7e <HAL_DMA_Abort+0x62>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0208 	bic.w	r2, r2, #8
 8005a8c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f022 0201 	bic.w	r2, r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a9e:	e013      	b.n	8005ac8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005aa0:	f7ff fa46 	bl	8004f30 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b05      	cmp	r3, #5
 8005aac:	d90c      	bls.n	8005ac8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2203      	movs	r2, #3
 8005ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e015      	b.n	8005af4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1e4      	bne.n	8005aa0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ada:	223f      	movs	r2, #63	@ 0x3f
 8005adc:	409a      	lsls	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d004      	beq.n	8005b1a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2280      	movs	r2, #128	@ 0x80
 8005b14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e00c      	b.n	8005b34 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2205      	movs	r2, #5
 8005b1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 0201 	bic.w	r2, r2, #1
 8005b30:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
 8005b64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	2b40      	cmp	r3, #64	@ 0x40
 8005b84:	d108      	bne.n	8005b98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005b96:	e007      	b.n	8005ba8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	60da      	str	r2, [r3, #12]
}
 8005ba8:	bf00      	nop
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e039      	b.n	8005c3a <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d106      	bne.n	8005be0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f7fb fff2 	bl	8001bc4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c04:	f023 0107 	bic.w	r1, r3, #7
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689a      	ldr	r2, [r3, #8]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c44 <HAL_DMA2D_Init+0x90>)
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	68d1      	ldr	r1, [r2, #12]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	430b      	orrs	r3, r1
 8005c28:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	ffffc000 	.word	0xffffc000

08005c48 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d026      	beq.n	8005cb8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d021      	beq.n	8005cb8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c82:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c88:	f043 0201 	orr.w	r2, r3, #1
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2201      	movs	r2, #1
 8005c96:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d026      	beq.n	8005d10 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d021      	beq.n	8005d10 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cda:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ce8:	f043 0202 	orr.w	r2, r3, #2
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2204      	movs	r2, #4
 8005cf4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	695b      	ldr	r3, [r3, #20]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	695b      	ldr	r3, [r3, #20]
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f003 0308 	and.w	r3, r3, #8
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d026      	beq.n	8005d68 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d021      	beq.n	8005d68 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d32:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2208      	movs	r2, #8
 8005d3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d40:	f043 0204 	orr.w	r2, r3, #4
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2204      	movs	r2, #4
 8005d4c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f003 0304 	and.w	r3, r3, #4
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d013      	beq.n	8005d9a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00e      	beq.n	8005d9a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d8a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2204      	movs	r2, #4
 8005d92:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f853 	bl	8005e40 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d024      	beq.n	8005dee <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d01f      	beq.n	8005dee <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005dbc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f003 0310 	and.w	r3, r3, #16
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d01f      	beq.n	8005e38 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d01a      	beq.n	8005e38 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005e10:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2210      	movs	r2, #16
 8005e18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f80e 	bl	8005e54 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005e38:	bf00      	nop
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d101      	bne.n	8005e88 <HAL_DMA2D_ConfigLayer+0x20>
 8005e84:	2302      	movs	r3, #2
 8005e86:	e079      	b.n	8005f7c <HAL_DMA2D_ConfigLayer+0x114>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2202      	movs	r2, #2
 8005e94:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	3318      	adds	r3, #24
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	685a      	ldr	r2, [r3, #4]
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	041b      	lsls	r3, r3, #16
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005eb2:	4b35      	ldr	r3, [pc, #212]	@ (8005f88 <HAL_DMA2D_ConfigLayer+0x120>)
 8005eb4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2b0a      	cmp	r3, #10
 8005ebc:	d003      	beq.n	8005ec6 <HAL_DMA2D_ConfigLayer+0x5e>
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	2b09      	cmp	r3, #9
 8005ec4:	d107      	bne.n	8005ed6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	617b      	str	r3, [r7, #20]
 8005ed4:	e005      	b.n	8005ee2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	061b      	lsls	r3, r3, #24
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d120      	bne.n	8005f2a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	43db      	mvns	r3, r3
 8005ef2:	ea02 0103 	and.w	r1, r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	430a      	orrs	r2, r1
 8005efe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	6812      	ldr	r2, [r2, #0]
 8005f08:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	2b0a      	cmp	r3, #10
 8005f10:	d003      	beq.n	8005f1a <HAL_DMA2D_ConfigLayer+0xb2>
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b09      	cmp	r3, #9
 8005f18:	d127      	bne.n	8005f6a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005f26:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f28:	e01f      	b.n	8005f6a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	43db      	mvns	r3, r3
 8005f34:	ea02 0103 	and.w	r1, r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b0a      	cmp	r3, #10
 8005f52:	d003      	beq.n	8005f5c <HAL_DMA2D_ConfigLayer+0xf4>
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	2b09      	cmp	r3, #9
 8005f5a:	d106      	bne.n	8005f6a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	68da      	ldr	r2, [r3, #12]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005f68:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	371c      	adds	r7, #28
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr
 8005f88:	ff03000f 	.word	0xff03000f

08005f8c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e086      	b.n	80060ac <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d106      	bne.n	8005fb6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2220      	movs	r2, #32
 8005fac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f7fb fe7b 	bl	8001cac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80060b4 <HAL_ETH_Init+0x128>)
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fba:	4a3e      	ldr	r2, [pc, #248]	@ (80060b4 <HAL_ETH_Init+0x128>)
 8005fbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8005fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80060b4 <HAL_ETH_Init+0x128>)
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fca:	60bb      	str	r3, [r7, #8]
 8005fcc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8005fce:	4b3a      	ldr	r3, [pc, #232]	@ (80060b8 <HAL_ETH_Init+0x12c>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	4a39      	ldr	r2, [pc, #228]	@ (80060b8 <HAL_ETH_Init+0x12c>)
 8005fd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005fd8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8005fda:	4b37      	ldr	r3, [pc, #220]	@ (80060b8 <HAL_ETH_Init+0x12c>)
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	4935      	ldr	r1, [pc, #212]	@ (80060b8 <HAL_ETH_Init+0x12c>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8005fe8:	4b33      	ldr	r3, [pc, #204]	@ (80060b8 <HAL_ETH_Init+0x12c>)
 8005fea:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6812      	ldr	r2, [r2, #0]
 8005ffa:	f043 0301 	orr.w	r3, r3, #1
 8005ffe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006002:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006004:	f7fe ff94 	bl	8004f30 <HAL_GetTick>
 8006008:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800600a:	e011      	b.n	8006030 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800600c:	f7fe ff90 	bl	8004f30 <HAL_GetTick>
 8006010:	4602      	mov	r2, r0
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800601a:	d909      	bls.n	8006030 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2204      	movs	r2, #4
 8006020:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	22e0      	movs	r2, #224	@ 0xe0
 8006028:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e03d      	b.n	80060ac <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1e4      	bne.n	800600c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f97a 	bl	800633c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 fa25 	bl	8006498 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 fa7b 	bl	800654a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	461a      	mov	r2, r3
 800605a:	2100      	movs	r1, #0
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 f9e3 	bl	8006428 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8006070:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	4b0f      	ldr	r3, [pc, #60]	@ (80060bc <HAL_ETH_Init+0x130>)
 8006080:	430b      	orrs	r3, r1
 8006082:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8006096:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2210      	movs	r2, #16
 80060a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	40023800 	.word	0x40023800
 80060b8:	40013800 	.word	0x40013800
 80060bc:	00020060 	.word	0x00020060

080060c0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	4b53      	ldr	r3, [pc, #332]	@ (8006224 <ETH_SetMACConfig+0x164>)
 80060d6:	4013      	ands	r3, r2
 80060d8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	7b9b      	ldrb	r3, [r3, #14]
 80060de:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	7c12      	ldrb	r2, [r2, #16]
 80060e4:	2a00      	cmp	r2, #0
 80060e6:	d102      	bne.n	80060ee <ETH_SetMACConfig+0x2e>
 80060e8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80060ec:	e000      	b.n	80060f0 <ETH_SetMACConfig+0x30>
 80060ee:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80060f0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	7c52      	ldrb	r2, [r2, #17]
 80060f6:	2a00      	cmp	r2, #0
 80060f8:	d102      	bne.n	8006100 <ETH_SetMACConfig+0x40>
 80060fa:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80060fe:	e000      	b.n	8006102 <ETH_SetMACConfig+0x42>
 8006100:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006102:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006108:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	7fdb      	ldrb	r3, [r3, #31]
 800610e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006110:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006116:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	7f92      	ldrb	r2, [r2, #30]
 800611c:	2a00      	cmp	r2, #0
 800611e:	d102      	bne.n	8006126 <ETH_SetMACConfig+0x66>
 8006120:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006124:	e000      	b.n	8006128 <ETH_SetMACConfig+0x68>
 8006126:	2200      	movs	r2, #0
                        macconf->Speed |
 8006128:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	7f1b      	ldrb	r3, [r3, #28]
 800612e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006130:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006136:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	791b      	ldrb	r3, [r3, #4]
 800613c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800613e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006146:	2a00      	cmp	r2, #0
 8006148:	d102      	bne.n	8006150 <ETH_SetMACConfig+0x90>
 800614a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800614e:	e000      	b.n	8006152 <ETH_SetMACConfig+0x92>
 8006150:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006152:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	7bdb      	ldrb	r3, [r3, #15]
 8006158:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800615a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006160:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006168:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800616a:	4313      	orrs	r3, r2
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006182:	2001      	movs	r0, #1
 8006184:	f7fe fee0 	bl	8004f48 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800619e:	4013      	ands	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061a6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80061ae:	2a00      	cmp	r2, #0
 80061b0:	d101      	bne.n	80061b6 <ETH_SetMACConfig+0xf6>
 80061b2:	2280      	movs	r2, #128	@ 0x80
 80061b4:	e000      	b.n	80061b8 <ETH_SetMACConfig+0xf8>
 80061b6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80061b8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80061be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80061c6:	2a01      	cmp	r2, #1
 80061c8:	d101      	bne.n	80061ce <ETH_SetMACConfig+0x10e>
 80061ca:	2208      	movs	r2, #8
 80061cc:	e000      	b.n	80061d0 <ETH_SetMACConfig+0x110>
 80061ce:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80061d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80061d8:	2a01      	cmp	r2, #1
 80061da:	d101      	bne.n	80061e0 <ETH_SetMACConfig+0x120>
 80061dc:	2204      	movs	r2, #4
 80061de:	e000      	b.n	80061e2 <ETH_SetMACConfig+0x122>
 80061e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80061e2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80061ea:	2a01      	cmp	r2, #1
 80061ec:	d101      	bne.n	80061f2 <ETH_SetMACConfig+0x132>
 80061ee:	2202      	movs	r2, #2
 80061f0:	e000      	b.n	80061f4 <ETH_SetMACConfig+0x134>
 80061f2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80061f4:	4313      	orrs	r3, r2
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800620c:	2001      	movs	r0, #1
 800620e:	f7fe fe9b 	bl	8004f48 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	619a      	str	r2, [r3, #24]
}
 800621a:	bf00      	nop
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	fd20810f 	.word	0xfd20810f

08006228 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4b3d      	ldr	r3, [pc, #244]	@ (8006338 <ETH_SetDMAConfig+0x110>)
 8006242:	4013      	ands	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	7b1b      	ldrb	r3, [r3, #12]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d102      	bne.n	8006254 <ETH_SetDMAConfig+0x2c>
 800624e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006252:	e000      	b.n	8006256 <ETH_SetDMAConfig+0x2e>
 8006254:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	7b5b      	ldrb	r3, [r3, #13]
 800625a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800625c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800625e:	683a      	ldr	r2, [r7, #0]
 8006260:	7f52      	ldrb	r2, [r2, #29]
 8006262:	2a00      	cmp	r2, #0
 8006264:	d102      	bne.n	800626c <ETH_SetDMAConfig+0x44>
 8006266:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800626a:	e000      	b.n	800626e <ETH_SetDMAConfig+0x46>
 800626c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800626e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	7b9b      	ldrb	r3, [r3, #14]
 8006274:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006276:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800627c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	7f1b      	ldrb	r3, [r3, #28]
 8006282:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006284:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	7f9b      	ldrb	r3, [r3, #30]
 800628a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800628c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006292:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800629a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800629c:	4313      	orrs	r3, r2
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062ac:	461a      	mov	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062be:	2001      	movs	r0, #1
 80062c0:	f7fe fe42 	bl	8004f48 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062cc:	461a      	mov	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	791b      	ldrb	r3, [r3, #4]
 80062d6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80062dc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80062e2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80062e8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80062f0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80062f2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80062fa:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006300:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6812      	ldr	r2, [r2, #0]
 8006306:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800630a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800630e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800631c:	2001      	movs	r0, #1
 800631e:	f7fe fe13 	bl	8004f48 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800632a:	461a      	mov	r2, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6013      	str	r3, [r2, #0]
}
 8006330:	bf00      	nop
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	f8de3f23 	.word	0xf8de3f23

0800633c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b0a6      	sub	sp, #152	@ 0x98
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8006344:	2301      	movs	r3, #1
 8006346:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800634a:	2301      	movs	r3, #1
 800634c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8006350:	2300      	movs	r3, #0
 8006352:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006354:	2300      	movs	r3, #0
 8006356:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800635a:	2301      	movs	r3, #1
 800635c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8006360:	2300      	movs	r3, #0
 8006362:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8006366:	2301      	movs	r3, #1
 8006368:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800636c:	2301      	movs	r3, #1
 800636e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8006372:	2300      	movs	r3, #0
 8006374:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8006378:	2300      	movs	r3, #0
 800637a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800637e:	2300      	movs	r3, #0
 8006380:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8006382:	2300      	movs	r3, #0
 8006384:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8006388:	2300      	movs	r3, #0
 800638a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800638c:	2300      	movs	r3, #0
 800638e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006392:	2300      	movs	r3, #0
 8006394:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006398:	2300      	movs	r3, #0
 800639a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800639e:	2300      	movs	r3, #0
 80063a0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80063a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80063a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80063aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80063ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80063b0:	2300      	movs	r3, #0
 80063b2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80063b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80063ba:	4619      	mov	r1, r3
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f7ff fe7f 	bl	80060c0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80063c2:	2301      	movs	r3, #1
 80063c4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80063c6:	2301      	movs	r3, #1
 80063c8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80063ca:	2301      	movs	r3, #1
 80063cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80063d0:	2301      	movs	r3, #1
 80063d2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80063d4:	2300      	movs	r3, #0
 80063d6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80063d8:	2300      	movs	r3, #0
 80063da:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80063de:	2300      	movs	r3, #0
 80063e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80063e4:	2300      	movs	r3, #0
 80063e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80063e8:	2301      	movs	r3, #1
 80063ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80063ee:	2301      	movs	r3, #1
 80063f0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80063f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80063f6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80063f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80063fc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80063fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006402:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8006404:	2301      	movs	r3, #1
 8006406:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800640a:	2300      	movs	r3, #0
 800640c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800640e:	2300      	movs	r3, #0
 8006410:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006412:	f107 0308 	add.w	r3, r7, #8
 8006416:	4619      	mov	r1, r3
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7ff ff05 	bl	8006228 <ETH_SetDMAConfig>
}
 800641e:	bf00      	nop
 8006420:	3798      	adds	r7, #152	@ 0x98
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
	...

08006428 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8006428:	b480      	push	{r7}
 800642a:	b087      	sub	sp, #28
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3305      	adds	r3, #5
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	3204      	adds	r2, #4
 8006440:	7812      	ldrb	r2, [r2, #0]
 8006442:	4313      	orrs	r3, r2
 8006444:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	4b11      	ldr	r3, [pc, #68]	@ (8006490 <ETH_MACAddressConfig+0x68>)
 800644a:	4413      	add	r3, r2
 800644c:	461a      	mov	r2, r3
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	3303      	adds	r3, #3
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	061a      	lsls	r2, r3, #24
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3302      	adds	r3, #2
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	041b      	lsls	r3, r3, #16
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	3301      	adds	r3, #1
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	021b      	lsls	r3, r3, #8
 800646c:	4313      	orrs	r3, r2
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	7812      	ldrb	r2, [r2, #0]
 8006472:	4313      	orrs	r3, r2
 8006474:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	4b06      	ldr	r3, [pc, #24]	@ (8006494 <ETH_MACAddressConfig+0x6c>)
 800647a:	4413      	add	r3, r2
 800647c:	461a      	mov	r2, r3
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	6013      	str	r3, [r2, #0]
}
 8006482:	bf00      	nop
 8006484:	371c      	adds	r7, #28
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	40028040 	.word	0x40028040
 8006494:	40028044 	.word	0x40028044

08006498 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80064a0:	2300      	movs	r3, #0
 80064a2:	60fb      	str	r3, [r7, #12]
 80064a4:	e03e      	b.n	8006524 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	68d9      	ldr	r1, [r3, #12]
 80064aa:	68fa      	ldr	r2, [r7, #12]
 80064ac:	4613      	mov	r3, r2
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	4413      	add	r3, r2
 80064b2:	00db      	lsls	r3, r3, #3
 80064b4:	440b      	add	r3, r1
 80064b6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	2200      	movs	r2, #0
 80064c2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2200      	movs	r2, #0
 80064c8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	2200      	movs	r2, #0
 80064ce:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80064d0:	68b9      	ldr	r1, [r7, #8]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	3206      	adds	r2, #6
 80064d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d80c      	bhi.n	8006508 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68d9      	ldr	r1, [r3, #12]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	1c5a      	adds	r2, r3, #1
 80064f6:	4613      	mov	r3, r2
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	4413      	add	r3, r2
 80064fc:	00db      	lsls	r3, r3, #3
 80064fe:	440b      	add	r3, r1
 8006500:	461a      	mov	r2, r3
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	60da      	str	r2, [r3, #12]
 8006506:	e004      	b.n	8006512 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	461a      	mov	r2, r3
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	3301      	adds	r3, #1
 8006522:	60fb      	str	r3, [r7, #12]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2b03      	cmp	r3, #3
 8006528:	d9bd      	bls.n	80064a6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68da      	ldr	r2, [r3, #12]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800653c:	611a      	str	r2, [r3, #16]
}
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr

0800654a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800654a:	b480      	push	{r7}
 800654c:	b085      	sub	sp, #20
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006552:	2300      	movs	r3, #0
 8006554:	60fb      	str	r3, [r7, #12]
 8006556:	e048      	b.n	80065ea <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6919      	ldr	r1, [r3, #16]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	4613      	mov	r3, r2
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	4413      	add	r3, r2
 8006564:	00db      	lsls	r3, r3, #3
 8006566:	440b      	add	r3, r1
 8006568:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	2200      	movs	r2, #0
 8006574:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2200      	movs	r2, #0
 800657a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	2200      	movs	r2, #0
 8006580:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2200      	movs	r2, #0
 8006586:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	2200      	movs	r2, #0
 800658c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006594:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	695b      	ldr	r3, [r3, #20]
 800659a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80065ae:	68b9      	ldr	r1, [r7, #8]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	3212      	adds	r2, #18
 80065b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d80c      	bhi.n	80065da <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6919      	ldr	r1, [r3, #16]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	4613      	mov	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	440b      	add	r3, r1
 80065d2:	461a      	mov	r2, r3
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	60da      	str	r2, [r3, #12]
 80065d8:	e004      	b.n	80065e4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	461a      	mov	r2, r3
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	3301      	adds	r3, #1
 80065e8:	60fb      	str	r3, [r7, #12]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2b03      	cmp	r3, #3
 80065ee:	d9b3      	bls.n	8006558 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	691a      	ldr	r2, [r3, #16]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800661a:	60da      	str	r2, [r3, #12]
}
 800661c:	bf00      	nop
 800661e:	3714      	adds	r7, #20
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006628:	b480      	push	{r7}
 800662a:	b089      	sub	sp, #36	@ 0x24
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006632:	2300      	movs	r3, #0
 8006634:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006636:	2300      	movs	r3, #0
 8006638:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800663a:	2300      	movs	r3, #0
 800663c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800663e:	2300      	movs	r3, #0
 8006640:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006642:	2300      	movs	r3, #0
 8006644:	61fb      	str	r3, [r7, #28]
 8006646:	e175      	b.n	8006934 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006648:	2201      	movs	r2, #1
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	fa02 f303 	lsl.w	r3, r2, r3
 8006650:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	4013      	ands	r3, r2
 800665a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	429a      	cmp	r2, r3
 8006662:	f040 8164 	bne.w	800692e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	2b01      	cmp	r3, #1
 8006670:	d005      	beq.n	800667e <HAL_GPIO_Init+0x56>
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f003 0303 	and.w	r3, r3, #3
 800667a:	2b02      	cmp	r3, #2
 800667c:	d130      	bne.n	80066e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	005b      	lsls	r3, r3, #1
 8006688:	2203      	movs	r2, #3
 800668a:	fa02 f303 	lsl.w	r3, r2, r3
 800668e:	43db      	mvns	r3, r3
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	4013      	ands	r3, r2
 8006694:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	68da      	ldr	r2, [r3, #12]
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	005b      	lsls	r3, r3, #1
 800669e:	fa02 f303 	lsl.w	r3, r2, r3
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	69ba      	ldr	r2, [r7, #24]
 80066ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80066b4:	2201      	movs	r2, #1
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	fa02 f303 	lsl.w	r3, r2, r3
 80066bc:	43db      	mvns	r3, r3
 80066be:	69ba      	ldr	r2, [r7, #24]
 80066c0:	4013      	ands	r3, r2
 80066c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	091b      	lsrs	r3, r3, #4
 80066ca:	f003 0201 	and.w	r2, r3, #1
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	fa02 f303 	lsl.w	r3, r2, r3
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	2b03      	cmp	r3, #3
 80066ea:	d017      	beq.n	800671c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	005b      	lsls	r3, r3, #1
 80066f6:	2203      	movs	r2, #3
 80066f8:	fa02 f303 	lsl.w	r3, r2, r3
 80066fc:	43db      	mvns	r3, r3
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	4013      	ands	r3, r2
 8006702:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	005b      	lsls	r3, r3, #1
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	69ba      	ldr	r2, [r7, #24]
 8006712:	4313      	orrs	r3, r2
 8006714:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f003 0303 	and.w	r3, r3, #3
 8006724:	2b02      	cmp	r3, #2
 8006726:	d123      	bne.n	8006770 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	08da      	lsrs	r2, r3, #3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	3208      	adds	r2, #8
 8006730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	f003 0307 	and.w	r3, r3, #7
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	220f      	movs	r2, #15
 8006740:	fa02 f303 	lsl.w	r3, r2, r3
 8006744:	43db      	mvns	r3, r3
 8006746:	69ba      	ldr	r2, [r7, #24]
 8006748:	4013      	ands	r3, r2
 800674a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	691a      	ldr	r2, [r3, #16]
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	f003 0307 	and.w	r3, r3, #7
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	fa02 f303 	lsl.w	r3, r2, r3
 800675c:	69ba      	ldr	r2, [r7, #24]
 800675e:	4313      	orrs	r3, r2
 8006760:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	08da      	lsrs	r2, r3, #3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	3208      	adds	r2, #8
 800676a:	69b9      	ldr	r1, [r7, #24]
 800676c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	005b      	lsls	r3, r3, #1
 800677a:	2203      	movs	r2, #3
 800677c:	fa02 f303 	lsl.w	r3, r2, r3
 8006780:	43db      	mvns	r3, r3
 8006782:	69ba      	ldr	r2, [r7, #24]
 8006784:	4013      	ands	r3, r2
 8006786:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f003 0203 	and.w	r2, r3, #3
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	005b      	lsls	r3, r3, #1
 8006794:	fa02 f303 	lsl.w	r3, r2, r3
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	4313      	orrs	r3, r2
 800679c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f000 80be 	beq.w	800692e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067b2:	4b66      	ldr	r3, [pc, #408]	@ (800694c <HAL_GPIO_Init+0x324>)
 80067b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067b6:	4a65      	ldr	r2, [pc, #404]	@ (800694c <HAL_GPIO_Init+0x324>)
 80067b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80067bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80067be:	4b63      	ldr	r3, [pc, #396]	@ (800694c <HAL_GPIO_Init+0x324>)
 80067c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067c6:	60fb      	str	r3, [r7, #12]
 80067c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80067ca:	4a61      	ldr	r2, [pc, #388]	@ (8006950 <HAL_GPIO_Init+0x328>)
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	089b      	lsrs	r3, r3, #2
 80067d0:	3302      	adds	r3, #2
 80067d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	f003 0303 	and.w	r3, r3, #3
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	220f      	movs	r2, #15
 80067e2:	fa02 f303 	lsl.w	r3, r2, r3
 80067e6:	43db      	mvns	r3, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	4013      	ands	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a58      	ldr	r2, [pc, #352]	@ (8006954 <HAL_GPIO_Init+0x32c>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d037      	beq.n	8006866 <HAL_GPIO_Init+0x23e>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a57      	ldr	r2, [pc, #348]	@ (8006958 <HAL_GPIO_Init+0x330>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d031      	beq.n	8006862 <HAL_GPIO_Init+0x23a>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a56      	ldr	r2, [pc, #344]	@ (800695c <HAL_GPIO_Init+0x334>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d02b      	beq.n	800685e <HAL_GPIO_Init+0x236>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a55      	ldr	r2, [pc, #340]	@ (8006960 <HAL_GPIO_Init+0x338>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d025      	beq.n	800685a <HAL_GPIO_Init+0x232>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a54      	ldr	r2, [pc, #336]	@ (8006964 <HAL_GPIO_Init+0x33c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01f      	beq.n	8006856 <HAL_GPIO_Init+0x22e>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a53      	ldr	r2, [pc, #332]	@ (8006968 <HAL_GPIO_Init+0x340>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d019      	beq.n	8006852 <HAL_GPIO_Init+0x22a>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a52      	ldr	r2, [pc, #328]	@ (800696c <HAL_GPIO_Init+0x344>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d013      	beq.n	800684e <HAL_GPIO_Init+0x226>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a51      	ldr	r2, [pc, #324]	@ (8006970 <HAL_GPIO_Init+0x348>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d00d      	beq.n	800684a <HAL_GPIO_Init+0x222>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a50      	ldr	r2, [pc, #320]	@ (8006974 <HAL_GPIO_Init+0x34c>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d007      	beq.n	8006846 <HAL_GPIO_Init+0x21e>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a4f      	ldr	r2, [pc, #316]	@ (8006978 <HAL_GPIO_Init+0x350>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d101      	bne.n	8006842 <HAL_GPIO_Init+0x21a>
 800683e:	2309      	movs	r3, #9
 8006840:	e012      	b.n	8006868 <HAL_GPIO_Init+0x240>
 8006842:	230a      	movs	r3, #10
 8006844:	e010      	b.n	8006868 <HAL_GPIO_Init+0x240>
 8006846:	2308      	movs	r3, #8
 8006848:	e00e      	b.n	8006868 <HAL_GPIO_Init+0x240>
 800684a:	2307      	movs	r3, #7
 800684c:	e00c      	b.n	8006868 <HAL_GPIO_Init+0x240>
 800684e:	2306      	movs	r3, #6
 8006850:	e00a      	b.n	8006868 <HAL_GPIO_Init+0x240>
 8006852:	2305      	movs	r3, #5
 8006854:	e008      	b.n	8006868 <HAL_GPIO_Init+0x240>
 8006856:	2304      	movs	r3, #4
 8006858:	e006      	b.n	8006868 <HAL_GPIO_Init+0x240>
 800685a:	2303      	movs	r3, #3
 800685c:	e004      	b.n	8006868 <HAL_GPIO_Init+0x240>
 800685e:	2302      	movs	r3, #2
 8006860:	e002      	b.n	8006868 <HAL_GPIO_Init+0x240>
 8006862:	2301      	movs	r3, #1
 8006864:	e000      	b.n	8006868 <HAL_GPIO_Init+0x240>
 8006866:	2300      	movs	r3, #0
 8006868:	69fa      	ldr	r2, [r7, #28]
 800686a:	f002 0203 	and.w	r2, r2, #3
 800686e:	0092      	lsls	r2, r2, #2
 8006870:	4093      	lsls	r3, r2
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4313      	orrs	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006878:	4935      	ldr	r1, [pc, #212]	@ (8006950 <HAL_GPIO_Init+0x328>)
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	089b      	lsrs	r3, r3, #2
 800687e:	3302      	adds	r3, #2
 8006880:	69ba      	ldr	r2, [r7, #24]
 8006882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006886:	4b3d      	ldr	r3, [pc, #244]	@ (800697c <HAL_GPIO_Init+0x354>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	43db      	mvns	r3, r3
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	4013      	ands	r3, r2
 8006894:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d003      	beq.n	80068aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80068aa:	4a34      	ldr	r2, [pc, #208]	@ (800697c <HAL_GPIO_Init+0x354>)
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80068b0:	4b32      	ldr	r3, [pc, #200]	@ (800697c <HAL_GPIO_Init+0x354>)
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	43db      	mvns	r3, r3
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	4013      	ands	r3, r2
 80068be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d003      	beq.n	80068d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80068cc:	69ba      	ldr	r2, [r7, #24]
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80068d4:	4a29      	ldr	r2, [pc, #164]	@ (800697c <HAL_GPIO_Init+0x354>)
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80068da:	4b28      	ldr	r3, [pc, #160]	@ (800697c <HAL_GPIO_Init+0x354>)
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	43db      	mvns	r3, r3
 80068e4:	69ba      	ldr	r2, [r7, #24]
 80068e6:	4013      	ands	r3, r2
 80068e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80068fe:	4a1f      	ldr	r2, [pc, #124]	@ (800697c <HAL_GPIO_Init+0x354>)
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006904:	4b1d      	ldr	r3, [pc, #116]	@ (800697c <HAL_GPIO_Init+0x354>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	43db      	mvns	r3, r3
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	4013      	ands	r3, r2
 8006912:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006928:	4a14      	ldr	r2, [pc, #80]	@ (800697c <HAL_GPIO_Init+0x354>)
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	3301      	adds	r3, #1
 8006932:	61fb      	str	r3, [r7, #28]
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	2b0f      	cmp	r3, #15
 8006938:	f67f ae86 	bls.w	8006648 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	3724      	adds	r7, #36	@ 0x24
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	40023800 	.word	0x40023800
 8006950:	40013800 	.word	0x40013800
 8006954:	40020000 	.word	0x40020000
 8006958:	40020400 	.word	0x40020400
 800695c:	40020800 	.word	0x40020800
 8006960:	40020c00 	.word	0x40020c00
 8006964:	40021000 	.word	0x40021000
 8006968:	40021400 	.word	0x40021400
 800696c:	40021800 	.word	0x40021800
 8006970:	40021c00 	.word	0x40021c00
 8006974:	40022000 	.word	0x40022000
 8006978:	40022400 	.word	0x40022400
 800697c:	40013c00 	.word	0x40013c00

08006980 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	460b      	mov	r3, r1
 800698a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	887b      	ldrh	r3, [r7, #2]
 8006992:	4013      	ands	r3, r2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d002      	beq.n	800699e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006998:	2301      	movs	r3, #1
 800699a:	73fb      	strb	r3, [r7, #15]
 800699c:	e001      	b.n	80069a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800699e:	2300      	movs	r3, #0
 80069a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	460b      	mov	r3, r1
 80069ba:	807b      	strh	r3, [r7, #2]
 80069bc:	4613      	mov	r3, r2
 80069be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80069c0:	787b      	ldrb	r3, [r7, #1]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069c6:	887a      	ldrh	r2, [r7, #2]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80069cc:	e003      	b.n	80069d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80069ce:	887b      	ldrh	r3, [r7, #2]
 80069d0:	041a      	lsls	r2, r3, #16
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	619a      	str	r2, [r3, #24]
}
 80069d6:	bf00      	nop
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
	...

080069e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d101      	bne.n	80069f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e08b      	b.n	8006b0e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d106      	bne.n	8006a10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7fc fc42 	bl	8003294 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2224      	movs	r2, #36	@ 0x24
 8006a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 0201 	bic.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006a34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689a      	ldr	r2, [r3, #8]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d107      	bne.n	8006a5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	689a      	ldr	r2, [r3, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a5a:	609a      	str	r2, [r3, #8]
 8006a5c:	e006      	b.n	8006a6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006a6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d108      	bne.n	8006a86 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a82:	605a      	str	r2, [r3, #4]
 8006a84:	e007      	b.n	8006a96 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6859      	ldr	r1, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b18 <HAL_I2C_Init+0x134>)
 8006aa2:	430b      	orrs	r3, r1
 8006aa4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68da      	ldr	r2, [r3, #12]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ab4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	691a      	ldr	r2, [r3, #16]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	430a      	orrs	r2, r1
 8006ace:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	69d9      	ldr	r1, [r3, #28]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a1a      	ldr	r2, [r3, #32]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f042 0201 	orr.w	r2, r2, #1
 8006aee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3708      	adds	r7, #8
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	02008000 	.word	0x02008000

08006b1c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b20      	cmp	r3, #32
 8006b30:	d138      	bne.n	8006ba4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d101      	bne.n	8006b40 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	e032      	b.n	8006ba6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2224      	movs	r2, #36	@ 0x24
 8006b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f022 0201 	bic.w	r2, r2, #1
 8006b5e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b6e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6819      	ldr	r1, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	430a      	orrs	r2, r1
 8006b7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f042 0201 	orr.w	r2, r2, #1
 8006b8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	e000      	b.n	8006ba6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ba4:	2302      	movs	r3, #2
  }
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	370c      	adds	r7, #12
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr

08006bb2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006bb2:	b480      	push	{r7}
 8006bb4:	b085      	sub	sp, #20
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
 8006bba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b20      	cmp	r3, #32
 8006bc6:	d139      	bne.n	8006c3c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d101      	bne.n	8006bd6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006bd2:	2302      	movs	r3, #2
 8006bd4:	e033      	b.n	8006c3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2224      	movs	r2, #36	@ 0x24
 8006be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f022 0201 	bic.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c04:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	021b      	lsls	r3, r3, #8
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f042 0201 	orr.w	r2, r2, #1
 8006c26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	e000      	b.n	8006c3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c3c:	2302      	movs	r3, #2
  }
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b084      	sub	sp, #16
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d101      	bne.n	8006c5c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e08f      	b.n	8006d7c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d106      	bne.n	8006c76 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7fc fc39 	bl	80034e8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2202      	movs	r2, #2
 8006c7a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	699a      	ldr	r2, [r3, #24]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006c8c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	6999      	ldr	r1, [r3, #24]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685a      	ldr	r2, [r3, #4]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ca2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	430a      	orrs	r2, r1
 8006cb0:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	041b      	lsls	r3, r3, #16
 8006cb8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6999      	ldr	r1, [r3, #24]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	430a      	orrs	r2, r1
 8006cc6:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	69db      	ldr	r3, [r3, #28]
 8006ccc:	041b      	lsls	r3, r3, #16
 8006cce:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a19      	ldr	r1, [r3, #32]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce2:	041b      	lsls	r3, r3, #16
 8006ce4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf8:	041b      	lsls	r3, r3, #16
 8006cfa:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d10:	021b      	lsls	r3, r3, #8
 8006d12:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006d1a:	041b      	lsls	r3, r3, #16
 8006d1c:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006d40:	431a      	orrs	r2, r3
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f042 0206 	orr.w	r2, r2, #6
 8006d58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	699a      	ldr	r2, [r3, #24]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f042 0201 	orr.w	r2, r2, #1
 8006d68:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d92:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d9a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f003 0304 	and.w	r3, r3, #4
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d023      	beq.n	8006dee <HAL_LTDC_IRQHandler+0x6a>
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	f003 0304 	and.w	r3, r3, #4
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d01e      	beq.n	8006dee <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f022 0204 	bic.w	r2, r2, #4
 8006dbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2204      	movs	r2, #4
 8006dc6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006dce:	f043 0201 	orr.w	r2, r3, #1
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2204      	movs	r2, #4
 8006ddc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f86f 	bl	8006ecc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d023      	beq.n	8006e40 <HAL_LTDC_IRQHandler+0xbc>
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d01e      	beq.n	8006e40 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0202 	bic.w	r2, r2, #2
 8006e10:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	2202      	movs	r2, #2
 8006e18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006e20:	f043 0202 	orr.w	r2, r3, #2
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2204      	movs	r2, #4
 8006e2e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f846 	bl	8006ecc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d01b      	beq.n	8006e82 <HAL_LTDC_IRQHandler+0xfe>
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d016      	beq.n	8006e82 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f022 0201 	bic.w	r2, r2, #1
 8006e62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f82f 	bl	8006ee0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f003 0308 	and.w	r3, r3, #8
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d01b      	beq.n	8006ec4 <HAL_LTDC_IRQHandler+0x140>
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	f003 0308 	and.w	r3, r3, #8
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d016      	beq.n	8006ec4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 0208 	bic.w	r2, r2, #8
 8006ea4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2208      	movs	r2, #8
 8006eac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f818 	bl	8006ef4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006ec4:	bf00      	nop
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006efc:	bf00      	nop
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006f08:	b5b0      	push	{r4, r5, r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d101      	bne.n	8006f22 <HAL_LTDC_ConfigLayer+0x1a>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	e02c      	b.n	8006f7c <HAL_LTDC_ConfigLayer+0x74>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2134      	movs	r1, #52	@ 0x34
 8006f38:	fb01 f303 	mul.w	r3, r1, r3
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	4614      	mov	r4, r2
 8006f46:	461d      	mov	r5, r3
 8006f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f54:	682b      	ldr	r3, [r5, #0]
 8006f56:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	68b9      	ldr	r1, [r7, #8]
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f000 f811 	bl	8006f84 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2201      	movs	r2, #1
 8006f68:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bdb0      	pop	{r4, r5, r7, pc}

08006f84 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b089      	sub	sp, #36	@ 0x24
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	0c1b      	lsrs	r3, r3, #16
 8006f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fa0:	4413      	add	r3, r2
 8006fa2:	041b      	lsls	r3, r3, #16
 8006fa4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	01db      	lsls	r3, r3, #7
 8006fb0:	4413      	add	r3, r2
 8006fb2:	3384      	adds	r3, #132	@ 0x84
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	6812      	ldr	r2, [r2, #0]
 8006fba:	4611      	mov	r1, r2
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	01d2      	lsls	r2, r2, #7
 8006fc0:	440a      	add	r2, r1
 8006fc2:	3284      	adds	r2, #132	@ 0x84
 8006fc4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006fc8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	0c1b      	lsrs	r3, r3, #16
 8006fd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006fda:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006fdc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	01db      	lsls	r3, r3, #7
 8006fe8:	440b      	add	r3, r1
 8006fea:	3384      	adds	r3, #132	@ 0x84
 8006fec:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006ff2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007002:	4413      	add	r3, r2
 8007004:	041b      	lsls	r3, r3, #16
 8007006:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	461a      	mov	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	01db      	lsls	r3, r3, #7
 8007012:	4413      	add	r3, r2
 8007014:	3384      	adds	r3, #132	@ 0x84
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	6812      	ldr	r2, [r2, #0]
 800701c:	4611      	mov	r1, r2
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	01d2      	lsls	r2, r2, #7
 8007022:	440a      	add	r2, r1
 8007024:	3284      	adds	r2, #132	@ 0x84
 8007026:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800702a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800703a:	4413      	add	r3, r2
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4619      	mov	r1, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	01db      	lsls	r3, r3, #7
 8007048:	440b      	add	r3, r1
 800704a:	3384      	adds	r3, #132	@ 0x84
 800704c:	4619      	mov	r1, r3
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	4313      	orrs	r3, r2
 8007052:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	461a      	mov	r2, r3
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	01db      	lsls	r3, r3, #7
 800705e:	4413      	add	r3, r2
 8007060:	3384      	adds	r3, #132	@ 0x84
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	6812      	ldr	r2, [r2, #0]
 8007068:	4611      	mov	r1, r2
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	01d2      	lsls	r2, r2, #7
 800706e:	440a      	add	r2, r1
 8007070:	3284      	adds	r2, #132	@ 0x84
 8007072:	f023 0307 	bic.w	r3, r3, #7
 8007076:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	461a      	mov	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	01db      	lsls	r3, r3, #7
 8007082:	4413      	add	r3, r2
 8007084:	3384      	adds	r3, #132	@ 0x84
 8007086:	461a      	mov	r2, r3
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	691b      	ldr	r3, [r3, #16]
 800708c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007094:	021b      	lsls	r3, r3, #8
 8007096:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800709e:	041b      	lsls	r3, r3, #16
 80070a0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	061b      	lsls	r3, r3, #24
 80070a8:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80070b0:	461a      	mov	r2, r3
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	431a      	orrs	r2, r3
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	431a      	orrs	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4619      	mov	r1, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	01db      	lsls	r3, r3, #7
 80070c4:	440b      	add	r3, r1
 80070c6:	3384      	adds	r3, #132	@ 0x84
 80070c8:	4619      	mov	r1, r3
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	461a      	mov	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	01db      	lsls	r3, r3, #7
 80070da:	4413      	add	r3, r2
 80070dc:	3384      	adds	r3, #132	@ 0x84
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	6812      	ldr	r2, [r2, #0]
 80070e4:	4611      	mov	r1, r2
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	01d2      	lsls	r2, r2, #7
 80070ea:	440a      	add	r2, r1
 80070ec:	3284      	adds	r2, #132	@ 0x84
 80070ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80070f2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	461a      	mov	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	01db      	lsls	r3, r3, #7
 80070fe:	4413      	add	r3, r2
 8007100:	3384      	adds	r3, #132	@ 0x84
 8007102:	461a      	mov	r2, r3
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	695b      	ldr	r3, [r3, #20]
 8007108:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	461a      	mov	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	01db      	lsls	r3, r3, #7
 8007114:	4413      	add	r3, r2
 8007116:	3384      	adds	r3, #132	@ 0x84
 8007118:	69da      	ldr	r2, [r3, #28]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4619      	mov	r1, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	01db      	lsls	r3, r3, #7
 8007124:	440b      	add	r3, r1
 8007126:	3384      	adds	r3, #132	@ 0x84
 8007128:	4619      	mov	r1, r3
 800712a:	4b4f      	ldr	r3, [pc, #316]	@ (8007268 <LTDC_SetConfig+0x2e4>)
 800712c:	4013      	ands	r3, r2
 800712e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	69da      	ldr	r2, [r3, #28]
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	6a1b      	ldr	r3, [r3, #32]
 8007138:	68f9      	ldr	r1, [r7, #12]
 800713a:	6809      	ldr	r1, [r1, #0]
 800713c:	4608      	mov	r0, r1
 800713e:	6879      	ldr	r1, [r7, #4]
 8007140:	01c9      	lsls	r1, r1, #7
 8007142:	4401      	add	r1, r0
 8007144:	3184      	adds	r1, #132	@ 0x84
 8007146:	4313      	orrs	r3, r2
 8007148:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	01db      	lsls	r3, r3, #7
 8007154:	4413      	add	r3, r2
 8007156:	3384      	adds	r3, #132	@ 0x84
 8007158:	461a      	mov	r2, r3
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800715e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d102      	bne.n	800716e <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8007168:	2304      	movs	r3, #4
 800716a:	61fb      	str	r3, [r7, #28]
 800716c:	e01b      	b.n	80071a6 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d102      	bne.n	800717c <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8007176:	2303      	movs	r3, #3
 8007178:	61fb      	str	r3, [r7, #28]
 800717a:	e014      	b.n	80071a6 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	691b      	ldr	r3, [r3, #16]
 8007180:	2b04      	cmp	r3, #4
 8007182:	d00b      	beq.n	800719c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007188:	2b02      	cmp	r3, #2
 800718a:	d007      	beq.n	800719c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007190:	2b03      	cmp	r3, #3
 8007192:	d003      	beq.n	800719c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007198:	2b07      	cmp	r3, #7
 800719a:	d102      	bne.n	80071a2 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800719c:	2302      	movs	r3, #2
 800719e:	61fb      	str	r3, [r7, #28]
 80071a0:	e001      	b.n	80071a6 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80071a2:	2301      	movs	r3, #1
 80071a4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	461a      	mov	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	01db      	lsls	r3, r3, #7
 80071b0:	4413      	add	r3, r2
 80071b2:	3384      	adds	r3, #132	@ 0x84
 80071b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	6812      	ldr	r2, [r2, #0]
 80071ba:	4611      	mov	r1, r2
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	01d2      	lsls	r2, r2, #7
 80071c0:	440a      	add	r2, r1
 80071c2:	3284      	adds	r2, #132	@ 0x84
 80071c4:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80071c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	fb02 f303 	mul.w	r3, r2, r3
 80071d4:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	6859      	ldr	r1, [r3, #4]
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	1acb      	subs	r3, r1, r3
 80071e0:	69f9      	ldr	r1, [r7, #28]
 80071e2:	fb01 f303 	mul.w	r3, r1, r3
 80071e6:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80071e8:	68f9      	ldr	r1, [r7, #12]
 80071ea:	6809      	ldr	r1, [r1, #0]
 80071ec:	4608      	mov	r0, r1
 80071ee:	6879      	ldr	r1, [r7, #4]
 80071f0:	01c9      	lsls	r1, r1, #7
 80071f2:	4401      	add	r1, r0
 80071f4:	3184      	adds	r1, #132	@ 0x84
 80071f6:	4313      	orrs	r3, r2
 80071f8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	461a      	mov	r2, r3
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	01db      	lsls	r3, r3, #7
 8007204:	4413      	add	r3, r2
 8007206:	3384      	adds	r3, #132	@ 0x84
 8007208:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4619      	mov	r1, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	01db      	lsls	r3, r3, #7
 8007214:	440b      	add	r3, r1
 8007216:	3384      	adds	r3, #132	@ 0x84
 8007218:	4619      	mov	r1, r3
 800721a:	4b14      	ldr	r3, [pc, #80]	@ (800726c <LTDC_SetConfig+0x2e8>)
 800721c:	4013      	ands	r3, r2
 800721e:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	461a      	mov	r2, r3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	01db      	lsls	r3, r3, #7
 800722a:	4413      	add	r3, r2
 800722c:	3384      	adds	r3, #132	@ 0x84
 800722e:	461a      	mov	r2, r3
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007234:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	01db      	lsls	r3, r3, #7
 8007240:	4413      	add	r3, r2
 8007242:	3384      	adds	r3, #132	@ 0x84
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	6812      	ldr	r2, [r2, #0]
 800724a:	4611      	mov	r1, r2
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	01d2      	lsls	r2, r2, #7
 8007250:	440a      	add	r2, r1
 8007252:	3284      	adds	r2, #132	@ 0x84
 8007254:	f043 0301 	orr.w	r3, r3, #1
 8007258:	6013      	str	r3, [r2, #0]
}
 800725a:	bf00      	nop
 800725c:	3724      	adds	r7, #36	@ 0x24
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	fffff8f8 	.word	0xfffff8f8
 800726c:	fffff800 	.word	0xfffff800

08007270 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007270:	b480      	push	{r7}
 8007272:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007274:	4b05      	ldr	r3, [pc, #20]	@ (800728c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a04      	ldr	r2, [pc, #16]	@ (800728c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800727a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800727e:	6013      	str	r3, [r2, #0]
}
 8007280:	bf00      	nop
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	40007000 	.word	0x40007000

08007290 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b082      	sub	sp, #8
 8007294:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007296:	2300      	movs	r3, #0
 8007298:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800729a:	4b23      	ldr	r3, [pc, #140]	@ (8007328 <HAL_PWREx_EnableOverDrive+0x98>)
 800729c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729e:	4a22      	ldr	r2, [pc, #136]	@ (8007328 <HAL_PWREx_EnableOverDrive+0x98>)
 80072a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80072a6:	4b20      	ldr	r3, [pc, #128]	@ (8007328 <HAL_PWREx_EnableOverDrive+0x98>)
 80072a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ae:	603b      	str	r3, [r7, #0]
 80072b0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80072b2:	4b1e      	ldr	r3, [pc, #120]	@ (800732c <HAL_PWREx_EnableOverDrive+0x9c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a1d      	ldr	r2, [pc, #116]	@ (800732c <HAL_PWREx_EnableOverDrive+0x9c>)
 80072b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072bc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80072be:	f7fd fe37 	bl	8004f30 <HAL_GetTick>
 80072c2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80072c4:	e009      	b.n	80072da <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80072c6:	f7fd fe33 	bl	8004f30 <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80072d4:	d901      	bls.n	80072da <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e022      	b.n	8007320 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80072da:	4b14      	ldr	r3, [pc, #80]	@ (800732c <HAL_PWREx_EnableOverDrive+0x9c>)
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072e6:	d1ee      	bne.n	80072c6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80072e8:	4b10      	ldr	r3, [pc, #64]	@ (800732c <HAL_PWREx_EnableOverDrive+0x9c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a0f      	ldr	r2, [pc, #60]	@ (800732c <HAL_PWREx_EnableOverDrive+0x9c>)
 80072ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80072f4:	f7fd fe1c 	bl	8004f30 <HAL_GetTick>
 80072f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80072fa:	e009      	b.n	8007310 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80072fc:	f7fd fe18 	bl	8004f30 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800730a:	d901      	bls.n	8007310 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e007      	b.n	8007320 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007310:	4b06      	ldr	r3, [pc, #24]	@ (800732c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007318:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800731c:	d1ee      	bne.n	80072fc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	40023800 	.word	0x40023800
 800732c:	40007000 	.word	0x40007000

08007330 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af02      	add	r7, sp, #8
 8007336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007338:	f7fd fdfa 	bl	8004f30 <HAL_GetTick>
 800733c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d101      	bne.n	8007348 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e067      	b.n	8007418 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10b      	bne.n	800736c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f7fc facb 	bl	80038f8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007362:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 f85e 	bl	8007428 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	3b01      	subs	r3, #1
 800737c:	021a      	lsls	r2, r3, #8
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	430a      	orrs	r2, r1
 8007384:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	2120      	movs	r1, #32
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f856 	bl	8007444 <QSPI_WaitFlagStateUntilTimeout>
 8007398:	4603      	mov	r3, r0
 800739a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800739c:	7afb      	ldrb	r3, [r7, #11]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d135      	bne.n	800740e <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007420 <HAL_QSPI_Init+0xf0>)
 80073aa:	4013      	ands	r3, r2
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6852      	ldr	r2, [r2, #4]
 80073b0:	0611      	lsls	r1, r2, #24
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	68d2      	ldr	r2, [r2, #12]
 80073b6:	4311      	orrs	r1, r2
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	69d2      	ldr	r2, [r2, #28]
 80073bc:	4311      	orrs	r1, r2
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	6a12      	ldr	r2, [r2, #32]
 80073c2:	4311      	orrs	r1, r2
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	6812      	ldr	r2, [r2, #0]
 80073c8:	430b      	orrs	r3, r1
 80073ca:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	4b14      	ldr	r3, [pc, #80]	@ (8007424 <HAL_QSPI_Init+0xf4>)
 80073d4:	4013      	ands	r3, r2
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	6912      	ldr	r2, [r2, #16]
 80073da:	0411      	lsls	r1, r2, #16
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	6952      	ldr	r2, [r2, #20]
 80073e0:	4311      	orrs	r1, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	6992      	ldr	r2, [r2, #24]
 80073e6:	4311      	orrs	r1, r2
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	6812      	ldr	r2, [r2, #0]
 80073ec:	430b      	orrs	r3, r1
 80073ee:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f042 0201 	orr.w	r2, r2, #1
 80073fe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8007416:	7afb      	ldrb	r3, [r7, #11]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	00ffff2f 	.word	0x00ffff2f
 8007424:	ffe0f8fe 	.word	0xffe0f8fe

08007428 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	683a      	ldr	r2, [r7, #0]
 8007436:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	603b      	str	r3, [r7, #0]
 8007450:	4613      	mov	r3, r2
 8007452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007454:	e01a      	b.n	800748c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745c:	d016      	beq.n	800748c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800745e:	f7fd fd67 	bl	8004f30 <HAL_GetTick>
 8007462:	4602      	mov	r2, r0
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	429a      	cmp	r2, r3
 800746c:	d302      	bcc.n	8007474 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10b      	bne.n	800748c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2204      	movs	r2, #4
 8007478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007480:	f043 0201 	orr.w	r2, r3, #1
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e00e      	b.n	80074aa <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689a      	ldr	r2, [r3, #8]
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	4013      	ands	r3, r2
 8007496:	2b00      	cmp	r3, #0
 8007498:	bf14      	ite	ne
 800749a:	2301      	movne	r3, #1
 800749c:	2300      	moveq	r3, #0
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	461a      	mov	r2, r3
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d1d6      	bne.n	8007456 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3710      	adds	r7, #16
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
	...

080074b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b086      	sub	sp, #24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80074bc:	2300      	movs	r3, #0
 80074be:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e291      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 0301 	and.w	r3, r3, #1
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 8087 	beq.w	80075e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80074d8:	4b96      	ldr	r3, [pc, #600]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f003 030c 	and.w	r3, r3, #12
 80074e0:	2b04      	cmp	r3, #4
 80074e2:	d00c      	beq.n	80074fe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074e4:	4b93      	ldr	r3, [pc, #588]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	f003 030c 	and.w	r3, r3, #12
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d112      	bne.n	8007516 <HAL_RCC_OscConfig+0x62>
 80074f0:	4b90      	ldr	r3, [pc, #576]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074fc:	d10b      	bne.n	8007516 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074fe:	4b8d      	ldr	r3, [pc, #564]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d06c      	beq.n	80075e4 <HAL_RCC_OscConfig+0x130>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d168      	bne.n	80075e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e26b      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800751e:	d106      	bne.n	800752e <HAL_RCC_OscConfig+0x7a>
 8007520:	4b84      	ldr	r3, [pc, #528]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a83      	ldr	r2, [pc, #524]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007526:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800752a:	6013      	str	r3, [r2, #0]
 800752c:	e02e      	b.n	800758c <HAL_RCC_OscConfig+0xd8>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10c      	bne.n	8007550 <HAL_RCC_OscConfig+0x9c>
 8007536:	4b7f      	ldr	r3, [pc, #508]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a7e      	ldr	r2, [pc, #504]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800753c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	4b7c      	ldr	r3, [pc, #496]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a7b      	ldr	r2, [pc, #492]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007548:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800754c:	6013      	str	r3, [r2, #0]
 800754e:	e01d      	b.n	800758c <HAL_RCC_OscConfig+0xd8>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007558:	d10c      	bne.n	8007574 <HAL_RCC_OscConfig+0xc0>
 800755a:	4b76      	ldr	r3, [pc, #472]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a75      	ldr	r2, [pc, #468]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	4b73      	ldr	r3, [pc, #460]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a72      	ldr	r2, [pc, #456]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800756c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007570:	6013      	str	r3, [r2, #0]
 8007572:	e00b      	b.n	800758c <HAL_RCC_OscConfig+0xd8>
 8007574:	4b6f      	ldr	r3, [pc, #444]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a6e      	ldr	r2, [pc, #440]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800757a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800757e:	6013      	str	r3, [r2, #0]
 8007580:	4b6c      	ldr	r3, [pc, #432]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a6b      	ldr	r2, [pc, #428]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007586:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800758a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d013      	beq.n	80075bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007594:	f7fd fccc 	bl	8004f30 <HAL_GetTick>
 8007598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800759a:	e008      	b.n	80075ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800759c:	f7fd fcc8 	bl	8004f30 <HAL_GetTick>
 80075a0:	4602      	mov	r2, r0
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	2b64      	cmp	r3, #100	@ 0x64
 80075a8:	d901      	bls.n	80075ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e21f      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ae:	4b61      	ldr	r3, [pc, #388]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d0f0      	beq.n	800759c <HAL_RCC_OscConfig+0xe8>
 80075ba:	e014      	b.n	80075e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075bc:	f7fd fcb8 	bl	8004f30 <HAL_GetTick>
 80075c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075c2:	e008      	b.n	80075d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075c4:	f7fd fcb4 	bl	8004f30 <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	2b64      	cmp	r3, #100	@ 0x64
 80075d0:	d901      	bls.n	80075d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e20b      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075d6:	4b57      	ldr	r3, [pc, #348]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1f0      	bne.n	80075c4 <HAL_RCC_OscConfig+0x110>
 80075e2:	e000      	b.n	80075e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d069      	beq.n	80076c6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075f2:	4b50      	ldr	r3, [pc, #320]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f003 030c 	and.w	r3, r3, #12
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00b      	beq.n	8007616 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075fe:	4b4d      	ldr	r3, [pc, #308]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	f003 030c 	and.w	r3, r3, #12
 8007606:	2b08      	cmp	r3, #8
 8007608:	d11c      	bne.n	8007644 <HAL_RCC_OscConfig+0x190>
 800760a:	4b4a      	ldr	r3, [pc, #296]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d116      	bne.n	8007644 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007616:	4b47      	ldr	r3, [pc, #284]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0302 	and.w	r3, r3, #2
 800761e:	2b00      	cmp	r3, #0
 8007620:	d005      	beq.n	800762e <HAL_RCC_OscConfig+0x17a>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	68db      	ldr	r3, [r3, #12]
 8007626:	2b01      	cmp	r3, #1
 8007628:	d001      	beq.n	800762e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	e1df      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800762e:	4b41      	ldr	r3, [pc, #260]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	493d      	ldr	r1, [pc, #244]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800763e:	4313      	orrs	r3, r2
 8007640:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007642:	e040      	b.n	80076c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d023      	beq.n	8007694 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800764c:	4b39      	ldr	r3, [pc, #228]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a38      	ldr	r2, [pc, #224]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007652:	f043 0301 	orr.w	r3, r3, #1
 8007656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007658:	f7fd fc6a 	bl	8004f30 <HAL_GetTick>
 800765c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800765e:	e008      	b.n	8007672 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007660:	f7fd fc66 	bl	8004f30 <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b02      	cmp	r3, #2
 800766c:	d901      	bls.n	8007672 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e1bd      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007672:	4b30      	ldr	r3, [pc, #192]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f0      	beq.n	8007660 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800767e:	4b2d      	ldr	r3, [pc, #180]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	691b      	ldr	r3, [r3, #16]
 800768a:	00db      	lsls	r3, r3, #3
 800768c:	4929      	ldr	r1, [pc, #164]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800768e:	4313      	orrs	r3, r2
 8007690:	600b      	str	r3, [r1, #0]
 8007692:	e018      	b.n	80076c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007694:	4b27      	ldr	r3, [pc, #156]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a26      	ldr	r2, [pc, #152]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 800769a:	f023 0301 	bic.w	r3, r3, #1
 800769e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a0:	f7fd fc46 	bl	8004f30 <HAL_GetTick>
 80076a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076a8:	f7fd fc42 	bl	8004f30 <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e199      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076ba:	4b1e      	ldr	r3, [pc, #120]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0308 	and.w	r3, r3, #8
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d038      	beq.n	8007744 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d019      	beq.n	800770e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076da:	4b16      	ldr	r3, [pc, #88]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80076dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076de:	4a15      	ldr	r2, [pc, #84]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 80076e0:	f043 0301 	orr.w	r3, r3, #1
 80076e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076e6:	f7fd fc23 	bl	8004f30 <HAL_GetTick>
 80076ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076ec:	e008      	b.n	8007700 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076ee:	f7fd fc1f 	bl	8004f30 <HAL_GetTick>
 80076f2:	4602      	mov	r2, r0
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d901      	bls.n	8007700 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e176      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007700:	4b0c      	ldr	r3, [pc, #48]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007702:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007704:	f003 0302 	and.w	r3, r3, #2
 8007708:	2b00      	cmp	r3, #0
 800770a:	d0f0      	beq.n	80076ee <HAL_RCC_OscConfig+0x23a>
 800770c:	e01a      	b.n	8007744 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800770e:	4b09      	ldr	r3, [pc, #36]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007712:	4a08      	ldr	r2, [pc, #32]	@ (8007734 <HAL_RCC_OscConfig+0x280>)
 8007714:	f023 0301 	bic.w	r3, r3, #1
 8007718:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800771a:	f7fd fc09 	bl	8004f30 <HAL_GetTick>
 800771e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007720:	e00a      	b.n	8007738 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007722:	f7fd fc05 	bl	8004f30 <HAL_GetTick>
 8007726:	4602      	mov	r2, r0
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	2b02      	cmp	r3, #2
 800772e:	d903      	bls.n	8007738 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007730:	2303      	movs	r3, #3
 8007732:	e15c      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
 8007734:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007738:	4b91      	ldr	r3, [pc, #580]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800773a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800773c:	f003 0302 	and.w	r3, r3, #2
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1ee      	bne.n	8007722 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0304 	and.w	r3, r3, #4
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 80a4 	beq.w	800789a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007752:	4b8b      	ldr	r3, [pc, #556]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10d      	bne.n	800777a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800775e:	4b88      	ldr	r3, [pc, #544]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007762:	4a87      	ldr	r2, [pc, #540]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007768:	6413      	str	r3, [r2, #64]	@ 0x40
 800776a:	4b85      	ldr	r3, [pc, #532]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800776c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800776e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007772:	60bb      	str	r3, [r7, #8]
 8007774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007776:	2301      	movs	r3, #1
 8007778:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800777a:	4b82      	ldr	r3, [pc, #520]	@ (8007984 <HAL_RCC_OscConfig+0x4d0>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007782:	2b00      	cmp	r3, #0
 8007784:	d118      	bne.n	80077b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007786:	4b7f      	ldr	r3, [pc, #508]	@ (8007984 <HAL_RCC_OscConfig+0x4d0>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a7e      	ldr	r2, [pc, #504]	@ (8007984 <HAL_RCC_OscConfig+0x4d0>)
 800778c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007792:	f7fd fbcd 	bl	8004f30 <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007798:	e008      	b.n	80077ac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800779a:	f7fd fbc9 	bl	8004f30 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b64      	cmp	r3, #100	@ 0x64
 80077a6:	d901      	bls.n	80077ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e120      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077ac:	4b75      	ldr	r3, [pc, #468]	@ (8007984 <HAL_RCC_OscConfig+0x4d0>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0f0      	beq.n	800779a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d106      	bne.n	80077ce <HAL_RCC_OscConfig+0x31a>
 80077c0:	4b6f      	ldr	r3, [pc, #444]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077c4:	4a6e      	ldr	r2, [pc, #440]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077c6:	f043 0301 	orr.w	r3, r3, #1
 80077ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80077cc:	e02d      	b.n	800782a <HAL_RCC_OscConfig+0x376>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d10c      	bne.n	80077f0 <HAL_RCC_OscConfig+0x33c>
 80077d6:	4b6a      	ldr	r3, [pc, #424]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077da:	4a69      	ldr	r2, [pc, #420]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077dc:	f023 0301 	bic.w	r3, r3, #1
 80077e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80077e2:	4b67      	ldr	r3, [pc, #412]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077e6:	4a66      	ldr	r2, [pc, #408]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077e8:	f023 0304 	bic.w	r3, r3, #4
 80077ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80077ee:	e01c      	b.n	800782a <HAL_RCC_OscConfig+0x376>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	2b05      	cmp	r3, #5
 80077f6:	d10c      	bne.n	8007812 <HAL_RCC_OscConfig+0x35e>
 80077f8:	4b61      	ldr	r3, [pc, #388]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077fc:	4a60      	ldr	r2, [pc, #384]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80077fe:	f043 0304 	orr.w	r3, r3, #4
 8007802:	6713      	str	r3, [r2, #112]	@ 0x70
 8007804:	4b5e      	ldr	r3, [pc, #376]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007808:	4a5d      	ldr	r2, [pc, #372]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800780a:	f043 0301 	orr.w	r3, r3, #1
 800780e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007810:	e00b      	b.n	800782a <HAL_RCC_OscConfig+0x376>
 8007812:	4b5b      	ldr	r3, [pc, #364]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007816:	4a5a      	ldr	r2, [pc, #360]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007818:	f023 0301 	bic.w	r3, r3, #1
 800781c:	6713      	str	r3, [r2, #112]	@ 0x70
 800781e:	4b58      	ldr	r3, [pc, #352]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007822:	4a57      	ldr	r2, [pc, #348]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007824:	f023 0304 	bic.w	r3, r3, #4
 8007828:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d015      	beq.n	800785e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007832:	f7fd fb7d 	bl	8004f30 <HAL_GetTick>
 8007836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007838:	e00a      	b.n	8007850 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800783a:	f7fd fb79 	bl	8004f30 <HAL_GetTick>
 800783e:	4602      	mov	r2, r0
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007848:	4293      	cmp	r3, r2
 800784a:	d901      	bls.n	8007850 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800784c:	2303      	movs	r3, #3
 800784e:	e0ce      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007850:	4b4b      	ldr	r3, [pc, #300]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	2b00      	cmp	r3, #0
 800785a:	d0ee      	beq.n	800783a <HAL_RCC_OscConfig+0x386>
 800785c:	e014      	b.n	8007888 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800785e:	f7fd fb67 	bl	8004f30 <HAL_GetTick>
 8007862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007864:	e00a      	b.n	800787c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007866:	f7fd fb63 	bl	8004f30 <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007874:	4293      	cmp	r3, r2
 8007876:	d901      	bls.n	800787c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007878:	2303      	movs	r3, #3
 800787a:	e0b8      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800787c:	4b40      	ldr	r3, [pc, #256]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800787e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007880:	f003 0302 	and.w	r3, r3, #2
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1ee      	bne.n	8007866 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007888:	7dfb      	ldrb	r3, [r7, #23]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d105      	bne.n	800789a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800788e:	4b3c      	ldr	r3, [pc, #240]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007892:	4a3b      	ldr	r2, [pc, #236]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007894:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007898:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f000 80a4 	beq.w	80079ec <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80078a4:	4b36      	ldr	r3, [pc, #216]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	f003 030c 	and.w	r3, r3, #12
 80078ac:	2b08      	cmp	r3, #8
 80078ae:	d06b      	beq.n	8007988 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	699b      	ldr	r3, [r3, #24]
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	d149      	bne.n	800794c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078b8:	4b31      	ldr	r3, [pc, #196]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a30      	ldr	r2, [pc, #192]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80078be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c4:	f7fd fb34 	bl	8004f30 <HAL_GetTick>
 80078c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078ca:	e008      	b.n	80078de <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078cc:	f7fd fb30 	bl	8004f30 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d901      	bls.n	80078de <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e087      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078de:	4b28      	ldr	r3, [pc, #160]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1f0      	bne.n	80078cc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69da      	ldr	r2, [r3, #28]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	431a      	orrs	r2, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f8:	019b      	lsls	r3, r3, #6
 80078fa:	431a      	orrs	r2, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007900:	085b      	lsrs	r3, r3, #1
 8007902:	3b01      	subs	r3, #1
 8007904:	041b      	lsls	r3, r3, #16
 8007906:	431a      	orrs	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800790c:	061b      	lsls	r3, r3, #24
 800790e:	4313      	orrs	r3, r2
 8007910:	4a1b      	ldr	r2, [pc, #108]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007912:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007916:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007918:	4b19      	ldr	r3, [pc, #100]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a18      	ldr	r2, [pc, #96]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800791e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007924:	f7fd fb04 	bl	8004f30 <HAL_GetTick>
 8007928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800792a:	e008      	b.n	800793e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800792c:	f7fd fb00 	bl	8004f30 <HAL_GetTick>
 8007930:	4602      	mov	r2, r0
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	2b02      	cmp	r3, #2
 8007938:	d901      	bls.n	800793e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e057      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800793e:	4b10      	ldr	r3, [pc, #64]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d0f0      	beq.n	800792c <HAL_RCC_OscConfig+0x478>
 800794a:	e04f      	b.n	80079ec <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800794c:	4b0c      	ldr	r3, [pc, #48]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a0b      	ldr	r2, [pc, #44]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007958:	f7fd faea 	bl	8004f30 <HAL_GetTick>
 800795c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800795e:	e008      	b.n	8007972 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007960:	f7fd fae6 	bl	8004f30 <HAL_GetTick>
 8007964:	4602      	mov	r2, r0
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	2b02      	cmp	r3, #2
 800796c:	d901      	bls.n	8007972 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e03d      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007972:	4b03      	ldr	r3, [pc, #12]	@ (8007980 <HAL_RCC_OscConfig+0x4cc>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1f0      	bne.n	8007960 <HAL_RCC_OscConfig+0x4ac>
 800797e:	e035      	b.n	80079ec <HAL_RCC_OscConfig+0x538>
 8007980:	40023800 	.word	0x40023800
 8007984:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007988:	4b1b      	ldr	r3, [pc, #108]	@ (80079f8 <HAL_RCC_OscConfig+0x544>)
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d028      	beq.n	80079e8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d121      	bne.n	80079e8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d11a      	bne.n	80079e8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80079b8:	4013      	ands	r3, r2
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079be:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d111      	bne.n	80079e8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ce:	085b      	lsrs	r3, r3, #1
 80079d0:	3b01      	subs	r3, #1
 80079d2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d107      	bne.n	80079e8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d001      	beq.n	80079ec <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e000      	b.n	80079ee <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	40023800 	.word	0x40023800

080079fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007a06:	2300      	movs	r3, #0
 8007a08:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	e0d0      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a14:	4b6a      	ldr	r3, [pc, #424]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 030f 	and.w	r3, r3, #15
 8007a1c:	683a      	ldr	r2, [r7, #0]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d910      	bls.n	8007a44 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a22:	4b67      	ldr	r3, [pc, #412]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f023 020f 	bic.w	r2, r3, #15
 8007a2a:	4965      	ldr	r1, [pc, #404]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a32:	4b63      	ldr	r3, [pc, #396]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 030f 	and.w	r3, r3, #15
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d001      	beq.n	8007a44 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e0b8      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0302 	and.w	r3, r3, #2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d020      	beq.n	8007a92 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0304 	and.w	r3, r3, #4
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d005      	beq.n	8007a68 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a5c:	4b59      	ldr	r3, [pc, #356]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	4a58      	ldr	r2, [pc, #352]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007a66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0308 	and.w	r3, r3, #8
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d005      	beq.n	8007a80 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a74:	4b53      	ldr	r3, [pc, #332]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	4a52      	ldr	r2, [pc, #328]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007a7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a80:	4b50      	ldr	r3, [pc, #320]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	494d      	ldr	r1, [pc, #308]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d040      	beq.n	8007b20 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d107      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aa6:	4b47      	ldr	r3, [pc, #284]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d115      	bne.n	8007ade <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e07f      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d107      	bne.n	8007ace <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007abe:	4b41      	ldr	r3, [pc, #260]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d109      	bne.n	8007ade <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e073      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ace:	4b3d      	ldr	r3, [pc, #244]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f003 0302 	and.w	r3, r3, #2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e06b      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ade:	4b39      	ldr	r3, [pc, #228]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f023 0203 	bic.w	r2, r3, #3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	4936      	ldr	r1, [pc, #216]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007aec:	4313      	orrs	r3, r2
 8007aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007af0:	f7fd fa1e 	bl	8004f30 <HAL_GetTick>
 8007af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007af6:	e00a      	b.n	8007b0e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007af8:	f7fd fa1a 	bl	8004f30 <HAL_GetTick>
 8007afc:	4602      	mov	r2, r0
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d901      	bls.n	8007b0e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e053      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b0e:	4b2d      	ldr	r3, [pc, #180]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f003 020c 	and.w	r2, r3, #12
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d1eb      	bne.n	8007af8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b20:	4b27      	ldr	r3, [pc, #156]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 030f 	and.w	r3, r3, #15
 8007b28:	683a      	ldr	r2, [r7, #0]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d210      	bcs.n	8007b50 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b2e:	4b24      	ldr	r3, [pc, #144]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f023 020f 	bic.w	r2, r3, #15
 8007b36:	4922      	ldr	r1, [pc, #136]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b3e:	4b20      	ldr	r3, [pc, #128]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 030f 	and.w	r3, r3, #15
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d001      	beq.n	8007b50 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e032      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0304 	and.w	r3, r3, #4
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d008      	beq.n	8007b6e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b5c:	4b19      	ldr	r3, [pc, #100]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	4916      	ldr	r1, [pc, #88]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0308 	and.w	r3, r3, #8
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d009      	beq.n	8007b8e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007b7a:	4b12      	ldr	r3, [pc, #72]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	00db      	lsls	r3, r3, #3
 8007b88:	490e      	ldr	r1, [pc, #56]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b8e:	f000 f821 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 8007b92:	4602      	mov	r2, r0
 8007b94:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	091b      	lsrs	r3, r3, #4
 8007b9a:	f003 030f 	and.w	r3, r3, #15
 8007b9e:	490a      	ldr	r1, [pc, #40]	@ (8007bc8 <HAL_RCC_ClockConfig+0x1cc>)
 8007ba0:	5ccb      	ldrb	r3, [r1, r3]
 8007ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba6:	4a09      	ldr	r2, [pc, #36]	@ (8007bcc <HAL_RCC_ClockConfig+0x1d0>)
 8007ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007baa:	4b09      	ldr	r3, [pc, #36]	@ (8007bd0 <HAL_RCC_ClockConfig+0x1d4>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fc faf6 	bl	80041a0 <HAL_InitTick>

  return HAL_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	40023c00 	.word	0x40023c00
 8007bc4:	40023800 	.word	0x40023800
 8007bc8:	080165e4 	.word	0x080165e4
 8007bcc:	20000004 	.word	0x20000004
 8007bd0:	20000008 	.word	0x20000008

08007bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bd8:	b090      	sub	sp, #64	@ 0x40
 8007bda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007be0:	2300      	movs	r3, #0
 8007be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007be4:	2300      	movs	r3, #0
 8007be6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007be8:	2300      	movs	r3, #0
 8007bea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bec:	4b59      	ldr	r3, [pc, #356]	@ (8007d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	f003 030c 	and.w	r3, r3, #12
 8007bf4:	2b08      	cmp	r3, #8
 8007bf6:	d00d      	beq.n	8007c14 <HAL_RCC_GetSysClockFreq+0x40>
 8007bf8:	2b08      	cmp	r3, #8
 8007bfa:	f200 80a1 	bhi.w	8007d40 <HAL_RCC_GetSysClockFreq+0x16c>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d002      	beq.n	8007c08 <HAL_RCC_GetSysClockFreq+0x34>
 8007c02:	2b04      	cmp	r3, #4
 8007c04:	d003      	beq.n	8007c0e <HAL_RCC_GetSysClockFreq+0x3a>
 8007c06:	e09b      	b.n	8007d40 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007c08:	4b53      	ldr	r3, [pc, #332]	@ (8007d58 <HAL_RCC_GetSysClockFreq+0x184>)
 8007c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c0c:	e09b      	b.n	8007d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007c0e:	4b53      	ldr	r3, [pc, #332]	@ (8007d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c12:	e098      	b.n	8007d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007c14:	4b4f      	ldr	r3, [pc, #316]	@ (8007d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8007d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d028      	beq.n	8007c7c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c2a:	4b4a      	ldr	r3, [pc, #296]	@ (8007d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	099b      	lsrs	r3, r3, #6
 8007c30:	2200      	movs	r2, #0
 8007c32:	623b      	str	r3, [r7, #32]
 8007c34:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c36:	6a3b      	ldr	r3, [r7, #32]
 8007c38:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	4b47      	ldr	r3, [pc, #284]	@ (8007d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c40:	fb03 f201 	mul.w	r2, r3, r1
 8007c44:	2300      	movs	r3, #0
 8007c46:	fb00 f303 	mul.w	r3, r0, r3
 8007c4a:	4413      	add	r3, r2
 8007c4c:	4a43      	ldr	r2, [pc, #268]	@ (8007d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c4e:	fba0 1202 	umull	r1, r2, r0, r2
 8007c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c54:	460a      	mov	r2, r1
 8007c56:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c5a:	4413      	add	r3, r2
 8007c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c60:	2200      	movs	r2, #0
 8007c62:	61bb      	str	r3, [r7, #24]
 8007c64:	61fa      	str	r2, [r7, #28]
 8007c66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c6a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007c6e:	f7f9 f82b 	bl	8000cc8 <__aeabi_uldivmod>
 8007c72:	4602      	mov	r2, r0
 8007c74:	460b      	mov	r3, r1
 8007c76:	4613      	mov	r3, r2
 8007c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c7a:	e053      	b.n	8007d24 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c7c:	4b35      	ldr	r3, [pc, #212]	@ (8007d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	099b      	lsrs	r3, r3, #6
 8007c82:	2200      	movs	r2, #0
 8007c84:	613b      	str	r3, [r7, #16]
 8007c86:	617a      	str	r2, [r7, #20]
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007c8e:	f04f 0b00 	mov.w	fp, #0
 8007c92:	4652      	mov	r2, sl
 8007c94:	465b      	mov	r3, fp
 8007c96:	f04f 0000 	mov.w	r0, #0
 8007c9a:	f04f 0100 	mov.w	r1, #0
 8007c9e:	0159      	lsls	r1, r3, #5
 8007ca0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ca4:	0150      	lsls	r0, r2, #5
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	460b      	mov	r3, r1
 8007caa:	ebb2 080a 	subs.w	r8, r2, sl
 8007cae:	eb63 090b 	sbc.w	r9, r3, fp
 8007cb2:	f04f 0200 	mov.w	r2, #0
 8007cb6:	f04f 0300 	mov.w	r3, #0
 8007cba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007cbe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007cc2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007cc6:	ebb2 0408 	subs.w	r4, r2, r8
 8007cca:	eb63 0509 	sbc.w	r5, r3, r9
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	f04f 0300 	mov.w	r3, #0
 8007cd6:	00eb      	lsls	r3, r5, #3
 8007cd8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007cdc:	00e2      	lsls	r2, r4, #3
 8007cde:	4614      	mov	r4, r2
 8007ce0:	461d      	mov	r5, r3
 8007ce2:	eb14 030a 	adds.w	r3, r4, sl
 8007ce6:	603b      	str	r3, [r7, #0]
 8007ce8:	eb45 030b 	adc.w	r3, r5, fp
 8007cec:	607b      	str	r3, [r7, #4]
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	f04f 0300 	mov.w	r3, #0
 8007cf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	028b      	lsls	r3, r1, #10
 8007cfe:	4621      	mov	r1, r4
 8007d00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d04:	4621      	mov	r1, r4
 8007d06:	028a      	lsls	r2, r1, #10
 8007d08:	4610      	mov	r0, r2
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d0e:	2200      	movs	r2, #0
 8007d10:	60bb      	str	r3, [r7, #8]
 8007d12:	60fa      	str	r2, [r7, #12]
 8007d14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d18:	f7f8 ffd6 	bl	8000cc8 <__aeabi_uldivmod>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	460b      	mov	r3, r1
 8007d20:	4613      	mov	r3, r2
 8007d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007d24:	4b0b      	ldr	r3, [pc, #44]	@ (8007d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	0c1b      	lsrs	r3, r3, #16
 8007d2a:	f003 0303 	and.w	r3, r3, #3
 8007d2e:	3301      	adds	r3, #1
 8007d30:	005b      	lsls	r3, r3, #1
 8007d32:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007d34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d3e:	e002      	b.n	8007d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d40:	4b05      	ldr	r3, [pc, #20]	@ (8007d58 <HAL_RCC_GetSysClockFreq+0x184>)
 8007d42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3740      	adds	r7, #64	@ 0x40
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d52:	bf00      	nop
 8007d54:	40023800 	.word	0x40023800
 8007d58:	00f42400 	.word	0x00f42400
 8007d5c:	017d7840 	.word	0x017d7840

08007d60 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d60:	b480      	push	{r7}
 8007d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d64:	4b03      	ldr	r3, [pc, #12]	@ (8007d74 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d66:	681b      	ldr	r3, [r3, #0]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	20000004 	.word	0x20000004

08007d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d7c:	f7ff fff0 	bl	8007d60 <HAL_RCC_GetHCLKFreq>
 8007d80:	4602      	mov	r2, r0
 8007d82:	4b05      	ldr	r3, [pc, #20]	@ (8007d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	0a9b      	lsrs	r3, r3, #10
 8007d88:	f003 0307 	and.w	r3, r3, #7
 8007d8c:	4903      	ldr	r1, [pc, #12]	@ (8007d9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d8e:	5ccb      	ldrb	r3, [r1, r3]
 8007d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	bd80      	pop	{r7, pc}
 8007d98:	40023800 	.word	0x40023800
 8007d9c:	080165f4 	.word	0x080165f4

08007da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007da4:	f7ff ffdc 	bl	8007d60 <HAL_RCC_GetHCLKFreq>
 8007da8:	4602      	mov	r2, r0
 8007daa:	4b05      	ldr	r3, [pc, #20]	@ (8007dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	0b5b      	lsrs	r3, r3, #13
 8007db0:	f003 0307 	and.w	r3, r3, #7
 8007db4:	4903      	ldr	r1, [pc, #12]	@ (8007dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007db6:	5ccb      	ldrb	r3, [r1, r3]
 8007db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	40023800 	.word	0x40023800
 8007dc4:	080165f4 	.word	0x080165f4

08007dc8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	220f      	movs	r2, #15
 8007dd6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007dd8:	4b12      	ldr	r3, [pc, #72]	@ (8007e24 <HAL_RCC_GetClockConfig+0x5c>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f003 0203 	and.w	r2, r3, #3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007de4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e24 <HAL_RCC_GetClockConfig+0x5c>)
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007df0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e24 <HAL_RCC_GetClockConfig+0x5c>)
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007dfc:	4b09      	ldr	r3, [pc, #36]	@ (8007e24 <HAL_RCC_GetClockConfig+0x5c>)
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	08db      	lsrs	r3, r3, #3
 8007e02:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007e0a:	4b07      	ldr	r3, [pc, #28]	@ (8007e28 <HAL_RCC_GetClockConfig+0x60>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 020f 	and.w	r2, r3, #15
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	601a      	str	r2, [r3, #0]
}
 8007e16:	bf00      	nop
 8007e18:	370c      	adds	r7, #12
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	40023800 	.word	0x40023800
 8007e28:	40023c00 	.word	0x40023c00

08007e2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b088      	sub	sp, #32
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007e34:	2300      	movs	r3, #0
 8007e36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007e40:	2300      	movs	r3, #0
 8007e42:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007e44:	2300      	movs	r3, #0
 8007e46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 0301 	and.w	r3, r3, #1
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d012      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e54:	4b69      	ldr	r3, [pc, #420]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	4a68      	ldr	r2, [pc, #416]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e5a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007e5e:	6093      	str	r3, [r2, #8]
 8007e60:	4b66      	ldr	r3, [pc, #408]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e62:	689a      	ldr	r2, [r3, #8]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e68:	4964      	ldr	r1, [pc, #400]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d101      	bne.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007e76:	2301      	movs	r3, #1
 8007e78:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d017      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e86:	4b5d      	ldr	r3, [pc, #372]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e8c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e94:	4959      	ldr	r1, [pc, #356]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e96:	4313      	orrs	r3, r2
 8007e98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ea0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ea4:	d101      	bne.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d101      	bne.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d017      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007ec2:	4b4e      	ldr	r3, [pc, #312]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ec8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed0:	494a      	ldr	r1, [pc, #296]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007edc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ee0:	d101      	bne.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007efe:	2301      	movs	r3, #1
 8007f00:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f003 0320 	and.w	r3, r3, #32
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	f000 808b 	beq.w	8008026 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f10:	4b3a      	ldr	r3, [pc, #232]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f14:	4a39      	ldr	r2, [pc, #228]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f1c:	4b37      	ldr	r3, [pc, #220]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f24:	60bb      	str	r3, [r7, #8]
 8007f26:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007f28:	4b35      	ldr	r3, [pc, #212]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a34      	ldr	r2, [pc, #208]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f34:	f7fc fffc 	bl	8004f30 <HAL_GetTick>
 8007f38:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f3a:	e008      	b.n	8007f4e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f3c:	f7fc fff8 	bl	8004f30 <HAL_GetTick>
 8007f40:	4602      	mov	r2, r0
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	2b64      	cmp	r3, #100	@ 0x64
 8007f48:	d901      	bls.n	8007f4e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	e357      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d0f0      	beq.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f5a:	4b28      	ldr	r3, [pc, #160]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f62:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d035      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d02e      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f78:	4b20      	ldr	r3, [pc, #128]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f80:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f82:	4b1e      	ldr	r3, [pc, #120]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f86:	4a1d      	ldr	r2, [pc, #116]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f8c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f92:	4a1a      	ldr	r2, [pc, #104]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007f9a:	4a18      	ldr	r2, [pc, #96]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007fa0:	4b16      	ldr	r3, [pc, #88]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fa4:	f003 0301 	and.w	r3, r3, #1
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d114      	bne.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fac:	f7fc ffc0 	bl	8004f30 <HAL_GetTick>
 8007fb0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fb2:	e00a      	b.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fb4:	f7fc ffbc 	bl	8004f30 <HAL_GetTick>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d901      	bls.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007fc6:	2303      	movs	r3, #3
 8007fc8:	e319      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fca:	4b0c      	ldr	r3, [pc, #48]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fce:	f003 0302 	and.w	r3, r3, #2
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d0ee      	beq.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fe2:	d111      	bne.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007fe4:	4b05      	ldr	r3, [pc, #20]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007ff0:	4b04      	ldr	r3, [pc, #16]	@ (8008004 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007ff2:	400b      	ands	r3, r1
 8007ff4:	4901      	ldr	r1, [pc, #4]	@ (8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	608b      	str	r3, [r1, #8]
 8007ffa:	e00b      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007ffc:	40023800 	.word	0x40023800
 8008000:	40007000 	.word	0x40007000
 8008004:	0ffffcff 	.word	0x0ffffcff
 8008008:	4baa      	ldr	r3, [pc, #680]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	4aa9      	ldr	r2, [pc, #676]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800800e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008012:	6093      	str	r3, [r2, #8]
 8008014:	4ba7      	ldr	r3, [pc, #668]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008016:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008020:	49a4      	ldr	r1, [pc, #656]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008022:	4313      	orrs	r3, r2
 8008024:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 0310 	and.w	r3, r3, #16
 800802e:	2b00      	cmp	r3, #0
 8008030:	d010      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008032:	4ba0      	ldr	r3, [pc, #640]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008038:	4a9e      	ldr	r2, [pc, #632]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800803a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800803e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008042:	4b9c      	ldr	r3, [pc, #624]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008044:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804c:	4999      	ldr	r1, [pc, #612]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800804e:	4313      	orrs	r3, r2
 8008050:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d00a      	beq.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008060:	4b94      	ldr	r3, [pc, #592]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008066:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800806e:	4991      	ldr	r1, [pc, #580]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008070:	4313      	orrs	r3, r2
 8008072:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00a      	beq.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008082:	4b8c      	ldr	r3, [pc, #560]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008088:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008090:	4988      	ldr	r1, [pc, #544]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008092:	4313      	orrs	r3, r2
 8008094:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d00a      	beq.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80080a4:	4b83      	ldr	r3, [pc, #524]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080b2:	4980      	ldr	r1, [pc, #512]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080b4:	4313      	orrs	r3, r2
 80080b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00a      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080c6:	4b7b      	ldr	r3, [pc, #492]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080d4:	4977      	ldr	r1, [pc, #476]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080d6:	4313      	orrs	r3, r2
 80080d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00a      	beq.n	80080fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080e8:	4b72      	ldr	r3, [pc, #456]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ee:	f023 0203 	bic.w	r2, r3, #3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080f6:	496f      	ldr	r1, [pc, #444]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080f8:	4313      	orrs	r3, r2
 80080fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00a      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800810a:	4b6a      	ldr	r3, [pc, #424]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800810c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008110:	f023 020c 	bic.w	r2, r3, #12
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008118:	4966      	ldr	r1, [pc, #408]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800811a:	4313      	orrs	r3, r2
 800811c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008128:	2b00      	cmp	r3, #0
 800812a:	d00a      	beq.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800812c:	4b61      	ldr	r3, [pc, #388]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800812e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008132:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800813a:	495e      	ldr	r1, [pc, #376]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800813c:	4313      	orrs	r3, r2
 800813e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800814a:	2b00      	cmp	r3, #0
 800814c:	d00a      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800814e:	4b59      	ldr	r3, [pc, #356]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008154:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800815c:	4955      	ldr	r1, [pc, #340]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800815e:	4313      	orrs	r3, r2
 8008160:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00a      	beq.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008170:	4b50      	ldr	r3, [pc, #320]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008176:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800817e:	494d      	ldr	r1, [pc, #308]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008180:	4313      	orrs	r3, r2
 8008182:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00a      	beq.n	80081a8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008192:	4b48      	ldr	r3, [pc, #288]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008198:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a0:	4944      	ldr	r1, [pc, #272]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00a      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80081b4:	4b3f      	ldr	r3, [pc, #252]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081c2:	493c      	ldr	r1, [pc, #240]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081c4:	4313      	orrs	r3, r2
 80081c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00a      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80081d6:	4b37      	ldr	r3, [pc, #220]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081dc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081e4:	4933      	ldr	r1, [pc, #204]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081e6:	4313      	orrs	r3, r2
 80081e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00a      	beq.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081f8:	4b2e      	ldr	r3, [pc, #184]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081fe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008206:	492b      	ldr	r1, [pc, #172]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008208:	4313      	orrs	r3, r2
 800820a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d011      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800821a:	4b26      	ldr	r3, [pc, #152]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800821c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008220:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008228:	4922      	ldr	r1, [pc, #136]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800822a:	4313      	orrs	r3, r2
 800822c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008234:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008238:	d101      	bne.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800823a:	2301      	movs	r3, #1
 800823c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0308 	and.w	r3, r3, #8
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800824a:	2301      	movs	r3, #1
 800824c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800825a:	4b16      	ldr	r3, [pc, #88]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800825c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008260:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008268:	4912      	ldr	r1, [pc, #72]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800826a:	4313      	orrs	r3, r2
 800826c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00b      	beq.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800827c:	4b0d      	ldr	r3, [pc, #52]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800827e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008282:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800828c:	4909      	ldr	r1, [pc, #36]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828e:	4313      	orrs	r3, r2
 8008290:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d006      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 80d9 	beq.w	800845a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80082a8:	4b02      	ldr	r3, [pc, #8]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a01      	ldr	r2, [pc, #4]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082b2:	e001      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80082b4:	40023800 	.word	0x40023800
 80082b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ba:	f7fc fe39 	bl	8004f30 <HAL_GetTick>
 80082be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082c0:	e008      	b.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082c2:	f7fc fe35 	bl	8004f30 <HAL_GetTick>
 80082c6:	4602      	mov	r2, r0
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	2b64      	cmp	r3, #100	@ 0x64
 80082ce:	d901      	bls.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082d0:	2303      	movs	r3, #3
 80082d2:	e194      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082d4:	4b6c      	ldr	r3, [pc, #432]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1f0      	bne.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f003 0301 	and.w	r3, r3, #1
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d021      	beq.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d11d      	bne.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80082f4:	4b64      	ldr	r3, [pc, #400]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082fa:	0c1b      	lsrs	r3, r3, #16
 80082fc:	f003 0303 	and.w	r3, r3, #3
 8008300:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008302:	4b61      	ldr	r3, [pc, #388]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008304:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008308:	0e1b      	lsrs	r3, r3, #24
 800830a:	f003 030f 	and.w	r3, r3, #15
 800830e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	019a      	lsls	r2, r3, #6
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	041b      	lsls	r3, r3, #16
 800831a:	431a      	orrs	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	061b      	lsls	r3, r3, #24
 8008320:	431a      	orrs	r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	071b      	lsls	r3, r3, #28
 8008328:	4957      	ldr	r1, [pc, #348]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800832a:	4313      	orrs	r3, r2
 800832c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008338:	2b00      	cmp	r3, #0
 800833a:	d004      	beq.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008340:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008344:	d00a      	beq.n	800835c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800834e:	2b00      	cmp	r3, #0
 8008350:	d02e      	beq.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008356:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800835a:	d129      	bne.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800835c:	4b4a      	ldr	r3, [pc, #296]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800835e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008362:	0c1b      	lsrs	r3, r3, #16
 8008364:	f003 0303 	and.w	r3, r3, #3
 8008368:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800836a:	4b47      	ldr	r3, [pc, #284]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800836c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008370:	0f1b      	lsrs	r3, r3, #28
 8008372:	f003 0307 	and.w	r3, r3, #7
 8008376:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	019a      	lsls	r2, r3, #6
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	041b      	lsls	r3, r3, #16
 8008382:	431a      	orrs	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	061b      	lsls	r3, r3, #24
 800838a:	431a      	orrs	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	071b      	lsls	r3, r3, #28
 8008390:	493d      	ldr	r1, [pc, #244]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008392:	4313      	orrs	r3, r2
 8008394:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008398:	4b3b      	ldr	r3, [pc, #236]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800839e:	f023 021f 	bic.w	r2, r3, #31
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a6:	3b01      	subs	r3, #1
 80083a8:	4937      	ldr	r1, [pc, #220]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083aa:	4313      	orrs	r3, r2
 80083ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d01d      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80083bc:	4b32      	ldr	r3, [pc, #200]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083c2:	0e1b      	lsrs	r3, r3, #24
 80083c4:	f003 030f 	and.w	r3, r3, #15
 80083c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80083ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083d0:	0f1b      	lsrs	r3, r3, #28
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	019a      	lsls	r2, r3, #6
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	041b      	lsls	r3, r3, #16
 80083e4:	431a      	orrs	r2, r3
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	061b      	lsls	r3, r3, #24
 80083ea:	431a      	orrs	r2, r3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	071b      	lsls	r3, r3, #28
 80083f0:	4925      	ldr	r1, [pc, #148]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083f2:	4313      	orrs	r3, r2
 80083f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d011      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	019a      	lsls	r2, r3, #6
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	041b      	lsls	r3, r3, #16
 8008410:	431a      	orrs	r2, r3
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	061b      	lsls	r3, r3, #24
 8008418:	431a      	orrs	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	071b      	lsls	r3, r3, #28
 8008420:	4919      	ldr	r1, [pc, #100]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008422:	4313      	orrs	r3, r2
 8008424:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008428:	4b17      	ldr	r3, [pc, #92]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a16      	ldr	r2, [pc, #88]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800842e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008432:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008434:	f7fc fd7c 	bl	8004f30 <HAL_GetTick>
 8008438:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800843a:	e008      	b.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800843c:	f7fc fd78 	bl	8004f30 <HAL_GetTick>
 8008440:	4602      	mov	r2, r0
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	1ad3      	subs	r3, r2, r3
 8008446:	2b64      	cmp	r3, #100	@ 0x64
 8008448:	d901      	bls.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800844a:	2303      	movs	r3, #3
 800844c:	e0d7      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800844e:	4b0e      	ldr	r3, [pc, #56]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008456:	2b00      	cmp	r3, #0
 8008458:	d0f0      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	2b01      	cmp	r3, #1
 800845e:	f040 80cd 	bne.w	80085fc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008462:	4b09      	ldr	r3, [pc, #36]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a08      	ldr	r2, [pc, #32]	@ (8008488 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008468:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800846c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800846e:	f7fc fd5f 	bl	8004f30 <HAL_GetTick>
 8008472:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008474:	e00a      	b.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008476:	f7fc fd5b 	bl	8004f30 <HAL_GetTick>
 800847a:	4602      	mov	r2, r0
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	1ad3      	subs	r3, r2, r3
 8008480:	2b64      	cmp	r3, #100	@ 0x64
 8008482:	d903      	bls.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e0ba      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008488:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800848c:	4b5e      	ldr	r3, [pc, #376]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008494:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008498:	d0ed      	beq.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d003      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x682>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d009      	beq.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d02e      	beq.n	8008518 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d12a      	bne.n	8008518 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80084c2:	4b51      	ldr	r3, [pc, #324]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c8:	0c1b      	lsrs	r3, r3, #16
 80084ca:	f003 0303 	and.w	r3, r3, #3
 80084ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80084d0:	4b4d      	ldr	r3, [pc, #308]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084d6:	0f1b      	lsrs	r3, r3, #28
 80084d8:	f003 0307 	and.w	r3, r3, #7
 80084dc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	019a      	lsls	r2, r3, #6
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	041b      	lsls	r3, r3, #16
 80084e8:	431a      	orrs	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	699b      	ldr	r3, [r3, #24]
 80084ee:	061b      	lsls	r3, r3, #24
 80084f0:	431a      	orrs	r2, r3
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	071b      	lsls	r3, r3, #28
 80084f6:	4944      	ldr	r1, [pc, #272]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80084fe:	4b42      	ldr	r3, [pc, #264]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008504:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800850c:	3b01      	subs	r3, #1
 800850e:	021b      	lsls	r3, r3, #8
 8008510:	493d      	ldr	r1, [pc, #244]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008512:	4313      	orrs	r3, r2
 8008514:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008520:	2b00      	cmp	r3, #0
 8008522:	d022      	beq.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800852c:	d11d      	bne.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800852e:	4b36      	ldr	r3, [pc, #216]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008534:	0e1b      	lsrs	r3, r3, #24
 8008536:	f003 030f 	and.w	r3, r3, #15
 800853a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800853c:	4b32      	ldr	r3, [pc, #200]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800853e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008542:	0f1b      	lsrs	r3, r3, #28
 8008544:	f003 0307 	and.w	r3, r3, #7
 8008548:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	019a      	lsls	r2, r3, #6
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a1b      	ldr	r3, [r3, #32]
 8008554:	041b      	lsls	r3, r3, #16
 8008556:	431a      	orrs	r2, r3
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	061b      	lsls	r3, r3, #24
 800855c:	431a      	orrs	r2, r3
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	071b      	lsls	r3, r3, #28
 8008562:	4929      	ldr	r1, [pc, #164]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008564:	4313      	orrs	r3, r2
 8008566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f003 0308 	and.w	r3, r3, #8
 8008572:	2b00      	cmp	r3, #0
 8008574:	d028      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008576:	4b24      	ldr	r3, [pc, #144]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800857c:	0e1b      	lsrs	r3, r3, #24
 800857e:	f003 030f 	and.w	r3, r3, #15
 8008582:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008584:	4b20      	ldr	r3, [pc, #128]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800858a:	0c1b      	lsrs	r3, r3, #16
 800858c:	f003 0303 	and.w	r3, r3, #3
 8008590:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	019a      	lsls	r2, r3, #6
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	041b      	lsls	r3, r3, #16
 800859c:	431a      	orrs	r2, r3
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	061b      	lsls	r3, r3, #24
 80085a2:	431a      	orrs	r2, r3
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	69db      	ldr	r3, [r3, #28]
 80085a8:	071b      	lsls	r3, r3, #28
 80085aa:	4917      	ldr	r1, [pc, #92]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085ac:	4313      	orrs	r3, r2
 80085ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80085b2:	4b15      	ldr	r3, [pc, #84]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c0:	4911      	ldr	r1, [pc, #68]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085c2:	4313      	orrs	r3, r2
 80085c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80085c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a0e      	ldr	r2, [pc, #56]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085d4:	f7fc fcac 	bl	8004f30 <HAL_GetTick>
 80085d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085da:	e008      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80085dc:	f7fc fca8 	bl	8004f30 <HAL_GetTick>
 80085e0:	4602      	mov	r2, r0
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	2b64      	cmp	r3, #100	@ 0x64
 80085e8:	d901      	bls.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085ea:	2303      	movs	r3, #3
 80085ec:	e007      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085ee:	4b06      	ldr	r3, [pc, #24]	@ (8008608 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085fa:	d1ef      	bne.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80085fc:	2300      	movs	r3, #0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3720      	adds	r7, #32
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	40023800 	.word	0x40023800

0800860c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800860c:	b480      	push	{r7}
 800860e:	b087      	sub	sp, #28
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8008618:	2300      	movs	r3, #0
 800861a:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008620:	2300      	movs	r3, #0
 8008622:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800862a:	f040 808d 	bne.w	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800862e:	4b93      	ldr	r3, [pc, #588]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008630:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008634:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800863c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008644:	d07c      	beq.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800864c:	d87b      	bhi.n	8008746 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d004      	beq.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800865a:	d039      	beq.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800865c:	e073      	b.n	8008746 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800865e:	4b87      	ldr	r3, [pc, #540]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008666:	2b00      	cmp	r3, #0
 8008668:	d108      	bne.n	800867c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800866a:	4b84      	ldr	r3, [pc, #528]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008672:	4a83      	ldr	r2, [pc, #524]	@ (8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008674:	fbb2 f3f3 	udiv	r3, r2, r3
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	e007      	b.n	800868c <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800867c:	4b7f      	ldr	r3, [pc, #508]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008684:	4a7f      	ldr	r2, [pc, #508]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008686:	fbb2 f3f3 	udiv	r3, r2, r3
 800868a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800868c:	4b7b      	ldr	r3, [pc, #492]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800868e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008692:	0e1b      	lsrs	r3, r3, #24
 8008694:	f003 030f 	and.w	r3, r3, #15
 8008698:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800869a:	4b78      	ldr	r3, [pc, #480]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800869c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a0:	099b      	lsrs	r3, r3, #6
 80086a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086a6:	693a      	ldr	r2, [r7, #16]
 80086a8:	fb03 f202 	mul.w	r2, r3, r2
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80086b4:	4b71      	ldr	r3, [pc, #452]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086ba:	0a1b      	lsrs	r3, r3, #8
 80086bc:	f003 031f 	and.w	r3, r3, #31
 80086c0:	3301      	adds	r3, #1
 80086c2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086cc:	617b      	str	r3, [r7, #20]
        break;
 80086ce:	e03b      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80086d0:	4b6a      	ldr	r3, [pc, #424]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d108      	bne.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80086dc:	4b67      	ldr	r3, [pc, #412]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086e4:	4a66      	ldr	r2, [pc, #408]	@ (8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80086e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80086ea:	613b      	str	r3, [r7, #16]
 80086ec:	e007      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80086ee:	4b63      	ldr	r3, [pc, #396]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086f6:	4a63      	ldr	r2, [pc, #396]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80086f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086fc:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80086fe:	4b5f      	ldr	r3, [pc, #380]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008700:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008704:	0e1b      	lsrs	r3, r3, #24
 8008706:	f003 030f 	and.w	r3, r3, #15
 800870a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800870c:	4b5b      	ldr	r3, [pc, #364]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800870e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008712:	099b      	lsrs	r3, r3, #6
 8008714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008718:	693a      	ldr	r2, [r7, #16]
 800871a:	fb03 f202 	mul.w	r2, r3, r2
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	fbb2 f3f3 	udiv	r3, r2, r3
 8008724:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8008726:	4b55      	ldr	r3, [pc, #340]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800872c:	f003 031f 	and.w	r3, r3, #31
 8008730:	3301      	adds	r3, #1
 8008732:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	fbb2 f3f3 	udiv	r3, r2, r3
 800873c:	617b      	str	r3, [r7, #20]
        break;
 800873e:	e003      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008740:	4b51      	ldr	r3, [pc, #324]	@ (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008742:	617b      	str	r3, [r7, #20]
        break;
 8008744:	e000      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8008746:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800874e:	f040 808d 	bne.w	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008752:	4b4a      	ldr	r3, [pc, #296]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008758:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008760:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008768:	d07c      	beq.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008770:	d87b      	bhi.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d004      	beq.n	8008782 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800877e:	d039      	beq.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008780:	e073      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008782:	4b3e      	ldr	r3, [pc, #248]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d108      	bne.n	80087a0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800878e:	4b3b      	ldr	r3, [pc, #236]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008796:	4a3a      	ldr	r2, [pc, #232]	@ (8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008798:	fbb2 f3f3 	udiv	r3, r2, r3
 800879c:	613b      	str	r3, [r7, #16]
 800879e:	e007      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80087a0:	4b36      	ldr	r3, [pc, #216]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087a8:	4a36      	ldr	r2, [pc, #216]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80087aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ae:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80087b0:	4b32      	ldr	r3, [pc, #200]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087b6:	0e1b      	lsrs	r3, r3, #24
 80087b8:	f003 030f 	and.w	r3, r3, #15
 80087bc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80087be:	4b2f      	ldr	r3, [pc, #188]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087c4:	099b      	lsrs	r3, r3, #6
 80087c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ca:	693a      	ldr	r2, [r7, #16]
 80087cc:	fb03 f202 	mul.w	r2, r3, r2
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80087d6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80087d8:	4b28      	ldr	r3, [pc, #160]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087de:	0a1b      	lsrs	r3, r3, #8
 80087e0:	f003 031f 	and.w	r3, r3, #31
 80087e4:	3301      	adds	r3, #1
 80087e6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f0:	617b      	str	r3, [r7, #20]
        break;
 80087f2:	e03b      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80087f4:	4b21      	ldr	r3, [pc, #132]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d108      	bne.n	8008812 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008800:	4b1e      	ldr	r3, [pc, #120]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008808:	4a1d      	ldr	r2, [pc, #116]	@ (8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800880a:	fbb2 f3f3 	udiv	r3, r2, r3
 800880e:	613b      	str	r3, [r7, #16]
 8008810:	e007      	b.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008812:	4b1a      	ldr	r3, [pc, #104]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800881a:	4a1a      	ldr	r2, [pc, #104]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800881c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008820:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008822:	4b16      	ldr	r3, [pc, #88]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008824:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008828:	0e1b      	lsrs	r3, r3, #24
 800882a:	f003 030f 	and.w	r3, r3, #15
 800882e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008830:	4b12      	ldr	r3, [pc, #72]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008832:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008836:	099b      	lsrs	r3, r3, #6
 8008838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	fb03 f202 	mul.w	r2, r3, r2
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	fbb2 f3f3 	udiv	r3, r2, r3
 8008848:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800884a:	4b0c      	ldr	r3, [pc, #48]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800884c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008850:	f003 031f 	and.w	r3, r3, #31
 8008854:	3301      	adds	r3, #1
 8008856:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008858:	697a      	ldr	r2, [r7, #20]
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008860:	617b      	str	r3, [r7, #20]
        break;
 8008862:	e003      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008864:	4b08      	ldr	r3, [pc, #32]	@ (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008866:	617b      	str	r3, [r7, #20]
        break;
 8008868:	e000      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800886a:	bf00      	nop
      }
    }
  }

  return frequency;
 800886c:	697b      	ldr	r3, [r7, #20]
}
 800886e:	4618      	mov	r0, r3
 8008870:	371c      	adds	r7, #28
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	40023800 	.word	0x40023800
 8008880:	00f42400 	.word	0x00f42400
 8008884:	017d7840 	.word	0x017d7840
 8008888:	00bb8000 	.word	0x00bb8000

0800888c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d101      	bne.n	800889e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e071      	b.n	8008982 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	7f5b      	ldrb	r3, [r3, #29]
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d105      	bne.n	80088b4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7fb f956 	bl	8003b60 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2202      	movs	r2, #2
 80088b8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	f003 0310 	and.w	r3, r3, #16
 80088c4:	2b10      	cmp	r3, #16
 80088c6:	d053      	beq.n	8008970 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	22ca      	movs	r2, #202	@ 0xca
 80088ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2253      	movs	r2, #83	@ 0x53
 80088d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 fac7 	bl	8008e6c <RTC_EnterInitMode>
 80088de:	4603      	mov	r3, r0
 80088e0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80088e2:	7bfb      	ldrb	r3, [r7, #15]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d12a      	bne.n	800893e <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	6899      	ldr	r1, [r3, #8]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	4b26      	ldr	r3, [pc, #152]	@ (800898c <HAL_RTC_Init+0x100>)
 80088f4:	400b      	ands	r3, r1
 80088f6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	6899      	ldr	r1, [r3, #8]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	691b      	ldr	r3, [r3, #16]
 8008906:	431a      	orrs	r2, r3
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	695b      	ldr	r3, [r3, #20]
 800890c:	431a      	orrs	r2, r3
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	430a      	orrs	r2, r1
 8008914:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	68d2      	ldr	r2, [r2, #12]
 800891e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6919      	ldr	r1, [r3, #16]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	041a      	lsls	r2, r3, #16
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	430a      	orrs	r2, r1
 8008932:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f000 fad0 	bl	8008eda <RTC_ExitInitMode>
 800893a:	4603      	mov	r3, r0
 800893c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800893e:	7bfb      	ldrb	r3, [r7, #15]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d110      	bne.n	8008966 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f022 0208 	bic.w	r2, r2, #8
 8008952:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	699a      	ldr	r2, [r3, #24]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	22ff      	movs	r2, #255	@ 0xff
 800896c:	625a      	str	r2, [r3, #36]	@ 0x24
 800896e:	e001      	b.n	8008974 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008970:	2300      	movs	r3, #0
 8008972:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008974:	7bfb      	ldrb	r3, [r7, #15]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d102      	bne.n	8008980 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008980:	7bfb      	ldrb	r3, [r7, #15]
}
 8008982:	4618      	mov	r0, r3
 8008984:	3710      	adds	r7, #16
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	ff8fffbf 	.word	0xff8fffbf

08008990 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008990:	b590      	push	{r4, r7, lr}
 8008992:	b087      	sub	sp, #28
 8008994:	af00      	add	r7, sp, #0
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800899c:	2300      	movs	r3, #0
 800899e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	7f1b      	ldrb	r3, [r3, #28]
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d101      	bne.n	80089ac <HAL_RTC_SetTime+0x1c>
 80089a8:	2302      	movs	r3, #2
 80089aa:	e085      	b.n	8008ab8 <HAL_RTC_SetTime+0x128>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2201      	movs	r2, #1
 80089b0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2202      	movs	r2, #2
 80089b6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d126      	bne.n	8008a0c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d102      	bne.n	80089d2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	2200      	movs	r2, #0
 80089d0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	4618      	mov	r0, r3
 80089d8:	f000 faa4 	bl	8008f24 <RTC_ByteToBcd2>
 80089dc:	4603      	mov	r3, r0
 80089de:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	785b      	ldrb	r3, [r3, #1]
 80089e4:	4618      	mov	r0, r3
 80089e6:	f000 fa9d 	bl	8008f24 <RTC_ByteToBcd2>
 80089ea:	4603      	mov	r3, r0
 80089ec:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80089ee:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	789b      	ldrb	r3, [r3, #2]
 80089f4:	4618      	mov	r0, r3
 80089f6:	f000 fa95 	bl	8008f24 <RTC_ByteToBcd2>
 80089fa:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80089fc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	78db      	ldrb	r3, [r3, #3]
 8008a04:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008a06:	4313      	orrs	r3, r2
 8008a08:	617b      	str	r3, [r7, #20]
 8008a0a:	e018      	b.n	8008a3e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d102      	bne.n	8008a20 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	785b      	ldrb	r3, [r3, #1]
 8008a2a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008a2c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008a32:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	78db      	ldrb	r3, [r3, #3]
 8008a38:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	22ca      	movs	r2, #202	@ 0xca
 8008a44:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2253      	movs	r2, #83	@ 0x53
 8008a4c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008a4e:	68f8      	ldr	r0, [r7, #12]
 8008a50:	f000 fa0c 	bl	8008e6c <RTC_EnterInitMode>
 8008a54:	4603      	mov	r3, r0
 8008a56:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008a58:	7cfb      	ldrb	r3, [r7, #19]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d11e      	bne.n	8008a9c <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	6979      	ldr	r1, [r7, #20]
 8008a64:	4b16      	ldr	r3, [pc, #88]	@ (8008ac0 <HAL_RTC_SetTime+0x130>)
 8008a66:	400b      	ands	r3, r1
 8008a68:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	689a      	ldr	r2, [r3, #8]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008a78:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	6899      	ldr	r1, [r3, #8]
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	68da      	ldr	r2, [r3, #12]
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	691b      	ldr	r3, [r3, #16]
 8008a88:	431a      	orrs	r2, r3
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	430a      	orrs	r2, r1
 8008a90:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008a92:	68f8      	ldr	r0, [r7, #12]
 8008a94:	f000 fa21 	bl	8008eda <RTC_ExitInitMode>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008a9c:	7cfb      	ldrb	r3, [r7, #19]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d102      	bne.n	8008aa8 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	22ff      	movs	r2, #255	@ 0xff
 8008aae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	771a      	strb	r2, [r3, #28]

  return status;
 8008ab6:	7cfb      	ldrb	r3, [r7, #19]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	371c      	adds	r7, #28
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd90      	pop	{r4, r7, pc}
 8008ac0:	007f7f7f 	.word	0x007f7f7f

08008ac4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008ac4:	b590      	push	{r4, r7, lr}
 8008ac6:	b087      	sub	sp, #28
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	7f1b      	ldrb	r3, [r3, #28]
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d101      	bne.n	8008ae0 <HAL_RTC_SetDate+0x1c>
 8008adc:	2302      	movs	r3, #2
 8008ade:	e06f      	b.n	8008bc0 <HAL_RTC_SetDate+0xfc>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2202      	movs	r2, #2
 8008aea:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10e      	bne.n	8008b10 <HAL_RTC_SetDate+0x4c>
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	785b      	ldrb	r3, [r3, #1]
 8008af6:	f003 0310 	and.w	r3, r3, #16
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d008      	beq.n	8008b10 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	785b      	ldrb	r3, [r3, #1]
 8008b02:	f023 0310 	bic.w	r3, r3, #16
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	330a      	adds	r3, #10
 8008b0a:	b2da      	uxtb	r2, r3
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d11c      	bne.n	8008b50 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	78db      	ldrb	r3, [r3, #3]
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f000 fa02 	bl	8008f24 <RTC_ByteToBcd2>
 8008b20:	4603      	mov	r3, r0
 8008b22:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	785b      	ldrb	r3, [r3, #1]
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f000 f9fb 	bl	8008f24 <RTC_ByteToBcd2>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b32:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	789b      	ldrb	r3, [r3, #2]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f000 f9f3 	bl	8008f24 <RTC_ByteToBcd2>
 8008b3e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b40:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	617b      	str	r3, [r7, #20]
 8008b4e:	e00e      	b.n	8008b6e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	78db      	ldrb	r3, [r3, #3]
 8008b54:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	785b      	ldrb	r3, [r3, #1]
 8008b5a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b5c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008b62:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	22ca      	movs	r2, #202	@ 0xca
 8008b74:	625a      	str	r2, [r3, #36]	@ 0x24
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2253      	movs	r2, #83	@ 0x53
 8008b7c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 f974 	bl	8008e6c <RTC_EnterInitMode>
 8008b84:	4603      	mov	r3, r0
 8008b86:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008b88:	7cfb      	ldrb	r3, [r7, #19]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d10a      	bne.n	8008ba4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	6979      	ldr	r1, [r7, #20]
 8008b94:	4b0c      	ldr	r3, [pc, #48]	@ (8008bc8 <HAL_RTC_SetDate+0x104>)
 8008b96:	400b      	ands	r3, r1
 8008b98:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f000 f99d 	bl	8008eda <RTC_ExitInitMode>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008ba4:	7cfb      	ldrb	r3, [r7, #19]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d102      	bne.n	8008bb0 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2201      	movs	r2, #1
 8008bae:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	22ff      	movs	r2, #255	@ 0xff
 8008bb6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	771a      	strb	r2, [r3, #28]

  return status;
 8008bbe:	7cfb      	ldrb	r3, [r7, #19]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	371c      	adds	r7, #28
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd90      	pop	{r4, r7, pc}
 8008bc8:	00ffff3f 	.word	0x00ffff3f

08008bcc <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008bcc:	b590      	push	{r4, r7, lr}
 8008bce:	b089      	sub	sp, #36	@ 0x24
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8008be0:	2300      	movs	r3, #0
 8008be2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	7f1b      	ldrb	r3, [r3, #28]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d101      	bne.n	8008bf0 <HAL_RTC_SetAlarm+0x24>
 8008bec:	2302      	movs	r3, #2
 8008bee:	e113      	b.n	8008e18 <HAL_RTC_SetAlarm+0x24c>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2202      	movs	r2, #2
 8008bfa:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d137      	bne.n	8008c72 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d102      	bne.n	8008c16 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	2200      	movs	r2, #0
 8008c14:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f000 f982 	bl	8008f24 <RTC_ByteToBcd2>
 8008c20:	4603      	mov	r3, r0
 8008c22:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	785b      	ldrb	r3, [r3, #1]
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f000 f97b 	bl	8008f24 <RTC_ByteToBcd2>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c32:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	789b      	ldrb	r3, [r3, #2]
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f000 f973 	bl	8008f24 <RTC_ByteToBcd2>
 8008c3e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008c40:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	78db      	ldrb	r3, [r3, #3]
 8008c48:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008c4a:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 f965 	bl	8008f24 <RTC_ByteToBcd2>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8008c5e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008c66:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	61fb      	str	r3, [r7, #28]
 8008c70:	e023      	b.n	8008cba <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d102      	bne.n	8008c86 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2200      	movs	r2, #0
 8008c84:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	785b      	ldrb	r3, [r3, #1]
 8008c90:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008c92:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008c94:	68ba      	ldr	r2, [r7, #8]
 8008c96:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008c98:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	78db      	ldrb	r3, [r3, #3]
 8008c9e:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008ca0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008ca8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8008caa:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008cb0:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	22ca      	movs	r2, #202	@ 0xca
 8008ccc:	625a      	str	r2, [r3, #36]	@ 0x24
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2253      	movs	r2, #83	@ 0x53
 8008cd4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cde:	d148      	bne.n	8008d72 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	689a      	ldr	r2, [r3, #8]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008cee:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	689a      	ldr	r2, [r3, #8]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008cfe:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	b2da      	uxtb	r2, r3
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008d10:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d12:	f7fc f90d 	bl	8004f30 <HAL_GetTick>
 8008d16:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008d18:	e013      	b.n	8008d42 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d1a:	f7fc f909 	bl	8004f30 <HAL_GetTick>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	69bb      	ldr	r3, [r7, #24]
 8008d22:	1ad3      	subs	r3, r2, r3
 8008d24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d28:	d90b      	bls.n	8008d42 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	22ff      	movs	r2, #255	@ 0xff
 8008d30:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2203      	movs	r2, #3
 8008d36:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008d3e:	2303      	movs	r3, #3
 8008d40:	e06a      	b.n	8008e18 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f003 0301 	and.w	r3, r3, #1
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d0e4      	beq.n	8008d1a <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	69fa      	ldr	r2, [r7, #28]
 8008d56:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	697a      	ldr	r2, [r7, #20]
 8008d5e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	689a      	ldr	r2, [r3, #8]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d6e:	609a      	str	r2, [r3, #8]
 8008d70:	e047      	b.n	8008e02 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689a      	ldr	r2, [r3, #8]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008d80:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	689a      	ldr	r2, [r3, #8]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d90:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	b2da      	uxtb	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008da2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008da4:	f7fc f8c4 	bl	8004f30 <HAL_GetTick>
 8008da8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008daa:	e013      	b.n	8008dd4 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008dac:	f7fc f8c0 	bl	8004f30 <HAL_GetTick>
 8008db0:	4602      	mov	r2, r0
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	1ad3      	subs	r3, r2, r3
 8008db6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008dba:	d90b      	bls.n	8008dd4 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	22ff      	movs	r2, #255	@ 0xff
 8008dc2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2203      	movs	r2, #3
 8008dc8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	e021      	b.n	8008e18 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	f003 0302 	and.w	r3, r3, #2
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d0e4      	beq.n	8008dac <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	69fa      	ldr	r2, [r7, #28]
 8008de8:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	689a      	ldr	r2, [r3, #8]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e00:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	22ff      	movs	r2, #255	@ 0xff
 8008e08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008e16:	2300      	movs	r3, #0
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3724      	adds	r7, #36	@ 0x24
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd90      	pop	{r4, r7, pc}

08008e20 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a0d      	ldr	r2, [pc, #52]	@ (8008e68 <HAL_RTC_WaitForSynchro+0x48>)
 8008e32:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e34:	f7fc f87c 	bl	8004f30 <HAL_GetTick>
 8008e38:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008e3a:	e009      	b.n	8008e50 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e3c:	f7fc f878 	bl	8004f30 <HAL_GetTick>
 8008e40:	4602      	mov	r2, r0
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	1ad3      	subs	r3, r2, r3
 8008e46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e4a:	d901      	bls.n	8008e50 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	e007      	b.n	8008e60 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	f003 0320 	and.w	r3, r3, #32
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d0ee      	beq.n	8008e3c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3710      	adds	r7, #16
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	0001ff5f 	.word	0x0001ff5f

08008e6c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b084      	sub	sp, #16
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d122      	bne.n	8008ed0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	68da      	ldr	r2, [r3, #12]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008e98:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008e9a:	f7fc f849 	bl	8004f30 <HAL_GetTick>
 8008e9e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008ea0:	e00c      	b.n	8008ebc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008ea2:	f7fc f845 	bl	8004f30 <HAL_GetTick>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008eb0:	d904      	bls.n	8008ebc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2204      	movs	r2, #4
 8008eb6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d102      	bne.n	8008ed0 <RTC_EnterInitMode+0x64>
 8008eca:	7bfb      	ldrb	r3, [r7, #15]
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d1e8      	bne.n	8008ea2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}

08008eda <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008eda:	b580      	push	{r7, lr}
 8008edc:	b084      	sub	sp, #16
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	68da      	ldr	r2, [r3, #12]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ef4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	f003 0320 	and.w	r3, r3, #32
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10a      	bne.n	8008f1a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f7ff ff8b 	bl	8008e20 <HAL_RTC_WaitForSynchro>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d004      	beq.n	8008f1a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2204      	movs	r2, #4
 8008f14:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008f32:	e005      	b.n	8008f40 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	3301      	adds	r3, #1
 8008f38:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008f3a:	79fb      	ldrb	r3, [r7, #7]
 8008f3c:	3b0a      	subs	r3, #10
 8008f3e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008f40:	79fb      	ldrb	r3, [r7, #7]
 8008f42:	2b09      	cmp	r3, #9
 8008f44:	d8f6      	bhi.n	8008f34 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	011b      	lsls	r3, r3, #4
 8008f4c:	b2da      	uxtb	r2, r3
 8008f4e:	79fb      	ldrb	r3, [r7, #7]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	b2db      	uxtb	r3, r3
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3714      	adds	r7, #20
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	60b9      	str	r1, [r7, #8]
 8008f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	7f1b      	ldrb	r3, [r3, #28]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d101      	bne.n	8008f7c <HAL_RTCEx_SetTimeStamp+0x1c>
 8008f78:	2302      	movs	r3, #2
 8008f7a:	e050      	b.n	800901e <HAL_RTCEx_SetTimeStamp+0xbe>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2202      	movs	r2, #2
 8008f86:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f022 0206 	bic.w	r2, r2, #6
 8008f96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	430a      	orrs	r2, r1
 8008fa6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	689a      	ldr	r2, [r3, #8]
 8008fae:	4b1f      	ldr	r3, [pc, #124]	@ (800902c <HAL_RTCEx_SetTimeStamp+0xcc>)
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 8008fb4:	697a      	ldr	r2, [r7, #20]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	22ca      	movs	r2, #202	@ 0xca
 8008fc2:	625a      	str	r2, [r3, #36]	@ 0x24
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2253      	movs	r2, #83	@ 0x53
 8008fca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	697a      	ldr	r2, [r7, #20]
 8008fd2:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 8008fe4:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	b2da      	uxtb	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 8008ff6:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	689a      	ldr	r2, [r3, #8]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009006:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	22ff      	movs	r2, #255	@ 0xff
 800900e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2201      	movs	r2, #1
 8009014:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	371c      	adds	r7, #28
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr
 800902a:	bf00      	nop
 800902c:	fffff7f7 	.word	0xfffff7f7

08009030 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b088      	sub	sp, #32
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8009038:	2300      	movs	r3, #0
 800903a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800903c:	2300      	movs	r3, #0
 800903e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8009040:	2300      	movs	r3, #0
 8009042:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800904a:	2301      	movs	r3, #1
 800904c:	e156      	b.n	80092fc <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009054:	b2db      	uxtb	r3, r3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d106      	bne.n	8009068 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f7fa fe52 	bl	8003d0c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2202      	movs	r2, #2
 800906c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 f95b 	bl	800932c <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	2b02      	cmp	r3, #2
 800907c:	d00c      	beq.n	8009098 <HAL_SAI_Init+0x68>
 800907e:	2b02      	cmp	r3, #2
 8009080:	d80d      	bhi.n	800909e <HAL_SAI_Init+0x6e>
 8009082:	2b00      	cmp	r3, #0
 8009084:	d002      	beq.n	800908c <HAL_SAI_Init+0x5c>
 8009086:	2b01      	cmp	r3, #1
 8009088:	d003      	beq.n	8009092 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800908a:	e008      	b.n	800909e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800908c:	2300      	movs	r3, #0
 800908e:	61fb      	str	r3, [r7, #28]
      break;
 8009090:	e006      	b.n	80090a0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009092:	2310      	movs	r3, #16
 8009094:	61fb      	str	r3, [r7, #28]
      break;
 8009096:	e003      	b.n	80090a0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009098:	2320      	movs	r3, #32
 800909a:	61fb      	str	r3, [r7, #28]
      break;
 800909c:	e000      	b.n	80090a0 <HAL_SAI_Init+0x70>
      break;
 800909e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	2b03      	cmp	r3, #3
 80090a6:	d81e      	bhi.n	80090e6 <HAL_SAI_Init+0xb6>
 80090a8:	a201      	add	r2, pc, #4	@ (adr r2, 80090b0 <HAL_SAI_Init+0x80>)
 80090aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ae:	bf00      	nop
 80090b0:	080090c1 	.word	0x080090c1
 80090b4:	080090c7 	.word	0x080090c7
 80090b8:	080090cf 	.word	0x080090cf
 80090bc:	080090d7 	.word	0x080090d7
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 80090c0:	2300      	movs	r3, #0
 80090c2:	617b      	str	r3, [r7, #20]
    }
    break;
 80090c4:	e010      	b.n	80090e8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80090c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090ca:	617b      	str	r3, [r7, #20]
    }
    break;
 80090cc:	e00c      	b.n	80090e8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80090ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090d2:	617b      	str	r3, [r7, #20]
    }
    break;
 80090d4:	e008      	b.n	80090e8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80090d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090da:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	f043 0301 	orr.w	r3, r3, #1
 80090e2:	61fb      	str	r3, [r7, #28]
    }
    break;
 80090e4:	e000      	b.n	80090e8 <HAL_SAI_Init+0xb8>
    default:
      break;
 80090e6:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a85      	ldr	r2, [pc, #532]	@ (8009304 <HAL_SAI_Init+0x2d4>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d004      	beq.n	80090fc <HAL_SAI_Init+0xcc>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a84      	ldr	r2, [pc, #528]	@ (8009308 <HAL_SAI_Init+0x2d8>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d103      	bne.n	8009104 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80090fc:	4a83      	ldr	r2, [pc, #524]	@ (800930c <HAL_SAI_Init+0x2dc>)
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	6013      	str	r3, [r2, #0]
 8009102:	e002      	b.n	800910a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009104:	4a82      	ldr	r2, [pc, #520]	@ (8009310 <HAL_SAI_Init+0x2e0>)
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	69db      	ldr	r3, [r3, #28]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d04c      	beq.n	80091ac <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8009112:	2300      	movs	r3, #0
 8009114:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a7a      	ldr	r2, [pc, #488]	@ (8009304 <HAL_SAI_Init+0x2d4>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d004      	beq.n	800912a <HAL_SAI_Init+0xfa>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a78      	ldr	r2, [pc, #480]	@ (8009308 <HAL_SAI_Init+0x2d8>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d104      	bne.n	8009134 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800912a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800912e:	f7ff fa6d 	bl	800860c <HAL_RCCEx_GetPeriphCLKFreq>
 8009132:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a76      	ldr	r2, [pc, #472]	@ (8009314 <HAL_SAI_Init+0x2e4>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d004      	beq.n	8009148 <HAL_SAI_Init+0x118>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a75      	ldr	r2, [pc, #468]	@ (8009318 <HAL_SAI_Init+0x2e8>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d104      	bne.n	8009152 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009148:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800914c:	f7ff fa5e 	bl	800860c <HAL_RCCEx_GetPeriphCLKFreq>
 8009150:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	4613      	mov	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4413      	add	r3, r2
 800915a:	005b      	lsls	r3, r3, #1
 800915c:	461a      	mov	r2, r3
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	69db      	ldr	r3, [r3, #28]
 8009162:	025b      	lsls	r3, r3, #9
 8009164:	fbb2 f3f3 	udiv	r3, r2, r3
 8009168:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	4a6b      	ldr	r2, [pc, #428]	@ (800931c <HAL_SAI_Init+0x2ec>)
 800916e:	fba2 2303 	umull	r2, r3, r2, r3
 8009172:	08da      	lsrs	r2, r3, #3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8009178:	68f9      	ldr	r1, [r7, #12]
 800917a:	4b68      	ldr	r3, [pc, #416]	@ (800931c <HAL_SAI_Init+0x2ec>)
 800917c:	fba3 2301 	umull	r2, r3, r3, r1
 8009180:	08da      	lsrs	r2, r3, #3
 8009182:	4613      	mov	r3, r2
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	4413      	add	r3, r2
 8009188:	005b      	lsls	r3, r3, #1
 800918a:	1aca      	subs	r2, r1, r3
 800918c:	2a08      	cmp	r2, #8
 800918e:	d904      	bls.n	800919a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6a1b      	ldr	r3, [r3, #32]
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d104      	bne.n	80091ac <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	085a      	lsrs	r2, r3, #1
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d003      	beq.n	80091bc <HAL_SAI_Init+0x18c>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	2b02      	cmp	r3, #2
 80091ba:	d109      	bne.n	80091d0 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d101      	bne.n	80091c8 <HAL_SAI_Init+0x198>
 80091c4:	2300      	movs	r3, #0
 80091c6:	e001      	b.n	80091cc <HAL_SAI_Init+0x19c>
 80091c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80091cc:	61bb      	str	r3, [r7, #24]
 80091ce:	e008      	b.n	80091e2 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091d4:	2b01      	cmp	r3, #1
 80091d6:	d102      	bne.n	80091de <HAL_SAI_Init+0x1ae>
 80091d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80091dc:	e000      	b.n	80091e0 <HAL_SAI_Init+0x1b0>
 80091de:	2300      	movs	r3, #0
 80091e0:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	6819      	ldr	r1, [r3, #0]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	4b4c      	ldr	r3, [pc, #304]	@ (8009320 <HAL_SAI_Init+0x2f0>)
 80091ee:	400b      	ands	r3, r1
 80091f0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	6819      	ldr	r1, [r3, #0]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685a      	ldr	r2, [r3, #4]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009200:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009206:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800920c:	431a      	orrs	r2, r3
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800921a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009226:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6a1b      	ldr	r3, [r3, #32]
 800922c:	051b      	lsls	r3, r3, #20
 800922e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	430a      	orrs	r2, r1
 8009236:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	6859      	ldr	r1, [r3, #4]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	4b38      	ldr	r3, [pc, #224]	@ (8009324 <HAL_SAI_Init+0x2f4>)
 8009244:	400b      	ands	r3, r1
 8009246:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	6859      	ldr	r1, [r3, #4]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	699a      	ldr	r2, [r3, #24]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009256:	431a      	orrs	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	6899      	ldr	r1, [r3, #8]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	4b2d      	ldr	r3, [pc, #180]	@ (8009328 <HAL_SAI_Init+0x2f8>)
 8009272:	400b      	ands	r3, r1
 8009274:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	6899      	ldr	r1, [r3, #8]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009280:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009286:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800928c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009292:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009298:	3b01      	subs	r3, #1
 800929a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800929c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	430a      	orrs	r2, r1
 80092a4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68d9      	ldr	r1, [r3, #12]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80092b4:	400b      	ands	r3, r1
 80092b6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	68d9      	ldr	r1, [r3, #12]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092c6:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092cc:	041b      	lsls	r3, r3, #16
 80092ce:	431a      	orrs	r2, r3
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092d4:	3b01      	subs	r3, #1
 80092d6:	021b      	lsls	r3, r3, #8
 80092d8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	430a      	orrs	r2, r1
 80092e0:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2201      	movs	r2, #1
 80092ee:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80092fa:	2300      	movs	r3, #0
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3720      	adds	r7, #32
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}
 8009304:	40015804 	.word	0x40015804
 8009308:	40015824 	.word	0x40015824
 800930c:	40015800 	.word	0x40015800
 8009310:	40015c00 	.word	0x40015c00
 8009314:	40015c04 	.word	0x40015c04
 8009318:	40015c24 	.word	0x40015c24
 800931c:	cccccccd 	.word	0xcccccccd
 8009320:	ff05c010 	.word	0xff05c010
 8009324:	ffff1ff0 	.word	0xffff1ff0
 8009328:	fff88000 	.word	0xfff88000

0800932c <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800932c:	b480      	push	{r7}
 800932e:	b085      	sub	sp, #20
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8009334:	4b17      	ldr	r3, [pc, #92]	@ (8009394 <SAI_Disable+0x68>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a17      	ldr	r2, [pc, #92]	@ (8009398 <SAI_Disable+0x6c>)
 800933a:	fba2 2303 	umull	r2, r3, r2, r3
 800933e:	0b1b      	lsrs	r3, r3, #12
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009344:	2300      	movs	r3, #0
 8009346:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009356:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	1e5a      	subs	r2, r3, #1
 800935c:	60fa      	str	r2, [r7, #12]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d10a      	bne.n	8009378 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009368:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8009372:	2303      	movs	r3, #3
 8009374:	72fb      	strb	r3, [r7, #11]
      break;
 8009376:	e006      	b.n	8009386 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1e8      	bne.n	8009358 <SAI_Disable+0x2c>

  return status;
 8009386:	7afb      	ldrb	r3, [r7, #11]
}
 8009388:	4618      	mov	r0, r3
 800938a:	3714      	adds	r7, #20
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr
 8009394:	20000004 	.word	0x20000004
 8009398:	95cbec1b 	.word	0x95cbec1b

0800939c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d101      	bne.n	80093ae <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	e022      	b.n	80093f4 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d105      	bne.n	80093c6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f7fa fd2f 	bl	8003e24 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2203      	movs	r2, #3
 80093ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f814 	bl	80093fc <HAL_SD_InitCard>
 80093d4:	4603      	mov	r3, r0
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d001      	beq.n	80093de <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e00a      	b.n	80093f4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2201      	movs	r2, #1
 80093ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80093f2:	2300      	movs	r3, #0
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3708      	adds	r7, #8
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80093fc:	b5b0      	push	{r4, r5, r7, lr}
 80093fe:	b08e      	sub	sp, #56	@ 0x38
 8009400:	af04      	add	r7, sp, #16
 8009402:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009404:	2300      	movs	r3, #0
 8009406:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8009408:	2300      	movs	r3, #0
 800940a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800940c:	2300      	movs	r3, #0
 800940e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8009410:	2300      	movs	r3, #0
 8009412:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8009414:	2300      	movs	r3, #0
 8009416:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8009418:	2376      	movs	r3, #118	@ 0x76
 800941a:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681d      	ldr	r5, [r3, #0]
 8009420:	466c      	mov	r4, sp
 8009422:	f107 0318 	add.w	r3, r7, #24
 8009426:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800942a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800942e:	f107 030c 	add.w	r3, r7, #12
 8009432:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009434:	4628      	mov	r0, r5
 8009436:	f004 fd27 	bl	800de88 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	685a      	ldr	r2, [r3, #4]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009448:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4618      	mov	r0, r3
 8009450:	f004 fd53 	bl	800defa <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	685a      	ldr	r2, [r3, #4]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009462:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8009464:	2002      	movs	r0, #2
 8009466:	f7fb fd6f 	bl	8004f48 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 fe10 	bl	800a090 <SD_PowerON>
 8009470:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009474:	2b00      	cmp	r3, #0
 8009476:	d00b      	beq.n	8009490 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2201      	movs	r2, #1
 800947c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009486:	431a      	orrs	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	e02e      	b.n	80094ee <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 fd2f 	bl	8009ef4 <SD_InitCard>
 8009496:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00b      	beq.n	80094b6 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2201      	movs	r2, #1
 80094a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ac:	431a      	orrs	r2, r3
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	e01b      	b.n	80094ee <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80094be:	4618      	mov	r0, r3
 80094c0:	f004 fdae 	bl	800e020 <SDMMC_CmdBlockLength>
 80094c4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80094c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d00f      	beq.n	80094ec <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a09      	ldr	r2, [pc, #36]	@ (80094f8 <HAL_SD_InitCard+0xfc>)
 80094d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094da:	431a      	orrs	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2201      	movs	r2, #1
 80094e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e000      	b.n	80094ee <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3728      	adds	r7, #40	@ 0x28
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bdb0      	pop	{r4, r5, r7, pc}
 80094f6:	bf00      	nop
 80094f8:	004005ff 	.word	0x004005ff

080094fc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b08c      	sub	sp, #48	@ 0x30
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	607a      	str	r2, [r7, #4]
 8009508:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d107      	bne.n	8009524 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009518:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e0c3      	b.n	80096ac <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800952a:	b2db      	uxtb	r3, r3
 800952c:	2b01      	cmp	r3, #1
 800952e:	f040 80bc 	bne.w	80096aa <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2200      	movs	r2, #0
 8009536:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	441a      	add	r2, r3
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009542:	429a      	cmp	r2, r3
 8009544:	d907      	bls.n	8009556 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800954a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e0aa      	b.n	80096ac <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2203      	movs	r2, #3
 800955a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2200      	movs	r2, #0
 8009564:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8009574:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957a:	4a4e      	ldr	r2, [pc, #312]	@ (80096b4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800957c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009582:	4a4d      	ldr	r2, [pc, #308]	@ (80096b8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8009584:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800958a:	2200      	movs	r2, #0
 800958c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009592:	2200      	movs	r2, #0
 8009594:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a6:	689a      	ldr	r2, [r3, #8]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	3380      	adds	r3, #128	@ 0x80
 80095bc:	4619      	mov	r1, r3
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	025b      	lsls	r3, r3, #9
 80095c4:	089b      	lsrs	r3, r3, #2
 80095c6:	f7fc f9c9 	bl	800595c <HAL_DMA_Start_IT>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d017      	beq.n	8009600 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80095de:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a35      	ldr	r2, [pc, #212]	@ (80096bc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80095e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ec:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2201      	movs	r2, #1
 80095f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	e055      	b.n	80096ac <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f042 0208 	orr.w	r2, r2, #8
 800960e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009614:	2b01      	cmp	r3, #1
 8009616:	d002      	beq.n	800961e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8009618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961a:	025b      	lsls	r3, r3, #9
 800961c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800961e:	f04f 33ff 	mov.w	r3, #4294967295
 8009622:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	025b      	lsls	r3, r3, #9
 8009628:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800962a:	2390      	movs	r3, #144	@ 0x90
 800962c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800962e:	2302      	movs	r3, #2
 8009630:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009632:	2300      	movs	r3, #0
 8009634:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009636:	2301      	movs	r3, #1
 8009638:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f107 0210 	add.w	r2, r7, #16
 8009642:	4611      	mov	r1, r2
 8009644:	4618      	mov	r0, r3
 8009646:	f004 fcbf 	bl	800dfc8 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	2b01      	cmp	r3, #1
 800964e:	d90a      	bls.n	8009666 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2282      	movs	r2, #130	@ 0x82
 8009654:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800965c:	4618      	mov	r0, r3
 800965e:	f004 fd23 	bl	800e0a8 <SDMMC_CmdReadMultiBlock>
 8009662:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009664:	e009      	b.n	800967a <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2281      	movs	r2, #129	@ 0x81
 800966a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009672:	4618      	mov	r0, r3
 8009674:	f004 fcf6 	bl	800e064 <SDMMC_CmdReadSingleBlock>
 8009678:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800967a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967c:	2b00      	cmp	r3, #0
 800967e:	d012      	beq.n	80096a6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a0d      	ldr	r2, [pc, #52]	@ (80096bc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009686:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800968c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968e:	431a      	orrs	r2, r3
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2200      	movs	r2, #0
 80096a0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80096a2:	2301      	movs	r3, #1
 80096a4:	e002      	b.n	80096ac <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80096a6:	2300      	movs	r3, #0
 80096a8:	e000      	b.n	80096ac <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80096aa:	2302      	movs	r3, #2
  }
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3730      	adds	r7, #48	@ 0x30
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	08009ddf 	.word	0x08009ddf
 80096b8:	08009e51 	.word	0x08009e51
 80096bc:	004005ff 	.word	0x004005ff

080096c0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b08c      	sub	sp, #48	@ 0x30
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]
 80096cc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d107      	bne.n	80096e8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096dc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e0c6      	b.n	8009876 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	f040 80bf 	bne.w	8009874 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2200      	movs	r2, #0
 80096fa:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80096fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	441a      	add	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009706:	429a      	cmp	r2, r3
 8009708:	d907      	bls.n	800971a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800970e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	e0ad      	b.n	8009876 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2203      	movs	r2, #3
 800971e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	2200      	movs	r2, #0
 8009728:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f042 021a 	orr.w	r2, r2, #26
 8009738:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973e:	4a50      	ldr	r2, [pc, #320]	@ (8009880 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009740:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009746:	4a4f      	ldr	r2, [pc, #316]	@ (8009884 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8009748:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800974e:	2200      	movs	r2, #0
 8009750:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009756:	2b01      	cmp	r3, #1
 8009758:	d002      	beq.n	8009760 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800975a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975c:	025b      	lsls	r3, r3, #9
 800975e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	2b01      	cmp	r3, #1
 8009764:	d90a      	bls.n	800977c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	22a0      	movs	r2, #160	@ 0xa0
 800976a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009772:	4618      	mov	r0, r3
 8009774:	f004 fcdc 	bl	800e130 <SDMMC_CmdWriteMultiBlock>
 8009778:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800977a:	e009      	b.n	8009790 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2290      	movs	r2, #144	@ 0x90
 8009780:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009788:	4618      	mov	r0, r3
 800978a:	f004 fcaf 	bl	800e0ec <SDMMC_CmdWriteSingleBlock>
 800978e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009792:	2b00      	cmp	r3, #0
 8009794:	d012      	beq.n	80097bc <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a3b      	ldr	r2, [pc, #236]	@ (8009888 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800979c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a4:	431a      	orrs	r2, r3
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80097b8:	2301      	movs	r3, #1
 80097ba:	e05c      	b.n	8009876 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f042 0208 	orr.w	r2, r2, #8
 80097ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d0:	2240      	movs	r2, #64	@ 0x40
 80097d2:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097e4:	689a      	ldr	r2, [r3, #8]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	430a      	orrs	r2, r1
 80097ee:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80097f4:	68b9      	ldr	r1, [r7, #8]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	3380      	adds	r3, #128	@ 0x80
 80097fc:	461a      	mov	r2, r3
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	025b      	lsls	r3, r3, #9
 8009802:	089b      	lsrs	r3, r3, #2
 8009804:	f7fc f8aa 	bl	800595c <HAL_DMA_Start_IT>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d01a      	beq.n	8009844 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f022 021a 	bic.w	r2, r2, #26
 800981c:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a19      	ldr	r2, [pc, #100]	@ (8009888 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009824:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800982a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2201      	movs	r2, #1
 8009836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2200      	movs	r2, #0
 800983e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009840:	2301      	movs	r3, #1
 8009842:	e018      	b.n	8009876 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009844:	f04f 33ff 	mov.w	r3, #4294967295
 8009848:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	025b      	lsls	r3, r3, #9
 800984e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009850:	2390      	movs	r3, #144	@ 0x90
 8009852:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009854:	2300      	movs	r3, #0
 8009856:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009858:	2300      	movs	r3, #0
 800985a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800985c:	2301      	movs	r3, #1
 800985e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f107 0210 	add.w	r2, r7, #16
 8009868:	4611      	mov	r1, r2
 800986a:	4618      	mov	r0, r3
 800986c:	f004 fbac 	bl	800dfc8 <SDMMC_ConfigData>

      return HAL_OK;
 8009870:	2300      	movs	r3, #0
 8009872:	e000      	b.n	8009876 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009874:	2302      	movs	r3, #2
  }
}
 8009876:	4618      	mov	r0, r3
 8009878:	3730      	adds	r7, #48	@ 0x30
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	08009db5 	.word	0x08009db5
 8009884:	08009e51 	.word	0x08009e51
 8009888:	004005ff 	.word	0x004005ff

0800988c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009894:	bf00      	nop
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098ae:	0f9b      	lsrs	r3, r3, #30
 80098b0:	b2da      	uxtb	r2, r3
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098ba:	0e9b      	lsrs	r3, r3, #26
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	f003 030f 	and.w	r3, r3, #15
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098cc:	0e1b      	lsrs	r3, r3, #24
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	f003 0303 	and.w	r3, r3, #3
 80098d4:	b2da      	uxtb	r2, r3
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098de:	0c1b      	lsrs	r3, r3, #16
 80098e0:	b2da      	uxtb	r2, r3
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098ea:	0a1b      	lsrs	r3, r3, #8
 80098ec:	b2da      	uxtb	r2, r3
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098f6:	b2da      	uxtb	r2, r3
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009900:	0d1b      	lsrs	r3, r3, #20
 8009902:	b29a      	uxth	r2, r3
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800990c:	0c1b      	lsrs	r3, r3, #16
 800990e:	b2db      	uxtb	r3, r3
 8009910:	f003 030f 	and.w	r3, r3, #15
 8009914:	b2da      	uxtb	r2, r3
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800991e:	0bdb      	lsrs	r3, r3, #15
 8009920:	b2db      	uxtb	r3, r3
 8009922:	f003 0301 	and.w	r3, r3, #1
 8009926:	b2da      	uxtb	r2, r3
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009930:	0b9b      	lsrs	r3, r3, #14
 8009932:	b2db      	uxtb	r3, r3
 8009934:	f003 0301 	and.w	r3, r3, #1
 8009938:	b2da      	uxtb	r2, r3
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009942:	0b5b      	lsrs	r3, r3, #13
 8009944:	b2db      	uxtb	r3, r3
 8009946:	f003 0301 	and.w	r3, r3, #1
 800994a:	b2da      	uxtb	r2, r3
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009954:	0b1b      	lsrs	r3, r3, #12
 8009956:	b2db      	uxtb	r3, r3
 8009958:	f003 0301 	and.w	r3, r3, #1
 800995c:	b2da      	uxtb	r2, r3
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	2200      	movs	r2, #0
 8009966:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800996c:	2b00      	cmp	r3, #0
 800996e:	d163      	bne.n	8009a38 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009974:	009a      	lsls	r2, r3, #2
 8009976:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800997a:	4013      	ands	r3, r2
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8009980:	0f92      	lsrs	r2, r2, #30
 8009982:	431a      	orrs	r2, r3
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800998c:	0edb      	lsrs	r3, r3, #27
 800998e:	b2db      	uxtb	r3, r3
 8009990:	f003 0307 	and.w	r3, r3, #7
 8009994:	b2da      	uxtb	r2, r3
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800999e:	0e1b      	lsrs	r3, r3, #24
 80099a0:	b2db      	uxtb	r3, r3
 80099a2:	f003 0307 	and.w	r3, r3, #7
 80099a6:	b2da      	uxtb	r2, r3
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099b0:	0d5b      	lsrs	r3, r3, #21
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	f003 0307 	and.w	r3, r3, #7
 80099b8:	b2da      	uxtb	r2, r3
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099c2:	0c9b      	lsrs	r3, r3, #18
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	f003 0307 	and.w	r3, r3, #7
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099d4:	0bdb      	lsrs	r3, r3, #15
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	f003 0307 	and.w	r3, r3, #7
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	1c5a      	adds	r2, r3, #1
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	7e1b      	ldrb	r3, [r3, #24]
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	f003 0307 	and.w	r3, r3, #7
 80099f6:	3302      	adds	r3, #2
 80099f8:	2201      	movs	r2, #1
 80099fa:	fa02 f303 	lsl.w	r3, r2, r3
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009a02:	fb03 f202 	mul.w	r2, r3, r2
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	7a1b      	ldrb	r3, [r3, #8]
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	f003 030f 	and.w	r3, r3, #15
 8009a14:	2201      	movs	r2, #1
 8009a16:	409a      	lsls	r2, r3
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8009a24:	0a52      	lsrs	r2, r2, #9
 8009a26:	fb03 f202 	mul.w	r2, r3, r2
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a34:	661a      	str	r2, [r3, #96]	@ 0x60
 8009a36:	e031      	b.n	8009a9c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d11d      	bne.n	8009a7c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a44:	041b      	lsls	r3, r3, #16
 8009a46:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a4e:	0c1b      	lsrs	r3, r3, #16
 8009a50:	431a      	orrs	r2, r3
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	029a      	lsls	r2, r3, #10
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a70:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	661a      	str	r2, [r3, #96]	@ 0x60
 8009a7a:	e00f      	b.n	8009a9c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a58      	ldr	r2, [pc, #352]	@ (8009be4 <HAL_SD_GetCardCSD+0x344>)
 8009a82:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a88:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e09d      	b.n	8009bd8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009aa0:	0b9b      	lsrs	r3, r3, #14
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	f003 0301 	and.w	r3, r3, #1
 8009aa8:	b2da      	uxtb	r2, r3
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ab2:	09db      	lsrs	r3, r3, #7
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009aba:	b2da      	uxtb	r2, r3
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ac4:	b2db      	uxtb	r3, r3
 8009ac6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009aca:	b2da      	uxtb	r2, r3
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ad4:	0fdb      	lsrs	r3, r3, #31
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ae0:	0f5b      	lsrs	r3, r3, #29
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	f003 0303 	and.w	r3, r3, #3
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009af2:	0e9b      	lsrs	r3, r3, #26
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	f003 0307 	and.w	r3, r3, #7
 8009afa:	b2da      	uxtb	r2, r3
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b04:	0d9b      	lsrs	r3, r3, #22
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	f003 030f 	and.w	r3, r3, #15
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b16:	0d5b      	lsrs	r3, r3, #21
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	f003 0301 	and.w	r3, r3, #1
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b32:	0c1b      	lsrs	r3, r3, #16
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	f003 0301 	and.w	r3, r3, #1
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b46:	0bdb      	lsrs	r3, r3, #15
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b5a:	0b9b      	lsrs	r3, r3, #14
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	f003 0301 	and.w	r3, r3, #1
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b6e:	0b5b      	lsrs	r3, r3, #13
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	f003 0301 	and.w	r3, r3, #1
 8009b76:	b2da      	uxtb	r2, r3
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b82:	0b1b      	lsrs	r3, r3, #12
 8009b84:	b2db      	uxtb	r3, r3
 8009b86:	f003 0301 	and.w	r3, r3, #1
 8009b8a:	b2da      	uxtb	r2, r3
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b96:	0a9b      	lsrs	r3, r3, #10
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	f003 0303 	and.w	r3, r3, #3
 8009b9e:	b2da      	uxtb	r2, r3
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009baa:	0a1b      	lsrs	r3, r3, #8
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	f003 0303 	and.w	r3, r3, #3
 8009bb2:	b2da      	uxtb	r2, r3
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bbe:	085b      	lsrs	r3, r3, #1
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bc6:	b2da      	uxtb	r2, r3
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	370c      	adds	r7, #12
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be2:	4770      	bx	lr
 8009be4:	004005ff 	.word	0x004005ff

08009be8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b083      	sub	sp, #12
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009c32:	2300      	movs	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	370c      	adds	r7, #12
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr

08009c40 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009c40:	b5b0      	push	{r4, r5, r7, lr}
 8009c42:	b08e      	sub	sp, #56	@ 0x38
 8009c44:	af04      	add	r7, sp, #16
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2203      	movs	r2, #3
 8009c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c5c:	2b03      	cmp	r3, #3
 8009c5e:	d02e      	beq.n	8009cbe <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c66:	d106      	bne.n	8009c76 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c6c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c74:	e029      	b.n	8009cca <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c7c:	d10a      	bne.n	8009c94 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 fabc 	bl	800a1fc <SD_WideBus_Enable>
 8009c84:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c8a:	6a3b      	ldr	r3, [r7, #32]
 8009c8c:	431a      	orrs	r2, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c92:	e01a      	b.n	8009cca <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d10a      	bne.n	8009cb0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 faf9 	bl	800a292 <SD_WideBus_Disable>
 8009ca0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ca6:	6a3b      	ldr	r3, [r7, #32]
 8009ca8:	431a      	orrs	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	639a      	str	r2, [r3, #56]	@ 0x38
 8009cae:	e00c      	b.n	8009cca <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	639a      	str	r2, [r3, #56]	@ 0x38
 8009cbc:	e005      	b.n	8009cca <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cc2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d00b      	beq.n	8009cea <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a26      	ldr	r2, [pc, #152]	@ (8009d70 <HAL_SD_ConfigWideBusOperation+0x130>)
 8009cd8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2201      	movs	r2, #1
 8009cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009ce8:	e01f      	b.n	8009d2a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	695b      	ldr	r3, [r3, #20]
 8009d04:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	699b      	ldr	r3, [r3, #24]
 8009d0a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681d      	ldr	r5, [r3, #0]
 8009d10:	466c      	mov	r4, sp
 8009d12:	f107 0314 	add.w	r3, r7, #20
 8009d16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009d1e:	f107 0308 	add.w	r3, r7, #8
 8009d22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009d24:	4628      	mov	r0, r5
 8009d26:	f004 f8af 	bl	800de88 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009d32:	4618      	mov	r0, r3
 8009d34:	f004 f974 	bl	800e020 <SDMMC_CmdBlockLength>
 8009d38:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d3a:	6a3b      	ldr	r3, [r7, #32]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00c      	beq.n	8009d5a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a0a      	ldr	r2, [pc, #40]	@ (8009d70 <HAL_SD_ConfigWideBusOperation+0x130>)
 8009d46:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	431a      	orrs	r2, r3
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8009d62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3728      	adds	r7, #40	@ 0x28
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	004005ff 	.word	0x004005ff

08009d74 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009d80:	f107 030c 	add.w	r3, r7, #12
 8009d84:	4619      	mov	r1, r3
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f000 fa10 	bl	800a1ac <SD_SendStatus>
 8009d8c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d005      	beq.n	8009da0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	431a      	orrs	r2, r3
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	0a5b      	lsrs	r3, r3, #9
 8009da4:	f003 030f 	and.w	r3, r3, #15
 8009da8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009daa:	693b      	ldr	r3, [r7, #16]
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3718      	adds	r7, #24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b085      	sub	sp, #20
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dc0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8009dd2:	bf00      	nop
 8009dd4:	3714      	adds	r7, #20
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr

08009dde <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b084      	sub	sp, #16
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dea:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009df0:	2b82      	cmp	r3, #130	@ 0x82
 8009df2:	d111      	bne.n	8009e18 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f004 f9bb 	bl	800e174 <SDMMC_CmdStopTransfer>
 8009dfe:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d008      	beq.n	8009e18 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	431a      	orrs	r2, r3
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009e12:	68f8      	ldr	r0, [r7, #12]
 8009e14:	f7ff fd3a 	bl	800988c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f022 0208 	bic.w	r2, r2, #8
 8009e26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009e30:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2201      	movs	r2, #1
 8009e36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009e40:	68f8      	ldr	r0, [r7, #12]
 8009e42:	f004 fe11 	bl	800ea68 <HAL_SD_RxCpltCallback>
#endif
}
 8009e46:	bf00      	nop
 8009e48:	3710      	adds	r7, #16
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}
	...

08009e50 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b086      	sub	sp, #24
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e5c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7fb fe6e 	bl	8005b40 <HAL_DMA_GetError>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	d03e      	beq.n	8009ee8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e70:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e78:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d002      	beq.n	8009e86 <SD_DMAError+0x36>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d12d      	bne.n	8009ee2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a19      	ldr	r2, [pc, #100]	@ (8009ef0 <SD_DMAError+0xa0>)
 8009e8c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009e9c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009eaa:	6978      	ldr	r0, [r7, #20]
 8009eac:	f7ff ff62 	bl	8009d74 <HAL_SD_GetCardState>
 8009eb0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	2b06      	cmp	r3, #6
 8009eb6:	d002      	beq.n	8009ebe <SD_DMAError+0x6e>
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	2b05      	cmp	r3, #5
 8009ebc:	d10a      	bne.n	8009ed4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f004 f956 	bl	800e174 <SDMMC_CmdStopTransfer>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ece:	431a      	orrs	r2, r3
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009ee2:	6978      	ldr	r0, [r7, #20]
 8009ee4:	f7ff fcd2 	bl	800988c <HAL_SD_ErrorCallback>
#endif
  }
}
 8009ee8:	bf00      	nop
 8009eea:	3718      	adds	r7, #24
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}
 8009ef0:	004005ff 	.word	0x004005ff

08009ef4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009ef4:	b5b0      	push	{r4, r5, r7, lr}
 8009ef6:	b094      	sub	sp, #80	@ 0x50
 8009ef8:	af04      	add	r7, sp, #16
 8009efa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009efc:	2301      	movs	r3, #1
 8009efe:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4618      	mov	r0, r3
 8009f06:	f004 f806 	bl	800df16 <SDMMC_GetPowerState>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d102      	bne.n	8009f16 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009f10:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009f14:	e0b8      	b.n	800a088 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f1a:	2b03      	cmp	r3, #3
 8009f1c:	d02f      	beq.n	8009f7e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4618      	mov	r0, r3
 8009f24:	f004 fa31 	bl	800e38a <SDMMC_CmdSendCID>
 8009f28:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d001      	beq.n	8009f34 <SD_InitCard+0x40>
    {
      return errorstate;
 8009f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f32:	e0a9      	b.n	800a088 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2100      	movs	r1, #0
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f004 f831 	bl	800dfa2 <SDMMC_GetResponse>
 8009f40:	4602      	mov	r2, r0
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	2104      	movs	r1, #4
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f004 f828 	bl	800dfa2 <SDMMC_GetResponse>
 8009f52:	4602      	mov	r2, r0
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2108      	movs	r1, #8
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f004 f81f 	bl	800dfa2 <SDMMC_GetResponse>
 8009f64:	4602      	mov	r2, r0
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	210c      	movs	r1, #12
 8009f70:	4618      	mov	r0, r3
 8009f72:	f004 f816 	bl	800dfa2 <SDMMC_GetResponse>
 8009f76:	4602      	mov	r2, r0
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f82:	2b03      	cmp	r3, #3
 8009f84:	d00d      	beq.n	8009fa2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f107 020e 	add.w	r2, r7, #14
 8009f8e:	4611      	mov	r1, r2
 8009f90:	4618      	mov	r0, r3
 8009f92:	f004 fa37 	bl	800e404 <SDMMC_CmdSetRelAdd>
 8009f96:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d001      	beq.n	8009fa2 <SD_InitCard+0xae>
    {
      return errorstate;
 8009f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fa0:	e072      	b.n	800a088 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fa6:	2b03      	cmp	r3, #3
 8009fa8:	d036      	beq.n	800a018 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009faa:	89fb      	ldrh	r3, [r7, #14]
 8009fac:	461a      	mov	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681a      	ldr	r2, [r3, #0]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fba:	041b      	lsls	r3, r3, #16
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	4610      	mov	r0, r2
 8009fc0:	f004 fa01 	bl	800e3c6 <SDMMC_CmdSendCSD>
 8009fc4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d001      	beq.n	8009fd0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fce:	e05b      	b.n	800a088 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f003 ffe3 	bl	800dfa2 <SDMMC_GetResponse>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2104      	movs	r1, #4
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f003 ffda 	bl	800dfa2 <SDMMC_GetResponse>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	2108      	movs	r1, #8
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f003 ffd1 	bl	800dfa2 <SDMMC_GetResponse>
 800a000:	4602      	mov	r2, r0
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	210c      	movs	r1, #12
 800a00c:	4618      	mov	r0, r3
 800a00e:	f003 ffc8 	bl	800dfa2 <SDMMC_GetResponse>
 800a012:	4602      	mov	r2, r0
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	2104      	movs	r1, #4
 800a01e:	4618      	mov	r0, r3
 800a020:	f003 ffbf 	bl	800dfa2 <SDMMC_GetResponse>
 800a024:	4603      	mov	r3, r0
 800a026:	0d1a      	lsrs	r2, r3, #20
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a02c:	f107 0310 	add.w	r3, r7, #16
 800a030:	4619      	mov	r1, r3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f7ff fc34 	bl	80098a0 <HAL_SD_GetCardCSD>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d002      	beq.n	800a044 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a03e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a042:	e021      	b.n	800a088 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6819      	ldr	r1, [r3, #0]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a04c:	041b      	lsls	r3, r3, #16
 800a04e:	2200      	movs	r2, #0
 800a050:	461c      	mov	r4, r3
 800a052:	4615      	mov	r5, r2
 800a054:	4622      	mov	r2, r4
 800a056:	462b      	mov	r3, r5
 800a058:	4608      	mov	r0, r1
 800a05a:	f004 f8ad 	bl	800e1b8 <SDMMC_CmdSelDesel>
 800a05e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <SD_InitCard+0x176>
  {
    return errorstate;
 800a066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a068:	e00e      	b.n	800a088 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681d      	ldr	r5, [r3, #0]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	466c      	mov	r4, sp
 800a072:	f103 0210 	add.w	r2, r3, #16
 800a076:	ca07      	ldmia	r2, {r0, r1, r2}
 800a078:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a07c:	3304      	adds	r3, #4
 800a07e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a080:	4628      	mov	r0, r5
 800a082:	f003 ff01 	bl	800de88 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3740      	adds	r7, #64	@ 0x40
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bdb0      	pop	{r4, r5, r7, pc}

0800a090 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b086      	sub	sp, #24
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a098:	2300      	movs	r3, #0
 800a09a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a09c:	2300      	movs	r3, #0
 800a09e:	617b      	str	r3, [r7, #20]
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f004 f8a8 	bl	800e1fe <SDMMC_CmdGoIdleState>
 800a0ae:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <SD_PowerON+0x2a>
  {
    return errorstate;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	e072      	b.n	800a1a0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f004 f8bb 	bl	800e23a <SDMMC_CmdOperCond>
 800a0c4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d00d      	beq.n	800a0e8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f004 f891 	bl	800e1fe <SDMMC_CmdGoIdleState>
 800a0dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d004      	beq.n	800a0ee <SD_PowerON+0x5e>
    {
      return errorstate;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	e05b      	b.n	800a1a0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d137      	bne.n	800a166 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	2100      	movs	r1, #0
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f004 f8bb 	bl	800e278 <SDMMC_CmdAppCommand>
 800a102:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d02d      	beq.n	800a166 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a10a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a10e:	e047      	b.n	800a1a0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	2100      	movs	r1, #0
 800a116:	4618      	mov	r0, r3
 800a118:	f004 f8ae 	bl	800e278 <SDMMC_CmdAppCommand>
 800a11c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d001      	beq.n	800a128 <SD_PowerON+0x98>
    {
      return errorstate;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	e03b      	b.n	800a1a0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	491e      	ldr	r1, [pc, #120]	@ (800a1a8 <SD_PowerON+0x118>)
 800a12e:	4618      	mov	r0, r3
 800a130:	f004 f8c4 	bl	800e2bc <SDMMC_CmdAppOperCommand>
 800a134:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d002      	beq.n	800a142 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a13c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a140:	e02e      	b.n	800a1a0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2100      	movs	r1, #0
 800a148:	4618      	mov	r0, r3
 800a14a:	f003 ff2a 	bl	800dfa2 <SDMMC_GetResponse>
 800a14e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	0fdb      	lsrs	r3, r3, #31
 800a154:	2b01      	cmp	r3, #1
 800a156:	d101      	bne.n	800a15c <SD_PowerON+0xcc>
 800a158:	2301      	movs	r3, #1
 800a15a:	e000      	b.n	800a15e <SD_PowerON+0xce>
 800a15c:	2300      	movs	r3, #0
 800a15e:	613b      	str	r3, [r7, #16]

    count++;
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	3301      	adds	r3, #1
 800a164:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d802      	bhi.n	800a176 <SD_PowerON+0xe6>
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d0cc      	beq.n	800a110 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d902      	bls.n	800a186 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a180:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a184:	e00c      	b.n	800a1a0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d003      	beq.n	800a198 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2201      	movs	r2, #1
 800a194:	645a      	str	r2, [r3, #68]	@ 0x44
 800a196:	e002      	b.n	800a19e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3718      	adds	r7, #24
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	c1100000 	.word	0xc1100000

0800a1ac <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d102      	bne.n	800a1c2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a1bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a1c0:	e018      	b.n	800a1f4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1ca:	041b      	lsls	r3, r3, #16
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	4610      	mov	r0, r2
 800a1d0:	f004 f939 	bl	800e446 <SDMMC_CmdSendStatus>
 800a1d4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d001      	beq.n	800a1e0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	e009      	b.n	800a1f4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	2100      	movs	r1, #0
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f003 fedb 	bl	800dfa2 <SDMMC_GetResponse>
 800a1ec:	4602      	mov	r2, r0
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b086      	sub	sp, #24
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a204:	2300      	movs	r3, #0
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	2300      	movs	r3, #0
 800a20a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2100      	movs	r1, #0
 800a212:	4618      	mov	r0, r3
 800a214:	f003 fec5 	bl	800dfa2 <SDMMC_GetResponse>
 800a218:	4603      	mov	r3, r0
 800a21a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a21e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a222:	d102      	bne.n	800a22a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a224:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a228:	e02f      	b.n	800a28a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a22a:	f107 030c 	add.w	r3, r7, #12
 800a22e:	4619      	mov	r1, r3
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 f879 	bl	800a328 <SD_FindSCR>
 800a236:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d001      	beq.n	800a242 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	e023      	b.n	800a28a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d01c      	beq.n	800a286 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681a      	ldr	r2, [r3, #0]
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a254:	041b      	lsls	r3, r3, #16
 800a256:	4619      	mov	r1, r3
 800a258:	4610      	mov	r0, r2
 800a25a:	f004 f80d 	bl	800e278 <SDMMC_CmdAppCommand>
 800a25e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d001      	beq.n	800a26a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	e00f      	b.n	800a28a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	2102      	movs	r1, #2
 800a270:	4618      	mov	r0, r3
 800a272:	f004 f847 	bl	800e304 <SDMMC_CmdBusWidth>
 800a276:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d001      	beq.n	800a282 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a27e:	697b      	ldr	r3, [r7, #20]
 800a280:	e003      	b.n	800a28a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a282:	2300      	movs	r3, #0
 800a284:	e001      	b.n	800a28a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a286:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3718      	adds	r7, #24
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b086      	sub	sp, #24
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a29a:	2300      	movs	r3, #0
 800a29c:	60fb      	str	r3, [r7, #12]
 800a29e:	2300      	movs	r3, #0
 800a2a0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	2100      	movs	r1, #0
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f003 fe7a 	bl	800dfa2 <SDMMC_GetResponse>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a2b8:	d102      	bne.n	800a2c0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a2ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a2be:	e02f      	b.n	800a320 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a2c0:	f107 030c 	add.w	r3, r7, #12
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 f82e 	bl	800a328 <SD_FindSCR>
 800a2cc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d001      	beq.n	800a2d8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	e023      	b.n	800a320 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d01c      	beq.n	800a31c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2ea:	041b      	lsls	r3, r3, #16
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	4610      	mov	r0, r2
 800a2f0:	f003 ffc2 	bl	800e278 <SDMMC_CmdAppCommand>
 800a2f4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d001      	beq.n	800a300 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	e00f      	b.n	800a320 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2100      	movs	r1, #0
 800a306:	4618      	mov	r0, r3
 800a308:	f003 fffc 	bl	800e304 <SDMMC_CmdBusWidth>
 800a30c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d001      	beq.n	800a318 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	e003      	b.n	800a320 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a318:	2300      	movs	r3, #0
 800a31a:	e001      	b.n	800a320 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a31c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a320:	4618      	mov	r0, r3
 800a322:	3718      	adds	r7, #24
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}

0800a328 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a328:	b590      	push	{r4, r7, lr}
 800a32a:	b08f      	sub	sp, #60	@ 0x3c
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a332:	f7fa fdfd 	bl	8004f30 <HAL_GetTick>
 800a336:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800a338:	2300      	movs	r3, #0
 800a33a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a33c:	2300      	movs	r3, #0
 800a33e:	60bb      	str	r3, [r7, #8]
 800a340:	2300      	movs	r3, #0
 800a342:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	2108      	movs	r1, #8
 800a34e:	4618      	mov	r0, r3
 800a350:	f003 fe66 	bl	800e020 <SDMMC_CmdBlockLength>
 800a354:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d001      	beq.n	800a360 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a35c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a35e:	e0b2      	b.n	800a4c6 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a368:	041b      	lsls	r3, r3, #16
 800a36a:	4619      	mov	r1, r3
 800a36c:	4610      	mov	r0, r2
 800a36e:	f003 ff83 	bl	800e278 <SDMMC_CmdAppCommand>
 800a372:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a376:	2b00      	cmp	r3, #0
 800a378:	d001      	beq.n	800a37e <SD_FindSCR+0x56>
  {
    return errorstate;
 800a37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a37c:	e0a3      	b.n	800a4c6 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a37e:	f04f 33ff 	mov.w	r3, #4294967295
 800a382:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a384:	2308      	movs	r3, #8
 800a386:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800a388:	2330      	movs	r3, #48	@ 0x30
 800a38a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a38c:	2302      	movs	r3, #2
 800a38e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a390:	2300      	movs	r3, #0
 800a392:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a394:	2301      	movs	r3, #1
 800a396:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f107 0210 	add.w	r2, r7, #16
 800a3a0:	4611      	mov	r1, r2
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f003 fe10 	bl	800dfc8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f003 ffcb 	bl	800e348 <SDMMC_CmdSendSCR>
 800a3b2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a3b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d02a      	beq.n	800a410 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800a3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3bc:	e083      	b.n	800a4c6 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00f      	beq.n	800a3ec <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6819      	ldr	r1, [r3, #0]
 800a3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	f107 0208 	add.w	r2, r7, #8
 800a3d8:	18d4      	adds	r4, r2, r3
 800a3da:	4608      	mov	r0, r1
 800a3dc:	f003 fd80 	bl	800dee0 <SDMMC_ReadFIFO>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	6023      	str	r3, [r4, #0]
      index++;
 800a3e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3ea:	e006      	b.n	800a3fa <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d012      	beq.n	800a420 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800a3fa:	f7fa fd99 	bl	8004f30 <HAL_GetTick>
 800a3fe:	4602      	mov	r2, r0
 800a400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a402:	1ad3      	subs	r3, r2, r3
 800a404:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a408:	d102      	bne.n	800a410 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a40a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a40e:	e05a      	b.n	800a4c6 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a416:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d0cf      	beq.n	800a3be <SD_FindSCR+0x96>
 800a41e:	e000      	b.n	800a422 <SD_FindSCR+0xfa>
      break;
 800a420:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a428:	f003 0308 	and.w	r3, r3, #8
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d005      	beq.n	800a43c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2208      	movs	r2, #8
 800a436:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a438:	2308      	movs	r3, #8
 800a43a:	e044      	b.n	800a4c6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a442:	f003 0302 	and.w	r3, r3, #2
 800a446:	2b00      	cmp	r3, #0
 800a448:	d005      	beq.n	800a456 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2202      	movs	r2, #2
 800a450:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a452:	2302      	movs	r3, #2
 800a454:	e037      	b.n	800a4c6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a45c:	f003 0320 	and.w	r3, r3, #32
 800a460:	2b00      	cmp	r3, #0
 800a462:	d005      	beq.n	800a470 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	2220      	movs	r2, #32
 800a46a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a46c:	2320      	movs	r3, #32
 800a46e:	e02a      	b.n	800a4c6 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a478:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	061a      	lsls	r2, r3, #24
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	021b      	lsls	r3, r3, #8
 800a482:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a486:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	0a1b      	lsrs	r3, r3, #8
 800a48c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a490:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	0e1b      	lsrs	r3, r3, #24
 800a496:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a49a:	601a      	str	r2, [r3, #0]
    scr++;
 800a49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a49e:	3304      	adds	r3, #4
 800a4a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	061a      	lsls	r2, r3, #24
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	021b      	lsls	r3, r3, #8
 800a4aa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a4ae:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	0a1b      	lsrs	r3, r3, #8
 800a4b4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a4b8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	0e1b      	lsrs	r3, r3, #24
 800a4be:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a4c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4c2:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	373c      	adds	r7, #60	@ 0x3c
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd90      	pop	{r4, r7, pc}

0800a4ce <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b082      	sub	sp, #8
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	6078      	str	r0, [r7, #4]
 800a4d6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d101      	bne.n	800a4e2 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	e025      	b.n	800a52e <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d106      	bne.n	800a4fc <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f7f7 fd50 	bl	8001f9c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2202      	movs	r2, #2
 800a500:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	3304      	adds	r3, #4
 800a50c:	4619      	mov	r1, r3
 800a50e:	4610      	mov	r0, r2
 800a510:	f003 fbf4 	bl	800dcfc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6818      	ldr	r0, [r3, #0]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	461a      	mov	r2, r3
 800a51e:	6839      	ldr	r1, [r7, #0]
 800a520:	f003 fc48 	bl	800ddb4 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3708      	adds	r7, #8
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
	...

0800a538 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d101      	bne.n	800a54a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800a546:	2301      	movs	r3, #1
 800a548:	e04c      	b.n	800a5e4 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a550:	b2db      	uxtb	r3, r3
 800a552:	2b00      	cmp	r3, #0
 800a554:	d106      	bne.n	800a564 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f7f9 fcf2 	bl	8003f48 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2202      	movs	r2, #2
 800a568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	681a      	ldr	r2, [r3, #0]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f022 0203 	bic.w	r2, r2, #3
 800a57a:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800a584:	68fa      	ldr	r2, [r7, #12]
 800a586:	4b19      	ldr	r3, [pc, #100]	@ (800a5ec <HAL_SPDIFRX_Init+0xb4>)
 800a588:	4013      	ands	r3, r2
 800a58a:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800a594:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800a59a:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800a5a0:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800a5a6:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800a5ac:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800a5b2:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800a5b8:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800a5be:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800a5c4:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68fa      	ldr	r2, [r7, #12]
 800a5d2:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3710      	adds	r7, #16
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}
 800a5ec:	fff88407 	.word	0xfff88407

0800a5f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b084      	sub	sp, #16
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d101      	bne.n	800a602 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a5fe:	2301      	movs	r3, #1
 800a600:	e09d      	b.n	800a73e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a606:	2b00      	cmp	r3, #0
 800a608:	d108      	bne.n	800a61c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a612:	d009      	beq.n	800a628 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	61da      	str	r2, [r3, #28]
 800a61a:	e005      	b.n	800a628 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2200      	movs	r2, #0
 800a626:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2200      	movs	r2, #0
 800a62c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a634:	b2db      	uxtb	r3, r3
 800a636:	2b00      	cmp	r3, #0
 800a638:	d106      	bne.n	800a648 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2200      	movs	r2, #0
 800a63e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f7f9 fd22 	bl	800408c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2202      	movs	r2, #2
 800a64c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a65e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a668:	d902      	bls.n	800a670 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a66a:	2300      	movs	r3, #0
 800a66c:	60fb      	str	r3, [r7, #12]
 800a66e:	e002      	b.n	800a676 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a670:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a674:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a67e:	d007      	beq.n	800a690 <HAL_SPI_Init+0xa0>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a688:	d002      	beq.n	800a690 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2200      	movs	r2, #0
 800a68e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	689b      	ldr	r3, [r3, #8]
 800a69c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a6a0:	431a      	orrs	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	691b      	ldr	r3, [r3, #16]
 800a6a6:	f003 0302 	and.w	r3, r3, #2
 800a6aa:	431a      	orrs	r2, r3
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	695b      	ldr	r3, [r3, #20]
 800a6b0:	f003 0301 	and.w	r3, r3, #1
 800a6b4:	431a      	orrs	r2, r3
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	69db      	ldr	r3, [r3, #28]
 800a6c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a6c8:	431a      	orrs	r2, r3
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6a1b      	ldr	r3, [r3, #32]
 800a6ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6d2:	ea42 0103 	orr.w	r1, r2, r3
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	0c1b      	lsrs	r3, r3, #16
 800a6ec:	f003 0204 	and.w	r2, r3, #4
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6f4:	f003 0310 	and.w	r3, r3, #16
 800a6f8:	431a      	orrs	r2, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6fe:	f003 0308 	and.w	r3, r3, #8
 800a702:	431a      	orrs	r2, r3
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a70c:	ea42 0103 	orr.w	r1, r2, r3
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	430a      	orrs	r2, r1
 800a71c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	69da      	ldr	r2, [r3, #28]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a72c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2200      	movs	r2, #0
 800a732:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2201      	movs	r2, #1
 800a738:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a73c:	2300      	movs	r3, #0
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3710      	adds	r7, #16
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}

0800a746 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a746:	b580      	push	{r7, lr}
 800a748:	b088      	sub	sp, #32
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	60f8      	str	r0, [r7, #12]
 800a74e:	60b9      	str	r1, [r7, #8]
 800a750:	603b      	str	r3, [r7, #0]
 800a752:	4613      	mov	r3, r2
 800a754:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a756:	f7fa fbeb 	bl	8004f30 <HAL_GetTick>
 800a75a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a75c:	88fb      	ldrh	r3, [r7, #6]
 800a75e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a766:	b2db      	uxtb	r3, r3
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d001      	beq.n	800a770 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a76c:	2302      	movs	r3, #2
 800a76e:	e15c      	b.n	800aa2a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d002      	beq.n	800a77c <HAL_SPI_Transmit+0x36>
 800a776:	88fb      	ldrh	r3, [r7, #6]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d101      	bne.n	800a780 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a77c:	2301      	movs	r3, #1
 800a77e:	e154      	b.n	800aa2a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a786:	2b01      	cmp	r3, #1
 800a788:	d101      	bne.n	800a78e <HAL_SPI_Transmit+0x48>
 800a78a:	2302      	movs	r3, #2
 800a78c:	e14d      	b.n	800aa2a <HAL_SPI_Transmit+0x2e4>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2201      	movs	r2, #1
 800a792:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2203      	movs	r2, #3
 800a79a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	68ba      	ldr	r2, [r7, #8]
 800a7a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	88fa      	ldrh	r2, [r7, #6]
 800a7ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	88fa      	ldrh	r2, [r7, #6]
 800a7b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7e0:	d10f      	bne.n	800a802 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a7f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a800:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a80c:	2b40      	cmp	r3, #64	@ 0x40
 800a80e:	d007      	beq.n	800a820 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a81e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a828:	d952      	bls.n	800a8d0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d002      	beq.n	800a838 <HAL_SPI_Transmit+0xf2>
 800a832:	8b7b      	ldrh	r3, [r7, #26]
 800a834:	2b01      	cmp	r3, #1
 800a836:	d145      	bne.n	800a8c4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a83c:	881a      	ldrh	r2, [r3, #0]
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a848:	1c9a      	adds	r2, r3, #2
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a852:	b29b      	uxth	r3, r3
 800a854:	3b01      	subs	r3, #1
 800a856:	b29a      	uxth	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a85c:	e032      	b.n	800a8c4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	f003 0302 	and.w	r3, r3, #2
 800a868:	2b02      	cmp	r3, #2
 800a86a:	d112      	bne.n	800a892 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a870:	881a      	ldrh	r2, [r3, #0]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a87c:	1c9a      	adds	r2, r3, #2
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a886:	b29b      	uxth	r3, r3
 800a888:	3b01      	subs	r3, #1
 800a88a:	b29a      	uxth	r2, r3
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a890:	e018      	b.n	800a8c4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a892:	f7fa fb4d 	bl	8004f30 <HAL_GetTick>
 800a896:	4602      	mov	r2, r0
 800a898:	69fb      	ldr	r3, [r7, #28]
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	683a      	ldr	r2, [r7, #0]
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d803      	bhi.n	800a8aa <HAL_SPI_Transmit+0x164>
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8a8:	d102      	bne.n	800a8b0 <HAL_SPI_Transmit+0x16a>
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d109      	bne.n	800a8c4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a8c0:	2303      	movs	r3, #3
 800a8c2:	e0b2      	b.n	800aa2a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8c8:	b29b      	uxth	r3, r3
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1c7      	bne.n	800a85e <HAL_SPI_Transmit+0x118>
 800a8ce:	e083      	b.n	800a9d8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d002      	beq.n	800a8de <HAL_SPI_Transmit+0x198>
 800a8d8:	8b7b      	ldrh	r3, [r7, #26]
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d177      	bne.n	800a9ce <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d912      	bls.n	800a90e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8ec:	881a      	ldrh	r2, [r3, #0]
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f8:	1c9a      	adds	r2, r3, #2
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a902:	b29b      	uxth	r3, r3
 800a904:	3b02      	subs	r3, #2
 800a906:	b29a      	uxth	r2, r3
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a90c:	e05f      	b.n	800a9ce <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	330c      	adds	r3, #12
 800a918:	7812      	ldrb	r2, [r2, #0]
 800a91a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a920:	1c5a      	adds	r2, r3, #1
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	3b01      	subs	r3, #1
 800a92e:	b29a      	uxth	r2, r3
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a934:	e04b      	b.n	800a9ce <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	689b      	ldr	r3, [r3, #8]
 800a93c:	f003 0302 	and.w	r3, r3, #2
 800a940:	2b02      	cmp	r3, #2
 800a942:	d12b      	bne.n	800a99c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a948:	b29b      	uxth	r3, r3
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d912      	bls.n	800a974 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a952:	881a      	ldrh	r2, [r3, #0]
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a95e:	1c9a      	adds	r2, r3, #2
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a968:	b29b      	uxth	r3, r3
 800a96a:	3b02      	subs	r3, #2
 800a96c:	b29a      	uxth	r2, r3
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a972:	e02c      	b.n	800a9ce <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	330c      	adds	r3, #12
 800a97e:	7812      	ldrb	r2, [r2, #0]
 800a980:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a986:	1c5a      	adds	r2, r3, #1
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a990:	b29b      	uxth	r3, r3
 800a992:	3b01      	subs	r3, #1
 800a994:	b29a      	uxth	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a99a:	e018      	b.n	800a9ce <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a99c:	f7fa fac8 	bl	8004f30 <HAL_GetTick>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	69fb      	ldr	r3, [r7, #28]
 800a9a4:	1ad3      	subs	r3, r2, r3
 800a9a6:	683a      	ldr	r2, [r7, #0]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d803      	bhi.n	800a9b4 <HAL_SPI_Transmit+0x26e>
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b2:	d102      	bne.n	800a9ba <HAL_SPI_Transmit+0x274>
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d109      	bne.n	800a9ce <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	e02d      	b.n	800aa2a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d1ae      	bne.n	800a936 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9d8:	69fa      	ldr	r2, [r7, #28]
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f000 fd27 	bl	800b430 <SPI_EndRxTxTransaction>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d002      	beq.n	800a9ee <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2220      	movs	r2, #32
 800a9ec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	689b      	ldr	r3, [r3, #8]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d10a      	bne.n	800aa0c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	617b      	str	r3, [r7, #20]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	68db      	ldr	r3, [r3, #12]
 800aa00:	617b      	str	r3, [r7, #20]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	689b      	ldr	r3, [r3, #8]
 800aa08:	617b      	str	r3, [r7, #20]
 800aa0a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2201      	movs	r2, #1
 800aa10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2200      	movs	r2, #0
 800aa18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d001      	beq.n	800aa28 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800aa24:	2301      	movs	r3, #1
 800aa26:	e000      	b.n	800aa2a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800aa28:	2300      	movs	r3, #0
  }
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3720      	adds	r7, #32
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b088      	sub	sp, #32
 800aa36:	af02      	add	r7, sp, #8
 800aa38:	60f8      	str	r0, [r7, #12]
 800aa3a:	60b9      	str	r1, [r7, #8]
 800aa3c:	603b      	str	r3, [r7, #0]
 800aa3e:	4613      	mov	r3, r2
 800aa40:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aa48:	b2db      	uxtb	r3, r3
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d001      	beq.n	800aa52 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800aa4e:	2302      	movs	r3, #2
 800aa50:	e123      	b.n	800ac9a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d002      	beq.n	800aa5e <HAL_SPI_Receive+0x2c>
 800aa58:	88fb      	ldrh	r3, [r7, #6]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	e11b      	b.n	800ac9a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	685b      	ldr	r3, [r3, #4]
 800aa66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa6a:	d112      	bne.n	800aa92 <HAL_SPI_Receive+0x60>
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d10e      	bne.n	800aa92 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2204      	movs	r2, #4
 800aa78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800aa7c:	88fa      	ldrh	r2, [r7, #6]
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	9300      	str	r3, [sp, #0]
 800aa82:	4613      	mov	r3, r2
 800aa84:	68ba      	ldr	r2, [r7, #8]
 800aa86:	68b9      	ldr	r1, [r7, #8]
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f000 f90a 	bl	800aca2 <HAL_SPI_TransmitReceive>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	e103      	b.n	800ac9a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa92:	f7fa fa4d 	bl	8004f30 <HAL_GetTick>
 800aa96:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d101      	bne.n	800aaa6 <HAL_SPI_Receive+0x74>
 800aaa2:	2302      	movs	r3, #2
 800aaa4:	e0f9      	b.n	800ac9a <HAL_SPI_Receive+0x268>
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2204      	movs	r2, #4
 800aab2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2200      	movs	r2, #0
 800aaba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	88fa      	ldrh	r2, [r7, #6]
 800aac6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	88fa      	ldrh	r2, [r7, #6]
 800aace:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2200      	movs	r2, #0
 800aae2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2200      	movs	r2, #0
 800aae8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2200      	movs	r2, #0
 800aaee:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	68db      	ldr	r3, [r3, #12]
 800aaf4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aaf8:	d908      	bls.n	800ab0c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	685a      	ldr	r2, [r3, #4]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ab08:	605a      	str	r2, [r3, #4]
 800ab0a:	e007      	b.n	800ab1c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	685a      	ldr	r2, [r3, #4]
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ab1a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	689b      	ldr	r3, [r3, #8]
 800ab20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab24:	d10f      	bne.n	800ab46 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ab44:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab50:	2b40      	cmp	r3, #64	@ 0x40
 800ab52:	d007      	beq.n	800ab64 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab62:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ab6c:	d875      	bhi.n	800ac5a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ab6e:	e037      	b.n	800abe0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	f003 0301 	and.w	r3, r3, #1
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d117      	bne.n	800abae <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f103 020c 	add.w	r2, r3, #12
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab8a:	7812      	ldrb	r2, [r2, #0]
 800ab8c:	b2d2      	uxtb	r2, r2
 800ab8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab94:	1c5a      	adds	r2, r3, #1
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aba0:	b29b      	uxth	r3, r3
 800aba2:	3b01      	subs	r3, #1
 800aba4:	b29a      	uxth	r2, r3
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800abac:	e018      	b.n	800abe0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abae:	f7fa f9bf 	bl	8004f30 <HAL_GetTick>
 800abb2:	4602      	mov	r2, r0
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	1ad3      	subs	r3, r2, r3
 800abb8:	683a      	ldr	r2, [r7, #0]
 800abba:	429a      	cmp	r2, r3
 800abbc:	d803      	bhi.n	800abc6 <HAL_SPI_Receive+0x194>
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abc4:	d102      	bne.n	800abcc <HAL_SPI_Receive+0x19a>
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d109      	bne.n	800abe0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2201      	movs	r2, #1
 800abd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800abdc:	2303      	movs	r3, #3
 800abde:	e05c      	b.n	800ac9a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1c1      	bne.n	800ab70 <HAL_SPI_Receive+0x13e>
 800abec:	e03b      	b.n	800ac66 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	f003 0301 	and.w	r3, r3, #1
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d115      	bne.n	800ac28 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	68da      	ldr	r2, [r3, #12]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac06:	b292      	uxth	r2, r2
 800ac08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac0e:	1c9a      	adds	r2, r3, #2
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac1a:	b29b      	uxth	r3, r3
 800ac1c:	3b01      	subs	r3, #1
 800ac1e:	b29a      	uxth	r2, r3
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ac26:	e018      	b.n	800ac5a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac28:	f7fa f982 	bl	8004f30 <HAL_GetTick>
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	1ad3      	subs	r3, r2, r3
 800ac32:	683a      	ldr	r2, [r7, #0]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d803      	bhi.n	800ac40 <HAL_SPI_Receive+0x20e>
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac3e:	d102      	bne.n	800ac46 <HAL_SPI_Receive+0x214>
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d109      	bne.n	800ac5a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ac56:	2303      	movs	r3, #3
 800ac58:	e01f      	b.n	800ac9a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d1c3      	bne.n	800abee <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	6839      	ldr	r1, [r7, #0]
 800ac6a:	68f8      	ldr	r0, [r7, #12]
 800ac6c:	f000 fb64 	bl	800b338 <SPI_EndRxTransaction>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d002      	beq.n	800ac7c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2220      	movs	r2, #32
 800ac7a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2201      	movs	r2, #1
 800ac80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d001      	beq.n	800ac98 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e000      	b.n	800ac9a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800ac98:	2300      	movs	r3, #0
  }
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	3718      	adds	r7, #24
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}

0800aca2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800aca2:	b580      	push	{r7, lr}
 800aca4:	b08a      	sub	sp, #40	@ 0x28
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	60f8      	str	r0, [r7, #12]
 800acaa:	60b9      	str	r1, [r7, #8]
 800acac:	607a      	str	r2, [r7, #4]
 800acae:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800acb0:	2301      	movs	r3, #1
 800acb2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800acb4:	f7fa f93c 	bl	8004f30 <HAL_GetTick>
 800acb8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800acc0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	685b      	ldr	r3, [r3, #4]
 800acc6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800acc8:	887b      	ldrh	r3, [r7, #2]
 800acca:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800accc:	887b      	ldrh	r3, [r7, #2]
 800acce:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800acd0:	7ffb      	ldrb	r3, [r7, #31]
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d00c      	beq.n	800acf0 <HAL_SPI_TransmitReceive+0x4e>
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acdc:	d106      	bne.n	800acec <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d102      	bne.n	800acec <HAL_SPI_TransmitReceive+0x4a>
 800ace6:	7ffb      	ldrb	r3, [r7, #31]
 800ace8:	2b04      	cmp	r3, #4
 800acea:	d001      	beq.n	800acf0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800acec:	2302      	movs	r3, #2
 800acee:	e1f3      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d005      	beq.n	800ad02 <HAL_SPI_TransmitReceive+0x60>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d002      	beq.n	800ad02 <HAL_SPI_TransmitReceive+0x60>
 800acfc:	887b      	ldrh	r3, [r7, #2]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d101      	bne.n	800ad06 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800ad02:	2301      	movs	r3, #1
 800ad04:	e1e8      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d101      	bne.n	800ad14 <HAL_SPI_TransmitReceive+0x72>
 800ad10:	2302      	movs	r3, #2
 800ad12:	e1e1      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2201      	movs	r2, #1
 800ad18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d003      	beq.n	800ad30 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	2205      	movs	r2, #5
 800ad2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2200      	movs	r2, #0
 800ad34:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	887a      	ldrh	r2, [r7, #2]
 800ad40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	887a      	ldrh	r2, [r7, #2]
 800ad48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	68ba      	ldr	r2, [r7, #8]
 800ad50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	887a      	ldrh	r2, [r7, #2]
 800ad56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	887a      	ldrh	r2, [r7, #2]
 800ad5c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2200      	movs	r2, #0
 800ad62:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2200      	movs	r2, #0
 800ad68:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	68db      	ldr	r3, [r3, #12]
 800ad6e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad72:	d802      	bhi.n	800ad7a <HAL_SPI_TransmitReceive+0xd8>
 800ad74:	8abb      	ldrh	r3, [r7, #20]
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d908      	bls.n	800ad8c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	685a      	ldr	r2, [r3, #4]
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ad88:	605a      	str	r2, [r3, #4]
 800ad8a:	e007      	b.n	800ad9c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	685a      	ldr	r2, [r3, #4]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ad9a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada6:	2b40      	cmp	r3, #64	@ 0x40
 800ada8:	d007      	beq.n	800adba <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681a      	ldr	r2, [r3, #0]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800adb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	68db      	ldr	r3, [r3, #12]
 800adbe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800adc2:	f240 8083 	bls.w	800aecc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	685b      	ldr	r3, [r3, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d002      	beq.n	800add4 <HAL_SPI_TransmitReceive+0x132>
 800adce:	8afb      	ldrh	r3, [r7, #22]
 800add0:	2b01      	cmp	r3, #1
 800add2:	d16f      	bne.n	800aeb4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add8:	881a      	ldrh	r2, [r3, #0]
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ade4:	1c9a      	adds	r2, r3, #2
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800adee:	b29b      	uxth	r3, r3
 800adf0:	3b01      	subs	r3, #1
 800adf2:	b29a      	uxth	r2, r3
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800adf8:	e05c      	b.n	800aeb4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	f003 0302 	and.w	r3, r3, #2
 800ae04:	2b02      	cmp	r3, #2
 800ae06:	d11b      	bne.n	800ae40 <HAL_SPI_TransmitReceive+0x19e>
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d016      	beq.n	800ae40 <HAL_SPI_TransmitReceive+0x19e>
 800ae12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	d113      	bne.n	800ae40 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1c:	881a      	ldrh	r2, [r3, #0]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae28:	1c9a      	adds	r2, r3, #2
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	3b01      	subs	r3, #1
 800ae36:	b29a      	uxth	r2, r3
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	f003 0301 	and.w	r3, r3, #1
 800ae4a:	2b01      	cmp	r3, #1
 800ae4c:	d11c      	bne.n	800ae88 <HAL_SPI_TransmitReceive+0x1e6>
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d016      	beq.n	800ae88 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	68da      	ldr	r2, [r3, #12]
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae64:	b292      	uxth	r2, r2
 800ae66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae6c:	1c9a      	adds	r2, r3, #2
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	3b01      	subs	r3, #1
 800ae7c:	b29a      	uxth	r2, r3
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ae84:	2301      	movs	r3, #1
 800ae86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ae88:	f7fa f852 	bl	8004f30 <HAL_GetTick>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	6a3b      	ldr	r3, [r7, #32]
 800ae90:	1ad3      	subs	r3, r2, r3
 800ae92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d80d      	bhi.n	800aeb4 <HAL_SPI_TransmitReceive+0x212>
 800ae98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae9e:	d009      	beq.n	800aeb4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2201      	movs	r2, #1
 800aea4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	e111      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d19d      	bne.n	800adfa <HAL_SPI_TransmitReceive+0x158>
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d197      	bne.n	800adfa <HAL_SPI_TransmitReceive+0x158>
 800aeca:	e0e5      	b.n	800b098 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d003      	beq.n	800aedc <HAL_SPI_TransmitReceive+0x23a>
 800aed4:	8afb      	ldrh	r3, [r7, #22]
 800aed6:	2b01      	cmp	r3, #1
 800aed8:	f040 80d1 	bne.w	800b07e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	d912      	bls.n	800af0c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeea:	881a      	ldrh	r2, [r3, #0]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aef6:	1c9a      	adds	r2, r3, #2
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af00:	b29b      	uxth	r3, r3
 800af02:	3b02      	subs	r3, #2
 800af04:	b29a      	uxth	r2, r3
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af0a:	e0b8      	b.n	800b07e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	330c      	adds	r3, #12
 800af16:	7812      	ldrb	r2, [r2, #0]
 800af18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af1e:	1c5a      	adds	r2, r3, #1
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af28:	b29b      	uxth	r3, r3
 800af2a:	3b01      	subs	r3, #1
 800af2c:	b29a      	uxth	r2, r3
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af32:	e0a4      	b.n	800b07e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	689b      	ldr	r3, [r3, #8]
 800af3a:	f003 0302 	and.w	r3, r3, #2
 800af3e:	2b02      	cmp	r3, #2
 800af40:	d134      	bne.n	800afac <HAL_SPI_TransmitReceive+0x30a>
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af46:	b29b      	uxth	r3, r3
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d02f      	beq.n	800afac <HAL_SPI_TransmitReceive+0x30a>
 800af4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d12c      	bne.n	800afac <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af56:	b29b      	uxth	r3, r3
 800af58:	2b01      	cmp	r3, #1
 800af5a:	d912      	bls.n	800af82 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af60:	881a      	ldrh	r2, [r3, #0]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af6c:	1c9a      	adds	r2, r3, #2
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af76:	b29b      	uxth	r3, r3
 800af78:	3b02      	subs	r3, #2
 800af7a:	b29a      	uxth	r2, r3
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af80:	e012      	b.n	800afa8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	330c      	adds	r3, #12
 800af8c:	7812      	ldrb	r2, [r2, #0]
 800af8e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af94:	1c5a      	adds	r2, r3, #1
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	3b01      	subs	r3, #1
 800afa2:	b29a      	uxth	r2, r3
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800afa8:	2300      	movs	r3, #0
 800afaa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	689b      	ldr	r3, [r3, #8]
 800afb2:	f003 0301 	and.w	r3, r3, #1
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d148      	bne.n	800b04c <HAL_SPI_TransmitReceive+0x3aa>
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800afc0:	b29b      	uxth	r3, r3
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d042      	beq.n	800b04c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800afcc:	b29b      	uxth	r3, r3
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d923      	bls.n	800b01a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	68da      	ldr	r2, [r3, #12]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afdc:	b292      	uxth	r2, r2
 800afde:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afe4:	1c9a      	adds	r2, r3, #2
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	3b02      	subs	r3, #2
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b002:	b29b      	uxth	r3, r3
 800b004:	2b01      	cmp	r3, #1
 800b006:	d81f      	bhi.n	800b048 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	685a      	ldr	r2, [r3, #4]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b016:	605a      	str	r2, [r3, #4]
 800b018:	e016      	b.n	800b048 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f103 020c 	add.w	r2, r3, #12
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b026:	7812      	ldrb	r2, [r2, #0]
 800b028:	b2d2      	uxtb	r2, r2
 800b02a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b030:	1c5a      	adds	r2, r3, #1
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	3b01      	subs	r3, #1
 800b040:	b29a      	uxth	r2, r3
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b048:	2301      	movs	r3, #1
 800b04a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b04c:	f7f9 ff70 	bl	8004f30 <HAL_GetTick>
 800b050:	4602      	mov	r2, r0
 800b052:	6a3b      	ldr	r3, [r7, #32]
 800b054:	1ad3      	subs	r3, r2, r3
 800b056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b058:	429a      	cmp	r2, r3
 800b05a:	d803      	bhi.n	800b064 <HAL_SPI_TransmitReceive+0x3c2>
 800b05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b062:	d102      	bne.n	800b06a <HAL_SPI_TransmitReceive+0x3c8>
 800b064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b066:	2b00      	cmp	r3, #0
 800b068:	d109      	bne.n	800b07e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2201      	movs	r2, #1
 800b06e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2200      	movs	r2, #0
 800b076:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b07a:	2303      	movs	r3, #3
 800b07c:	e02c      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b082:	b29b      	uxth	r3, r3
 800b084:	2b00      	cmp	r3, #0
 800b086:	f47f af55 	bne.w	800af34 <HAL_SPI_TransmitReceive+0x292>
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b090:	b29b      	uxth	r3, r3
 800b092:	2b00      	cmp	r3, #0
 800b094:	f47f af4e 	bne.w	800af34 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b098:	6a3a      	ldr	r2, [r7, #32]
 800b09a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 f9c7 	bl	800b430 <SPI_EndRxTxTransaction>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d008      	beq.n	800b0ba <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	2220      	movs	r2, #32
 800b0ac:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e00e      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d001      	beq.n	800b0d6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	e000      	b.n	800b0d8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b0d6:	2300      	movs	r3, #0
  }
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3728      	adds	r7, #40	@ 0x28
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b083      	sub	sp, #12
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b0ee:	b2db      	uxtb	r3, r3
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b088      	sub	sp, #32
 800b100:	af00      	add	r7, sp, #0
 800b102:	60f8      	str	r0, [r7, #12]
 800b104:	60b9      	str	r1, [r7, #8]
 800b106:	603b      	str	r3, [r7, #0]
 800b108:	4613      	mov	r3, r2
 800b10a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b10c:	f7f9 ff10 	bl	8004f30 <HAL_GetTick>
 800b110:	4602      	mov	r2, r0
 800b112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b114:	1a9b      	subs	r3, r3, r2
 800b116:	683a      	ldr	r2, [r7, #0]
 800b118:	4413      	add	r3, r2
 800b11a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b11c:	f7f9 ff08 	bl	8004f30 <HAL_GetTick>
 800b120:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b122:	4b39      	ldr	r3, [pc, #228]	@ (800b208 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	015b      	lsls	r3, r3, #5
 800b128:	0d1b      	lsrs	r3, r3, #20
 800b12a:	69fa      	ldr	r2, [r7, #28]
 800b12c:	fb02 f303 	mul.w	r3, r2, r3
 800b130:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b132:	e055      	b.n	800b1e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b13a:	d051      	beq.n	800b1e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b13c:	f7f9 fef8 	bl	8004f30 <HAL_GetTick>
 800b140:	4602      	mov	r2, r0
 800b142:	69bb      	ldr	r3, [r7, #24]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	69fa      	ldr	r2, [r7, #28]
 800b148:	429a      	cmp	r2, r3
 800b14a:	d902      	bls.n	800b152 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b14c:	69fb      	ldr	r3, [r7, #28]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d13d      	bne.n	800b1ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	685a      	ldr	r2, [r3, #4]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b160:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b16a:	d111      	bne.n	800b190 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b174:	d004      	beq.n	800b180 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	689b      	ldr	r3, [r3, #8]
 800b17a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b17e:	d107      	bne.n	800b190 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b18e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b198:	d10f      	bne.n	800b1ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b1a8:	601a      	str	r2, [r3, #0]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	681a      	ldr	r2, [r3, #0]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b1b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b1ca:	2303      	movs	r3, #3
 800b1cc:	e018      	b.n	800b200 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d102      	bne.n	800b1da <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61fb      	str	r3, [r7, #28]
 800b1d8:	e002      	b.n	800b1e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	3b01      	subs	r3, #1
 800b1de:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	689a      	ldr	r2, [r3, #8]
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	4013      	ands	r3, r2
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	bf0c      	ite	eq
 800b1f0:	2301      	moveq	r3, #1
 800b1f2:	2300      	movne	r3, #0
 800b1f4:	b2db      	uxtb	r3, r3
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	79fb      	ldrb	r3, [r7, #7]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d19a      	bne.n	800b134 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b1fe:	2300      	movs	r3, #0
}
 800b200:	4618      	mov	r0, r3
 800b202:	3720      	adds	r7, #32
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	20000004 	.word	0x20000004

0800b20c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b08a      	sub	sp, #40	@ 0x28
 800b210:	af00      	add	r7, sp, #0
 800b212:	60f8      	str	r0, [r7, #12]
 800b214:	60b9      	str	r1, [r7, #8]
 800b216:	607a      	str	r2, [r7, #4]
 800b218:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b21a:	2300      	movs	r3, #0
 800b21c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b21e:	f7f9 fe87 	bl	8004f30 <HAL_GetTick>
 800b222:	4602      	mov	r2, r0
 800b224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b226:	1a9b      	subs	r3, r3, r2
 800b228:	683a      	ldr	r2, [r7, #0]
 800b22a:	4413      	add	r3, r2
 800b22c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b22e:	f7f9 fe7f 	bl	8004f30 <HAL_GetTick>
 800b232:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	330c      	adds	r3, #12
 800b23a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b23c:	4b3d      	ldr	r3, [pc, #244]	@ (800b334 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	4613      	mov	r3, r2
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	4413      	add	r3, r2
 800b246:	00da      	lsls	r2, r3, #3
 800b248:	1ad3      	subs	r3, r2, r3
 800b24a:	0d1b      	lsrs	r3, r3, #20
 800b24c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b24e:	fb02 f303 	mul.w	r3, r2, r3
 800b252:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b254:	e061      	b.n	800b31a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b25c:	d107      	bne.n	800b26e <SPI_WaitFifoStateUntilTimeout+0x62>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d104      	bne.n	800b26e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b264:	69fb      	ldr	r3, [r7, #28]
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b26c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b274:	d051      	beq.n	800b31a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b276:	f7f9 fe5b 	bl	8004f30 <HAL_GetTick>
 800b27a:	4602      	mov	r2, r0
 800b27c:	6a3b      	ldr	r3, [r7, #32]
 800b27e:	1ad3      	subs	r3, r2, r3
 800b280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b282:	429a      	cmp	r2, r3
 800b284:	d902      	bls.n	800b28c <SPI_WaitFifoStateUntilTimeout+0x80>
 800b286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d13d      	bne.n	800b308 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	685a      	ldr	r2, [r3, #4]
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b29a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b2a4:	d111      	bne.n	800b2ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	689b      	ldr	r3, [r3, #8]
 800b2aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2ae:	d004      	beq.n	800b2ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	689b      	ldr	r3, [r3, #8]
 800b2b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b2b8:	d107      	bne.n	800b2ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b2c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2d2:	d10f      	bne.n	800b2f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b2e2:	601a      	str	r2, [r3, #0]
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	681a      	ldr	r2, [r3, #0]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b2f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b304:	2303      	movs	r3, #3
 800b306:	e011      	b.n	800b32c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b308:	69bb      	ldr	r3, [r7, #24]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d102      	bne.n	800b314 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800b30e:	2300      	movs	r3, #0
 800b310:	627b      	str	r3, [r7, #36]	@ 0x24
 800b312:	e002      	b.n	800b31a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	3b01      	subs	r3, #1
 800b318:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	689a      	ldr	r2, [r3, #8]
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	4013      	ands	r3, r2
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	429a      	cmp	r2, r3
 800b328:	d195      	bne.n	800b256 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800b32a:	2300      	movs	r3, #0
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3728      	adds	r7, #40	@ 0x28
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}
 800b334:	20000004 	.word	0x20000004

0800b338 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b088      	sub	sp, #32
 800b33c:	af02      	add	r7, sp, #8
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b34c:	d111      	bne.n	800b372 <SPI_EndRxTransaction+0x3a>
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b356:	d004      	beq.n	800b362 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b360:	d107      	bne.n	800b372 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	681a      	ldr	r2, [r3, #0]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b370:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b37a:	d112      	bne.n	800b3a2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	2200      	movs	r2, #0
 800b384:	2180      	movs	r1, #128	@ 0x80
 800b386:	68f8      	ldr	r0, [r7, #12]
 800b388:	f7ff feb8 	bl	800b0fc <SPI_WaitFlagStateUntilTimeout>
 800b38c:	4603      	mov	r3, r0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d021      	beq.n	800b3d6 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b396:	f043 0220 	orr.w	r2, r3, #32
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b39e:	2303      	movs	r3, #3
 800b3a0:	e03d      	b.n	800b41e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b3a2:	4b21      	ldr	r3, [pc, #132]	@ (800b428 <SPI_EndRxTransaction+0xf0>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4a21      	ldr	r2, [pc, #132]	@ (800b42c <SPI_EndRxTransaction+0xf4>)
 800b3a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b3ac:	0d5b      	lsrs	r3, r3, #21
 800b3ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b3b2:	fb02 f303 	mul.w	r3, r2, r3
 800b3b6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d00a      	beq.n	800b3d4 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	3b01      	subs	r3, #1
 800b3c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3ce:	2b80      	cmp	r3, #128	@ 0x80
 800b3d0:	d0f2      	beq.n	800b3b8 <SPI_EndRxTransaction+0x80>
 800b3d2:	e000      	b.n	800b3d6 <SPI_EndRxTransaction+0x9e>
        break;
 800b3d4:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b3de:	d11d      	bne.n	800b41c <SPI_EndRxTransaction+0xe4>
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	689b      	ldr	r3, [r3, #8]
 800b3e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3e8:	d004      	beq.n	800b3f4 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	689b      	ldr	r3, [r3, #8]
 800b3ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3f2:	d113      	bne.n	800b41c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b400:	68f8      	ldr	r0, [r7, #12]
 800b402:	f7ff ff03 	bl	800b20c <SPI_WaitFifoStateUntilTimeout>
 800b406:	4603      	mov	r3, r0
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d007      	beq.n	800b41c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b410:	f043 0220 	orr.w	r2, r3, #32
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b418:	2303      	movs	r3, #3
 800b41a:	e000      	b.n	800b41e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800b41c:	2300      	movs	r3, #0
}
 800b41e:	4618      	mov	r0, r3
 800b420:	3718      	adds	r7, #24
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}
 800b426:	bf00      	nop
 800b428:	20000004 	.word	0x20000004
 800b42c:	165e9f81 	.word	0x165e9f81

0800b430 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b088      	sub	sp, #32
 800b434:	af02      	add	r7, sp, #8
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	9300      	str	r3, [sp, #0]
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	2200      	movs	r2, #0
 800b444:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b448:	68f8      	ldr	r0, [r7, #12]
 800b44a:	f7ff fedf 	bl	800b20c <SPI_WaitFifoStateUntilTimeout>
 800b44e:	4603      	mov	r3, r0
 800b450:	2b00      	cmp	r3, #0
 800b452:	d007      	beq.n	800b464 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b458:	f043 0220 	orr.w	r2, r3, #32
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b460:	2303      	movs	r3, #3
 800b462:	e046      	b.n	800b4f2 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b464:	4b25      	ldr	r3, [pc, #148]	@ (800b4fc <SPI_EndRxTxTransaction+0xcc>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a25      	ldr	r2, [pc, #148]	@ (800b500 <SPI_EndRxTxTransaction+0xd0>)
 800b46a:	fba2 2303 	umull	r2, r3, r2, r3
 800b46e:	0d5b      	lsrs	r3, r3, #21
 800b470:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b474:	fb02 f303 	mul.w	r3, r2, r3
 800b478:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	685b      	ldr	r3, [r3, #4]
 800b47e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b482:	d112      	bne.n	800b4aa <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	9300      	str	r3, [sp, #0]
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	2200      	movs	r2, #0
 800b48c:	2180      	movs	r1, #128	@ 0x80
 800b48e:	68f8      	ldr	r0, [r7, #12]
 800b490:	f7ff fe34 	bl	800b0fc <SPI_WaitFlagStateUntilTimeout>
 800b494:	4603      	mov	r3, r0
 800b496:	2b00      	cmp	r3, #0
 800b498:	d016      	beq.n	800b4c8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b49e:	f043 0220 	orr.w	r2, r3, #32
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b4a6:	2303      	movs	r3, #3
 800b4a8:	e023      	b.n	800b4f2 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d00a      	beq.n	800b4c6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800b4b0:	697b      	ldr	r3, [r7, #20]
 800b4b2:	3b01      	subs	r3, #1
 800b4b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	689b      	ldr	r3, [r3, #8]
 800b4bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4c0:	2b80      	cmp	r3, #128	@ 0x80
 800b4c2:	d0f2      	beq.n	800b4aa <SPI_EndRxTxTransaction+0x7a>
 800b4c4:	e000      	b.n	800b4c8 <SPI_EndRxTxTransaction+0x98>
        break;
 800b4c6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	9300      	str	r3, [sp, #0]
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f7ff fe99 	bl	800b20c <SPI_WaitFifoStateUntilTimeout>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d007      	beq.n	800b4f0 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4e4:	f043 0220 	orr.w	r2, r3, #32
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b4ec:	2303      	movs	r3, #3
 800b4ee:	e000      	b.n	800b4f2 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800b4f0:	2300      	movs	r3, #0
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3718      	adds	r7, #24
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}
 800b4fa:	bf00      	nop
 800b4fc:	20000004 	.word	0x20000004
 800b500:	165e9f81 	.word	0x165e9f81

0800b504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b082      	sub	sp, #8
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d101      	bne.n	800b516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	e049      	b.n	800b5aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d106      	bne.n	800b530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2200      	movs	r2, #0
 800b526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f7f9 fa50 	bl	80049d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2202      	movs	r2, #2
 800b534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681a      	ldr	r2, [r3, #0]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	3304      	adds	r3, #4
 800b540:	4619      	mov	r1, r3
 800b542:	4610      	mov	r0, r2
 800b544:	f000 fc12 	bl	800bd6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2201      	movs	r2, #1
 800b54c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2201      	movs	r2, #1
 800b554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2201      	movs	r2, #1
 800b55c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2201      	movs	r2, #1
 800b564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2201      	movs	r2, #1
 800b56c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2201      	movs	r2, #1
 800b574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2201      	movs	r2, #1
 800b57c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2201      	movs	r2, #1
 800b584:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2201      	movs	r2, #1
 800b58c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2201      	movs	r2, #1
 800b594:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2201      	movs	r2, #1
 800b59c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b5a8:	2300      	movs	r3, #0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3708      	adds	r7, #8
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}
	...

0800b5b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d001      	beq.n	800b5cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e054      	b.n	800b676 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2202      	movs	r2, #2
 800b5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	68da      	ldr	r2, [r3, #12]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f042 0201 	orr.w	r2, r2, #1
 800b5e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	4a26      	ldr	r2, [pc, #152]	@ (800b684 <HAL_TIM_Base_Start_IT+0xd0>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d022      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5f6:	d01d      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a22      	ldr	r2, [pc, #136]	@ (800b688 <HAL_TIM_Base_Start_IT+0xd4>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d018      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	4a21      	ldr	r2, [pc, #132]	@ (800b68c <HAL_TIM_Base_Start_IT+0xd8>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d013      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	4a1f      	ldr	r2, [pc, #124]	@ (800b690 <HAL_TIM_Base_Start_IT+0xdc>)
 800b612:	4293      	cmp	r3, r2
 800b614:	d00e      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4a1e      	ldr	r2, [pc, #120]	@ (800b694 <HAL_TIM_Base_Start_IT+0xe0>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d009      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	4a1c      	ldr	r2, [pc, #112]	@ (800b698 <HAL_TIM_Base_Start_IT+0xe4>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d004      	beq.n	800b634 <HAL_TIM_Base_Start_IT+0x80>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	4a1b      	ldr	r2, [pc, #108]	@ (800b69c <HAL_TIM_Base_Start_IT+0xe8>)
 800b630:	4293      	cmp	r3, r2
 800b632:	d115      	bne.n	800b660 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	689a      	ldr	r2, [r3, #8]
 800b63a:	4b19      	ldr	r3, [pc, #100]	@ (800b6a0 <HAL_TIM_Base_Start_IT+0xec>)
 800b63c:	4013      	ands	r3, r2
 800b63e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2b06      	cmp	r3, #6
 800b644:	d015      	beq.n	800b672 <HAL_TIM_Base_Start_IT+0xbe>
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b64c:	d011      	beq.n	800b672 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f042 0201 	orr.w	r2, r2, #1
 800b65c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b65e:	e008      	b.n	800b672 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	681a      	ldr	r2, [r3, #0]
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	f042 0201 	orr.w	r2, r2, #1
 800b66e:	601a      	str	r2, [r3, #0]
 800b670:	e000      	b.n	800b674 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b672:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b674:	2300      	movs	r3, #0
}
 800b676:	4618      	mov	r0, r3
 800b678:	3714      	adds	r7, #20
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr
 800b682:	bf00      	nop
 800b684:	40010000 	.word	0x40010000
 800b688:	40000400 	.word	0x40000400
 800b68c:	40000800 	.word	0x40000800
 800b690:	40000c00 	.word	0x40000c00
 800b694:	40010400 	.word	0x40010400
 800b698:	40014000 	.word	0x40014000
 800b69c:	40001800 	.word	0x40001800
 800b6a0:	00010007 	.word	0x00010007

0800b6a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b082      	sub	sp, #8
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d101      	bne.n	800b6b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e049      	b.n	800b74a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d106      	bne.n	800b6d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f7f9 f9ee 	bl	8004aac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2202      	movs	r2, #2
 800b6d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681a      	ldr	r2, [r3, #0]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	3304      	adds	r3, #4
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	4610      	mov	r0, r2
 800b6e4:	f000 fb42 	bl	800bd6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2201      	movs	r2, #1
 800b72c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2201      	movs	r2, #1
 800b734:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2201      	movs	r2, #1
 800b73c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2201      	movs	r2, #1
 800b744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b748:	2300      	movs	r3, #0
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3708      	adds	r7, #8
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}

0800b752 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b084      	sub	sp, #16
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	68db      	ldr	r3, [r3, #12]
 800b760:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	691b      	ldr	r3, [r3, #16]
 800b768:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	f003 0302 	and.w	r3, r3, #2
 800b770:	2b00      	cmp	r3, #0
 800b772:	d020      	beq.n	800b7b6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	f003 0302 	and.w	r3, r3, #2
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d01b      	beq.n	800b7b6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f06f 0202 	mvn.w	r2, #2
 800b786:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2201      	movs	r2, #1
 800b78c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	699b      	ldr	r3, [r3, #24]
 800b794:	f003 0303 	and.w	r3, r3, #3
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d003      	beq.n	800b7a4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 fac7 	bl	800bd30 <HAL_TIM_IC_CaptureCallback>
 800b7a2:	e005      	b.n	800b7b0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f000 fab9 	bl	800bd1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f000 faca 	bl	800bd44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	f003 0304 	and.w	r3, r3, #4
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d020      	beq.n	800b802 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f003 0304 	and.w	r3, r3, #4
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d01b      	beq.n	800b802 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f06f 0204 	mvn.w	r2, #4
 800b7d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	699b      	ldr	r3, [r3, #24]
 800b7e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d003      	beq.n	800b7f0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 faa1 	bl	800bd30 <HAL_TIM_IC_CaptureCallback>
 800b7ee:	e005      	b.n	800b7fc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 fa93 	bl	800bd1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f000 faa4 	bl	800bd44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2200      	movs	r2, #0
 800b800:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	f003 0308 	and.w	r3, r3, #8
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d020      	beq.n	800b84e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f003 0308 	and.w	r3, r3, #8
 800b812:	2b00      	cmp	r3, #0
 800b814:	d01b      	beq.n	800b84e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f06f 0208 	mvn.w	r2, #8
 800b81e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2204      	movs	r2, #4
 800b824:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	69db      	ldr	r3, [r3, #28]
 800b82c:	f003 0303 	and.w	r3, r3, #3
 800b830:	2b00      	cmp	r3, #0
 800b832:	d003      	beq.n	800b83c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f000 fa7b 	bl	800bd30 <HAL_TIM_IC_CaptureCallback>
 800b83a:	e005      	b.n	800b848 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 fa6d 	bl	800bd1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f000 fa7e 	bl	800bd44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2200      	movs	r2, #0
 800b84c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	f003 0310 	and.w	r3, r3, #16
 800b854:	2b00      	cmp	r3, #0
 800b856:	d020      	beq.n	800b89a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	f003 0310 	and.w	r3, r3, #16
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d01b      	beq.n	800b89a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f06f 0210 	mvn.w	r2, #16
 800b86a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2208      	movs	r2, #8
 800b870:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	69db      	ldr	r3, [r3, #28]
 800b878:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d003      	beq.n	800b888 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f000 fa55 	bl	800bd30 <HAL_TIM_IC_CaptureCallback>
 800b886:	e005      	b.n	800b894 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 fa47 	bl	800bd1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f000 fa58 	bl	800bd44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2200      	movs	r2, #0
 800b898:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	f003 0301 	and.w	r3, r3, #1
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d00c      	beq.n	800b8be <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f003 0301 	and.w	r3, r3, #1
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d007      	beq.n	800b8be <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f06f 0201 	mvn.w	r2, #1
 800b8b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f7f7 ffd9 	bl	8003870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d104      	bne.n	800b8d2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d00c      	beq.n	800b8ec <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d007      	beq.n	800b8ec <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b8e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 fef4 	bl	800c6d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d00c      	beq.n	800b910 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d007      	beq.n	800b910 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f000 feec 	bl	800c6e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00c      	beq.n	800b934 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b920:	2b00      	cmp	r3, #0
 800b922:	d007      	beq.n	800b934 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b92c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f000 fa12 	bl	800bd58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	f003 0320 	and.w	r3, r3, #32
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d00c      	beq.n	800b958 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	f003 0320 	and.w	r3, r3, #32
 800b944:	2b00      	cmp	r3, #0
 800b946:	d007      	beq.n	800b958 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f06f 0220 	mvn.w	r2, #32
 800b950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 feb4 	bl	800c6c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b958:	bf00      	nop
 800b95a:	3710      	adds	r7, #16
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bd80      	pop	{r7, pc}

0800b960 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b086      	sub	sp, #24
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	60b9      	str	r1, [r7, #8]
 800b96a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b96c:	2300      	movs	r3, #0
 800b96e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b976:	2b01      	cmp	r3, #1
 800b978:	d101      	bne.n	800b97e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b97a:	2302      	movs	r3, #2
 800b97c:	e0ff      	b.n	800bb7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	2201      	movs	r2, #1
 800b982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2b14      	cmp	r3, #20
 800b98a:	f200 80f0 	bhi.w	800bb6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b98e:	a201      	add	r2, pc, #4	@ (adr r2, 800b994 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b994:	0800b9e9 	.word	0x0800b9e9
 800b998:	0800bb6f 	.word	0x0800bb6f
 800b99c:	0800bb6f 	.word	0x0800bb6f
 800b9a0:	0800bb6f 	.word	0x0800bb6f
 800b9a4:	0800ba29 	.word	0x0800ba29
 800b9a8:	0800bb6f 	.word	0x0800bb6f
 800b9ac:	0800bb6f 	.word	0x0800bb6f
 800b9b0:	0800bb6f 	.word	0x0800bb6f
 800b9b4:	0800ba6b 	.word	0x0800ba6b
 800b9b8:	0800bb6f 	.word	0x0800bb6f
 800b9bc:	0800bb6f 	.word	0x0800bb6f
 800b9c0:	0800bb6f 	.word	0x0800bb6f
 800b9c4:	0800baab 	.word	0x0800baab
 800b9c8:	0800bb6f 	.word	0x0800bb6f
 800b9cc:	0800bb6f 	.word	0x0800bb6f
 800b9d0:	0800bb6f 	.word	0x0800bb6f
 800b9d4:	0800baed 	.word	0x0800baed
 800b9d8:	0800bb6f 	.word	0x0800bb6f
 800b9dc:	0800bb6f 	.word	0x0800bb6f
 800b9e0:	0800bb6f 	.word	0x0800bb6f
 800b9e4:	0800bb2d 	.word	0x0800bb2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	68b9      	ldr	r1, [r7, #8]
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f000 fa62 	bl	800beb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	699a      	ldr	r2, [r3, #24]
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f042 0208 	orr.w	r2, r2, #8
 800ba02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	699a      	ldr	r2, [r3, #24]
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f022 0204 	bic.w	r2, r2, #4
 800ba12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	6999      	ldr	r1, [r3, #24]
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	691a      	ldr	r2, [r3, #16]
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	430a      	orrs	r2, r1
 800ba24:	619a      	str	r2, [r3, #24]
      break;
 800ba26:	e0a5      	b.n	800bb74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	68b9      	ldr	r1, [r7, #8]
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f000 fab4 	bl	800bf9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	699a      	ldr	r2, [r3, #24]
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ba42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	699a      	ldr	r2, [r3, #24]
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ba52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	6999      	ldr	r1, [r3, #24]
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	691b      	ldr	r3, [r3, #16]
 800ba5e:	021a      	lsls	r2, r3, #8
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	430a      	orrs	r2, r1
 800ba66:	619a      	str	r2, [r3, #24]
      break;
 800ba68:	e084      	b.n	800bb74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	68b9      	ldr	r1, [r7, #8]
 800ba70:	4618      	mov	r0, r3
 800ba72:	f000 fb0b 	bl	800c08c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	69da      	ldr	r2, [r3, #28]
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f042 0208 	orr.w	r2, r2, #8
 800ba84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	69da      	ldr	r2, [r3, #28]
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f022 0204 	bic.w	r2, r2, #4
 800ba94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	69d9      	ldr	r1, [r3, #28]
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	691a      	ldr	r2, [r3, #16]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	430a      	orrs	r2, r1
 800baa6:	61da      	str	r2, [r3, #28]
      break;
 800baa8:	e064      	b.n	800bb74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	68b9      	ldr	r1, [r7, #8]
 800bab0:	4618      	mov	r0, r3
 800bab2:	f000 fb61 	bl	800c178 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	69da      	ldr	r2, [r3, #28]
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bac4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	69da      	ldr	r2, [r3, #28]
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bad4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	69d9      	ldr	r1, [r3, #28]
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	021a      	lsls	r2, r3, #8
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	430a      	orrs	r2, r1
 800bae8:	61da      	str	r2, [r3, #28]
      break;
 800baea:	e043      	b.n	800bb74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	68b9      	ldr	r1, [r7, #8]
 800baf2:	4618      	mov	r0, r3
 800baf4:	f000 fb98 	bl	800c228 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f042 0208 	orr.w	r2, r2, #8
 800bb06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f022 0204 	bic.w	r2, r2, #4
 800bb16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	691a      	ldr	r2, [r3, #16]
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	430a      	orrs	r2, r1
 800bb28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bb2a:	e023      	b.n	800bb74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	68b9      	ldr	r1, [r7, #8]
 800bb32:	4618      	mov	r0, r3
 800bb34:	f000 fbca 	bl	800c2cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bb46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	021a      	lsls	r2, r3, #8
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	430a      	orrs	r2, r1
 800bb6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bb6c:	e002      	b.n	800bb74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bb6e:	2301      	movs	r3, #1
 800bb70:	75fb      	strb	r3, [r7, #23]
      break;
 800bb72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	2200      	movs	r2, #0
 800bb78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bb7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3718      	adds	r7, #24
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop

0800bb88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bb92:	2300      	movs	r3, #0
 800bb94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d101      	bne.n	800bba4 <HAL_TIM_ConfigClockSource+0x1c>
 800bba0:	2302      	movs	r3, #2
 800bba2:	e0b4      	b.n	800bd0e <HAL_TIM_ConfigClockSource+0x186>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2202      	movs	r2, #2
 800bbb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	689b      	ldr	r3, [r3, #8]
 800bbba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bbbc:	68ba      	ldr	r2, [r7, #8]
 800bbbe:	4b56      	ldr	r3, [pc, #344]	@ (800bd18 <HAL_TIM_ConfigClockSource+0x190>)
 800bbc0:	4013      	ands	r3, r2
 800bbc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bbca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	68ba      	ldr	r2, [r7, #8]
 800bbd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbdc:	d03e      	beq.n	800bc5c <HAL_TIM_ConfigClockSource+0xd4>
 800bbde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbe2:	f200 8087 	bhi.w	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bbe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbea:	f000 8086 	beq.w	800bcfa <HAL_TIM_ConfigClockSource+0x172>
 800bbee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbf2:	d87f      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bbf4:	2b70      	cmp	r3, #112	@ 0x70
 800bbf6:	d01a      	beq.n	800bc2e <HAL_TIM_ConfigClockSource+0xa6>
 800bbf8:	2b70      	cmp	r3, #112	@ 0x70
 800bbfa:	d87b      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bbfc:	2b60      	cmp	r3, #96	@ 0x60
 800bbfe:	d050      	beq.n	800bca2 <HAL_TIM_ConfigClockSource+0x11a>
 800bc00:	2b60      	cmp	r3, #96	@ 0x60
 800bc02:	d877      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bc04:	2b50      	cmp	r3, #80	@ 0x50
 800bc06:	d03c      	beq.n	800bc82 <HAL_TIM_ConfigClockSource+0xfa>
 800bc08:	2b50      	cmp	r3, #80	@ 0x50
 800bc0a:	d873      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bc0c:	2b40      	cmp	r3, #64	@ 0x40
 800bc0e:	d058      	beq.n	800bcc2 <HAL_TIM_ConfigClockSource+0x13a>
 800bc10:	2b40      	cmp	r3, #64	@ 0x40
 800bc12:	d86f      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bc14:	2b30      	cmp	r3, #48	@ 0x30
 800bc16:	d064      	beq.n	800bce2 <HAL_TIM_ConfigClockSource+0x15a>
 800bc18:	2b30      	cmp	r3, #48	@ 0x30
 800bc1a:	d86b      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bc1c:	2b20      	cmp	r3, #32
 800bc1e:	d060      	beq.n	800bce2 <HAL_TIM_ConfigClockSource+0x15a>
 800bc20:	2b20      	cmp	r3, #32
 800bc22:	d867      	bhi.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d05c      	beq.n	800bce2 <HAL_TIM_ConfigClockSource+0x15a>
 800bc28:	2b10      	cmp	r3, #16
 800bc2a:	d05a      	beq.n	800bce2 <HAL_TIM_ConfigClockSource+0x15a>
 800bc2c:	e062      	b.n	800bcf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc3e:	f000 fc13 	bl	800c468 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bc50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	68ba      	ldr	r2, [r7, #8]
 800bc58:	609a      	str	r2, [r3, #8]
      break;
 800bc5a:	e04f      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc6c:	f000 fbfc 	bl	800c468 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	689a      	ldr	r2, [r3, #8]
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bc7e:	609a      	str	r2, [r3, #8]
      break;
 800bc80:	e03c      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc8e:	461a      	mov	r2, r3
 800bc90:	f000 fb70 	bl	800c374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	2150      	movs	r1, #80	@ 0x50
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f000 fbc9 	bl	800c432 <TIM_ITRx_SetConfig>
      break;
 800bca0:	e02c      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bcae:	461a      	mov	r2, r3
 800bcb0:	f000 fb8f 	bl	800c3d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	2160      	movs	r1, #96	@ 0x60
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f000 fbb9 	bl	800c432 <TIM_ITRx_SetConfig>
      break;
 800bcc0:	e01c      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcce:	461a      	mov	r2, r3
 800bcd0:	f000 fb50 	bl	800c374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2140      	movs	r1, #64	@ 0x40
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f000 fba9 	bl	800c432 <TIM_ITRx_SetConfig>
      break;
 800bce0:	e00c      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681a      	ldr	r2, [r3, #0]
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	4619      	mov	r1, r3
 800bcec:	4610      	mov	r0, r2
 800bcee:	f000 fba0 	bl	800c432 <TIM_ITRx_SetConfig>
      break;
 800bcf2:	e003      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	73fb      	strb	r3, [r7, #15]
      break;
 800bcf8:	e000      	b.n	800bcfc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bcfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2201      	movs	r2, #1
 800bd00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2200      	movs	r2, #0
 800bd08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop
 800bd18:	fffeff88 	.word	0xfffeff88

0800bd1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b083      	sub	sp, #12
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bd24:	bf00      	nop
 800bd26:	370c      	adds	r7, #12
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2e:	4770      	bx	lr

0800bd30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bd30:	b480      	push	{r7}
 800bd32:	b083      	sub	sp, #12
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bd38:	bf00      	nop
 800bd3a:	370c      	adds	r7, #12
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd42:	4770      	bx	lr

0800bd44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b083      	sub	sp, #12
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bd4c:	bf00      	nop
 800bd4e:	370c      	adds	r7, #12
 800bd50:	46bd      	mov	sp, r7
 800bd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd56:	4770      	bx	lr

0800bd58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b083      	sub	sp, #12
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bd60:	bf00      	nop
 800bd62:	370c      	adds	r7, #12
 800bd64:	46bd      	mov	sp, r7
 800bd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6a:	4770      	bx	lr

0800bd6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bd6c:	b480      	push	{r7}
 800bd6e:	b085      	sub	sp, #20
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	4a43      	ldr	r2, [pc, #268]	@ (800be8c <TIM_Base_SetConfig+0x120>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d013      	beq.n	800bdac <TIM_Base_SetConfig+0x40>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd8a:	d00f      	beq.n	800bdac <TIM_Base_SetConfig+0x40>
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	4a40      	ldr	r2, [pc, #256]	@ (800be90 <TIM_Base_SetConfig+0x124>)
 800bd90:	4293      	cmp	r3, r2
 800bd92:	d00b      	beq.n	800bdac <TIM_Base_SetConfig+0x40>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	4a3f      	ldr	r2, [pc, #252]	@ (800be94 <TIM_Base_SetConfig+0x128>)
 800bd98:	4293      	cmp	r3, r2
 800bd9a:	d007      	beq.n	800bdac <TIM_Base_SetConfig+0x40>
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	4a3e      	ldr	r2, [pc, #248]	@ (800be98 <TIM_Base_SetConfig+0x12c>)
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d003      	beq.n	800bdac <TIM_Base_SetConfig+0x40>
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	4a3d      	ldr	r2, [pc, #244]	@ (800be9c <TIM_Base_SetConfig+0x130>)
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	d108      	bne.n	800bdbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	68fa      	ldr	r2, [r7, #12]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4a32      	ldr	r2, [pc, #200]	@ (800be8c <TIM_Base_SetConfig+0x120>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d02b      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdcc:	d027      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	4a2f      	ldr	r2, [pc, #188]	@ (800be90 <TIM_Base_SetConfig+0x124>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d023      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	4a2e      	ldr	r2, [pc, #184]	@ (800be94 <TIM_Base_SetConfig+0x128>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d01f      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4a2d      	ldr	r2, [pc, #180]	@ (800be98 <TIM_Base_SetConfig+0x12c>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d01b      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	4a2c      	ldr	r2, [pc, #176]	@ (800be9c <TIM_Base_SetConfig+0x130>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d017      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	4a2b      	ldr	r2, [pc, #172]	@ (800bea0 <TIM_Base_SetConfig+0x134>)
 800bdf2:	4293      	cmp	r3, r2
 800bdf4:	d013      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	4a2a      	ldr	r2, [pc, #168]	@ (800bea4 <TIM_Base_SetConfig+0x138>)
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	d00f      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	4a29      	ldr	r2, [pc, #164]	@ (800bea8 <TIM_Base_SetConfig+0x13c>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d00b      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	4a28      	ldr	r2, [pc, #160]	@ (800beac <TIM_Base_SetConfig+0x140>)
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d007      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	4a27      	ldr	r2, [pc, #156]	@ (800beb0 <TIM_Base_SetConfig+0x144>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d003      	beq.n	800be1e <TIM_Base_SetConfig+0xb2>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	4a26      	ldr	r2, [pc, #152]	@ (800beb4 <TIM_Base_SetConfig+0x148>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d108      	bne.n	800be30 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	68db      	ldr	r3, [r3, #12]
 800be2a:	68fa      	ldr	r2, [r7, #12]
 800be2c:	4313      	orrs	r3, r2
 800be2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	695b      	ldr	r3, [r3, #20]
 800be3a:	4313      	orrs	r3, r2
 800be3c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	689a      	ldr	r2, [r3, #8]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	681a      	ldr	r2, [r3, #0]
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	4a0e      	ldr	r2, [pc, #56]	@ (800be8c <TIM_Base_SetConfig+0x120>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d003      	beq.n	800be5e <TIM_Base_SetConfig+0xf2>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	4a10      	ldr	r2, [pc, #64]	@ (800be9c <TIM_Base_SetConfig+0x130>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d103      	bne.n	800be66 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	691a      	ldr	r2, [r3, #16]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f043 0204 	orr.w	r2, r3, #4
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2201      	movs	r2, #1
 800be76:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	68fa      	ldr	r2, [r7, #12]
 800be7c:	601a      	str	r2, [r3, #0]
}
 800be7e:	bf00      	nop
 800be80:	3714      	adds	r7, #20
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop
 800be8c:	40010000 	.word	0x40010000
 800be90:	40000400 	.word	0x40000400
 800be94:	40000800 	.word	0x40000800
 800be98:	40000c00 	.word	0x40000c00
 800be9c:	40010400 	.word	0x40010400
 800bea0:	40014000 	.word	0x40014000
 800bea4:	40014400 	.word	0x40014400
 800bea8:	40014800 	.word	0x40014800
 800beac:	40001800 	.word	0x40001800
 800beb0:	40001c00 	.word	0x40001c00
 800beb4:	40002000 	.word	0x40002000

0800beb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800beb8:	b480      	push	{r7}
 800beba:	b087      	sub	sp, #28
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
 800bec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6a1b      	ldr	r3, [r3, #32]
 800bec6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6a1b      	ldr	r3, [r3, #32]
 800becc:	f023 0201 	bic.w	r2, r3, #1
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	685b      	ldr	r3, [r3, #4]
 800bed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	699b      	ldr	r3, [r3, #24]
 800bede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bee0:	68fa      	ldr	r2, [r7, #12]
 800bee2:	4b2b      	ldr	r3, [pc, #172]	@ (800bf90 <TIM_OC1_SetConfig+0xd8>)
 800bee4:	4013      	ands	r3, r2
 800bee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f023 0303 	bic.w	r3, r3, #3
 800beee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	4313      	orrs	r3, r2
 800bef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	f023 0302 	bic.w	r3, r3, #2
 800bf00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	689b      	ldr	r3, [r3, #8]
 800bf06:	697a      	ldr	r2, [r7, #20]
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	4a21      	ldr	r2, [pc, #132]	@ (800bf94 <TIM_OC1_SetConfig+0xdc>)
 800bf10:	4293      	cmp	r3, r2
 800bf12:	d003      	beq.n	800bf1c <TIM_OC1_SetConfig+0x64>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	4a20      	ldr	r2, [pc, #128]	@ (800bf98 <TIM_OC1_SetConfig+0xe0>)
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d10c      	bne.n	800bf36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bf1c:	697b      	ldr	r3, [r7, #20]
 800bf1e:	f023 0308 	bic.w	r3, r3, #8
 800bf22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	697a      	ldr	r2, [r7, #20]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	f023 0304 	bic.w	r3, r3, #4
 800bf34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	4a16      	ldr	r2, [pc, #88]	@ (800bf94 <TIM_OC1_SetConfig+0xdc>)
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	d003      	beq.n	800bf46 <TIM_OC1_SetConfig+0x8e>
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	4a15      	ldr	r2, [pc, #84]	@ (800bf98 <TIM_OC1_SetConfig+0xe0>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	d111      	bne.n	800bf6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bf54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	695b      	ldr	r3, [r3, #20]
 800bf5a:	693a      	ldr	r2, [r7, #16]
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	699b      	ldr	r3, [r3, #24]
 800bf64:	693a      	ldr	r2, [r7, #16]
 800bf66:	4313      	orrs	r3, r2
 800bf68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	693a      	ldr	r2, [r7, #16]
 800bf6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	68fa      	ldr	r2, [r7, #12]
 800bf74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	685a      	ldr	r2, [r3, #4]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	697a      	ldr	r2, [r7, #20]
 800bf82:	621a      	str	r2, [r3, #32]
}
 800bf84:	bf00      	nop
 800bf86:	371c      	adds	r7, #28
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr
 800bf90:	fffeff8f 	.word	0xfffeff8f
 800bf94:	40010000 	.word	0x40010000
 800bf98:	40010400 	.word	0x40010400

0800bf9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b087      	sub	sp, #28
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
 800bfa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6a1b      	ldr	r3, [r3, #32]
 800bfaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	6a1b      	ldr	r3, [r3, #32]
 800bfb0:	f023 0210 	bic.w	r2, r3, #16
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	699b      	ldr	r3, [r3, #24]
 800bfc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bfc4:	68fa      	ldr	r2, [r7, #12]
 800bfc6:	4b2e      	ldr	r3, [pc, #184]	@ (800c080 <TIM_OC2_SetConfig+0xe4>)
 800bfc8:	4013      	ands	r3, r2
 800bfca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bfd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	021b      	lsls	r3, r3, #8
 800bfda:	68fa      	ldr	r2, [r7, #12]
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	f023 0320 	bic.w	r3, r3, #32
 800bfe6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	689b      	ldr	r3, [r3, #8]
 800bfec:	011b      	lsls	r3, r3, #4
 800bfee:	697a      	ldr	r2, [r7, #20]
 800bff0:	4313      	orrs	r3, r2
 800bff2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	4a23      	ldr	r2, [pc, #140]	@ (800c084 <TIM_OC2_SetConfig+0xe8>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d003      	beq.n	800c004 <TIM_OC2_SetConfig+0x68>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	4a22      	ldr	r2, [pc, #136]	@ (800c088 <TIM_OC2_SetConfig+0xec>)
 800c000:	4293      	cmp	r3, r2
 800c002:	d10d      	bne.n	800c020 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c00a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	68db      	ldr	r3, [r3, #12]
 800c010:	011b      	lsls	r3, r3, #4
 800c012:	697a      	ldr	r2, [r7, #20]
 800c014:	4313      	orrs	r3, r2
 800c016:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c01e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	4a18      	ldr	r2, [pc, #96]	@ (800c084 <TIM_OC2_SetConfig+0xe8>)
 800c024:	4293      	cmp	r3, r2
 800c026:	d003      	beq.n	800c030 <TIM_OC2_SetConfig+0x94>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	4a17      	ldr	r2, [pc, #92]	@ (800c088 <TIM_OC2_SetConfig+0xec>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d113      	bne.n	800c058 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c036:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c03e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	695b      	ldr	r3, [r3, #20]
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	693a      	ldr	r2, [r7, #16]
 800c048:	4313      	orrs	r3, r2
 800c04a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	699b      	ldr	r3, [r3, #24]
 800c050:	009b      	lsls	r3, r3, #2
 800c052:	693a      	ldr	r2, [r7, #16]
 800c054:	4313      	orrs	r3, r2
 800c056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	693a      	ldr	r2, [r7, #16]
 800c05c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	68fa      	ldr	r2, [r7, #12]
 800c062:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	685a      	ldr	r2, [r3, #4]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	697a      	ldr	r2, [r7, #20]
 800c070:	621a      	str	r2, [r3, #32]
}
 800c072:	bf00      	nop
 800c074:	371c      	adds	r7, #28
 800c076:	46bd      	mov	sp, r7
 800c078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07c:	4770      	bx	lr
 800c07e:	bf00      	nop
 800c080:	feff8fff 	.word	0xfeff8fff
 800c084:	40010000 	.word	0x40010000
 800c088:	40010400 	.word	0x40010400

0800c08c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b087      	sub	sp, #28
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6a1b      	ldr	r3, [r3, #32]
 800c09a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6a1b      	ldr	r3, [r3, #32]
 800c0a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	69db      	ldr	r3, [r3, #28]
 800c0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	4b2d      	ldr	r3, [pc, #180]	@ (800c16c <TIM_OC3_SetConfig+0xe0>)
 800c0b8:	4013      	ands	r3, r2
 800c0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f023 0303 	bic.w	r3, r3, #3
 800c0c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	4313      	orrs	r3, r2
 800c0cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c0d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	689b      	ldr	r3, [r3, #8]
 800c0da:	021b      	lsls	r3, r3, #8
 800c0dc:	697a      	ldr	r2, [r7, #20]
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	4a22      	ldr	r2, [pc, #136]	@ (800c170 <TIM_OC3_SetConfig+0xe4>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d003      	beq.n	800c0f2 <TIM_OC3_SetConfig+0x66>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	4a21      	ldr	r2, [pc, #132]	@ (800c174 <TIM_OC3_SetConfig+0xe8>)
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d10d      	bne.n	800c10e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c0f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	68db      	ldr	r3, [r3, #12]
 800c0fe:	021b      	lsls	r3, r3, #8
 800c100:	697a      	ldr	r2, [r7, #20]
 800c102:	4313      	orrs	r3, r2
 800c104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	4a17      	ldr	r2, [pc, #92]	@ (800c170 <TIM_OC3_SetConfig+0xe4>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d003      	beq.n	800c11e <TIM_OC3_SetConfig+0x92>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	4a16      	ldr	r2, [pc, #88]	@ (800c174 <TIM_OC3_SetConfig+0xe8>)
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d113      	bne.n	800c146 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c124:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c12c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	695b      	ldr	r3, [r3, #20]
 800c132:	011b      	lsls	r3, r3, #4
 800c134:	693a      	ldr	r2, [r7, #16]
 800c136:	4313      	orrs	r3, r2
 800c138:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	699b      	ldr	r3, [r3, #24]
 800c13e:	011b      	lsls	r3, r3, #4
 800c140:	693a      	ldr	r2, [r7, #16]
 800c142:	4313      	orrs	r3, r2
 800c144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	693a      	ldr	r2, [r7, #16]
 800c14a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	68fa      	ldr	r2, [r7, #12]
 800c150:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	685a      	ldr	r2, [r3, #4]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	697a      	ldr	r2, [r7, #20]
 800c15e:	621a      	str	r2, [r3, #32]
}
 800c160:	bf00      	nop
 800c162:	371c      	adds	r7, #28
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr
 800c16c:	fffeff8f 	.word	0xfffeff8f
 800c170:	40010000 	.word	0x40010000
 800c174:	40010400 	.word	0x40010400

0800c178 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c178:	b480      	push	{r7}
 800c17a:	b087      	sub	sp, #28
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6a1b      	ldr	r3, [r3, #32]
 800c186:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6a1b      	ldr	r3, [r3, #32]
 800c18c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	685b      	ldr	r3, [r3, #4]
 800c198:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	69db      	ldr	r3, [r3, #28]
 800c19e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c1a0:	68fa      	ldr	r2, [r7, #12]
 800c1a2:	4b1e      	ldr	r3, [pc, #120]	@ (800c21c <TIM_OC4_SetConfig+0xa4>)
 800c1a4:	4013      	ands	r3, r2
 800c1a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c1ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	021b      	lsls	r3, r3, #8
 800c1b6:	68fa      	ldr	r2, [r7, #12]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c1bc:	693b      	ldr	r3, [r7, #16]
 800c1be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c1c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	031b      	lsls	r3, r3, #12
 800c1ca:	693a      	ldr	r2, [r7, #16]
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	4a13      	ldr	r2, [pc, #76]	@ (800c220 <TIM_OC4_SetConfig+0xa8>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d003      	beq.n	800c1e0 <TIM_OC4_SetConfig+0x68>
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	4a12      	ldr	r2, [pc, #72]	@ (800c224 <TIM_OC4_SetConfig+0xac>)
 800c1dc:	4293      	cmp	r3, r2
 800c1de:	d109      	bne.n	800c1f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c1e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	695b      	ldr	r3, [r3, #20]
 800c1ec:	019b      	lsls	r3, r3, #6
 800c1ee:	697a      	ldr	r2, [r7, #20]
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	697a      	ldr	r2, [r7, #20]
 800c1f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	68fa      	ldr	r2, [r7, #12]
 800c1fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	685a      	ldr	r2, [r3, #4]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	693a      	ldr	r2, [r7, #16]
 800c20c:	621a      	str	r2, [r3, #32]
}
 800c20e:	bf00      	nop
 800c210:	371c      	adds	r7, #28
 800c212:	46bd      	mov	sp, r7
 800c214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c218:	4770      	bx	lr
 800c21a:	bf00      	nop
 800c21c:	feff8fff 	.word	0xfeff8fff
 800c220:	40010000 	.word	0x40010000
 800c224:	40010400 	.word	0x40010400

0800c228 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c228:	b480      	push	{r7}
 800c22a:	b087      	sub	sp, #28
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6a1b      	ldr	r3, [r3, #32]
 800c236:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6a1b      	ldr	r3, [r3, #32]
 800c23c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	685b      	ldr	r3, [r3, #4]
 800c248:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c250:	68fa      	ldr	r2, [r7, #12]
 800c252:	4b1b      	ldr	r3, [pc, #108]	@ (800c2c0 <TIM_OC5_SetConfig+0x98>)
 800c254:	4013      	ands	r3, r2
 800c256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	68fa      	ldr	r2, [r7, #12]
 800c25e:	4313      	orrs	r3, r2
 800c260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c268:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	689b      	ldr	r3, [r3, #8]
 800c26e:	041b      	lsls	r3, r3, #16
 800c270:	693a      	ldr	r2, [r7, #16]
 800c272:	4313      	orrs	r3, r2
 800c274:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	4a12      	ldr	r2, [pc, #72]	@ (800c2c4 <TIM_OC5_SetConfig+0x9c>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d003      	beq.n	800c286 <TIM_OC5_SetConfig+0x5e>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	4a11      	ldr	r2, [pc, #68]	@ (800c2c8 <TIM_OC5_SetConfig+0xa0>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d109      	bne.n	800c29a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c286:	697b      	ldr	r3, [r7, #20]
 800c288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c28c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	695b      	ldr	r3, [r3, #20]
 800c292:	021b      	lsls	r3, r3, #8
 800c294:	697a      	ldr	r2, [r7, #20]
 800c296:	4313      	orrs	r3, r2
 800c298:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	697a      	ldr	r2, [r7, #20]
 800c29e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	68fa      	ldr	r2, [r7, #12]
 800c2a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	685a      	ldr	r2, [r3, #4]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	693a      	ldr	r2, [r7, #16]
 800c2b2:	621a      	str	r2, [r3, #32]
}
 800c2b4:	bf00      	nop
 800c2b6:	371c      	adds	r7, #28
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr
 800c2c0:	fffeff8f 	.word	0xfffeff8f
 800c2c4:	40010000 	.word	0x40010000
 800c2c8:	40010400 	.word	0x40010400

0800c2cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b087      	sub	sp, #28
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
 800c2d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6a1b      	ldr	r3, [r3, #32]
 800c2da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6a1b      	ldr	r3, [r3, #32]
 800c2e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	685b      	ldr	r3, [r3, #4]
 800c2ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c2f4:	68fa      	ldr	r2, [r7, #12]
 800c2f6:	4b1c      	ldr	r3, [pc, #112]	@ (800c368 <TIM_OC6_SetConfig+0x9c>)
 800c2f8:	4013      	ands	r3, r2
 800c2fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	021b      	lsls	r3, r3, #8
 800c302:	68fa      	ldr	r2, [r7, #12]
 800c304:	4313      	orrs	r3, r2
 800c306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c30e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	689b      	ldr	r3, [r3, #8]
 800c314:	051b      	lsls	r3, r3, #20
 800c316:	693a      	ldr	r2, [r7, #16]
 800c318:	4313      	orrs	r3, r2
 800c31a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4a13      	ldr	r2, [pc, #76]	@ (800c36c <TIM_OC6_SetConfig+0xa0>)
 800c320:	4293      	cmp	r3, r2
 800c322:	d003      	beq.n	800c32c <TIM_OC6_SetConfig+0x60>
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	4a12      	ldr	r2, [pc, #72]	@ (800c370 <TIM_OC6_SetConfig+0xa4>)
 800c328:	4293      	cmp	r3, r2
 800c32a:	d109      	bne.n	800c340 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c332:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	695b      	ldr	r3, [r3, #20]
 800c338:	029b      	lsls	r3, r3, #10
 800c33a:	697a      	ldr	r2, [r7, #20]
 800c33c:	4313      	orrs	r3, r2
 800c33e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	697a      	ldr	r2, [r7, #20]
 800c344:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	685a      	ldr	r2, [r3, #4]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	693a      	ldr	r2, [r7, #16]
 800c358:	621a      	str	r2, [r3, #32]
}
 800c35a:	bf00      	nop
 800c35c:	371c      	adds	r7, #28
 800c35e:	46bd      	mov	sp, r7
 800c360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	feff8fff 	.word	0xfeff8fff
 800c36c:	40010000 	.word	0x40010000
 800c370:	40010400 	.word	0x40010400

0800c374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c374:	b480      	push	{r7}
 800c376:	b087      	sub	sp, #28
 800c378:	af00      	add	r7, sp, #0
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	60b9      	str	r1, [r7, #8]
 800c37e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	6a1b      	ldr	r3, [r3, #32]
 800c384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	6a1b      	ldr	r3, [r3, #32]
 800c38a:	f023 0201 	bic.w	r2, r3, #1
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	699b      	ldr	r3, [r3, #24]
 800c396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c39e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	011b      	lsls	r3, r3, #4
 800c3a4:	693a      	ldr	r2, [r7, #16]
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	f023 030a 	bic.w	r3, r3, #10
 800c3b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c3b2:	697a      	ldr	r2, [r7, #20]
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	693a      	ldr	r2, [r7, #16]
 800c3be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	697a      	ldr	r2, [r7, #20]
 800c3c4:	621a      	str	r2, [r3, #32]
}
 800c3c6:	bf00      	nop
 800c3c8:	371c      	adds	r7, #28
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d0:	4770      	bx	lr

0800c3d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c3d2:	b480      	push	{r7}
 800c3d4:	b087      	sub	sp, #28
 800c3d6:	af00      	add	r7, sp, #0
 800c3d8:	60f8      	str	r0, [r7, #12]
 800c3da:	60b9      	str	r1, [r7, #8]
 800c3dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	6a1b      	ldr	r3, [r3, #32]
 800c3e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	6a1b      	ldr	r3, [r3, #32]
 800c3e8:	f023 0210 	bic.w	r2, r3, #16
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	699b      	ldr	r3, [r3, #24]
 800c3f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c3fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	031b      	lsls	r3, r3, #12
 800c402:	693a      	ldr	r2, [r7, #16]
 800c404:	4313      	orrs	r3, r2
 800c406:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c40e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	011b      	lsls	r3, r3, #4
 800c414:	697a      	ldr	r2, [r7, #20]
 800c416:	4313      	orrs	r3, r2
 800c418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	693a      	ldr	r2, [r7, #16]
 800c41e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	697a      	ldr	r2, [r7, #20]
 800c424:	621a      	str	r2, [r3, #32]
}
 800c426:	bf00      	nop
 800c428:	371c      	adds	r7, #28
 800c42a:	46bd      	mov	sp, r7
 800c42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c430:	4770      	bx	lr

0800c432 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c432:	b480      	push	{r7}
 800c434:	b085      	sub	sp, #20
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]
 800c43a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	689b      	ldr	r3, [r3, #8]
 800c440:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c448:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c44a:	683a      	ldr	r2, [r7, #0]
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	4313      	orrs	r3, r2
 800c450:	f043 0307 	orr.w	r3, r3, #7
 800c454:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	68fa      	ldr	r2, [r7, #12]
 800c45a:	609a      	str	r2, [r3, #8]
}
 800c45c:	bf00      	nop
 800c45e:	3714      	adds	r7, #20
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr

0800c468 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c468:	b480      	push	{r7}
 800c46a:	b087      	sub	sp, #28
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	60f8      	str	r0, [r7, #12]
 800c470:	60b9      	str	r1, [r7, #8]
 800c472:	607a      	str	r2, [r7, #4]
 800c474:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c47c:	697b      	ldr	r3, [r7, #20]
 800c47e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c482:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	021a      	lsls	r2, r3, #8
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	431a      	orrs	r2, r3
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	4313      	orrs	r3, r2
 800c490:	697a      	ldr	r2, [r7, #20]
 800c492:	4313      	orrs	r3, r2
 800c494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	697a      	ldr	r2, [r7, #20]
 800c49a:	609a      	str	r2, [r3, #8]
}
 800c49c:	bf00      	nop
 800c49e:	371c      	adds	r7, #28
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr

0800c4a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b085      	sub	sp, #20
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d101      	bne.n	800c4c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c4bc:	2302      	movs	r3, #2
 800c4be:	e06d      	b.n	800c59c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2202      	movs	r2, #2
 800c4cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	685b      	ldr	r3, [r3, #4]
 800c4d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	689b      	ldr	r3, [r3, #8]
 800c4de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	4a30      	ldr	r2, [pc, #192]	@ (800c5a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c4e6:	4293      	cmp	r3, r2
 800c4e8:	d004      	beq.n	800c4f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4a2f      	ldr	r2, [pc, #188]	@ (800c5ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d108      	bne.n	800c506 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c4fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	68fa      	ldr	r2, [r7, #12]
 800c502:	4313      	orrs	r3, r2
 800c504:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c50c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	68fa      	ldr	r2, [r7, #12]
 800c514:	4313      	orrs	r3, r2
 800c516:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	68fa      	ldr	r2, [r7, #12]
 800c51e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a20      	ldr	r2, [pc, #128]	@ (800c5a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d022      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c532:	d01d      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a1d      	ldr	r2, [pc, #116]	@ (800c5b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d018      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	4a1c      	ldr	r2, [pc, #112]	@ (800c5b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d013      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	4a1a      	ldr	r2, [pc, #104]	@ (800c5b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d00e      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a15      	ldr	r2, [pc, #84]	@ (800c5ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d009      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	4a16      	ldr	r2, [pc, #88]	@ (800c5bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d004      	beq.n	800c570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	4a15      	ldr	r2, [pc, #84]	@ (800c5c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d10c      	bne.n	800c58a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c576:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	68ba      	ldr	r2, [r7, #8]
 800c57e:	4313      	orrs	r3, r2
 800c580:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	68ba      	ldr	r2, [r7, #8]
 800c588:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2201      	movs	r2, #1
 800c58e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2200      	movs	r2, #0
 800c596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c59a:	2300      	movs	r3, #0
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3714      	adds	r7, #20
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr
 800c5a8:	40010000 	.word	0x40010000
 800c5ac:	40010400 	.word	0x40010400
 800c5b0:	40000400 	.word	0x40000400
 800c5b4:	40000800 	.word	0x40000800
 800c5b8:	40000c00 	.word	0x40000c00
 800c5bc:	40014000 	.word	0x40014000
 800c5c0:	40001800 	.word	0x40001800

0800c5c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b085      	sub	sp, #20
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	d101      	bne.n	800c5e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c5dc:	2302      	movs	r3, #2
 800c5de:	e065      	b.n	800c6ac <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	68db      	ldr	r3, [r3, #12]
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	689b      	ldr	r3, [r3, #8]
 800c600:	4313      	orrs	r3, r2
 800c602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	685b      	ldr	r3, [r3, #4]
 800c60e:	4313      	orrs	r3, r2
 800c610:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	695b      	ldr	r3, [r3, #20]
 800c638:	4313      	orrs	r3, r2
 800c63a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c646:	4313      	orrs	r3, r2
 800c648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	699b      	ldr	r3, [r3, #24]
 800c654:	041b      	lsls	r3, r3, #16
 800c656:	4313      	orrs	r3, r2
 800c658:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4a16      	ldr	r2, [pc, #88]	@ (800c6b8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d004      	beq.n	800c66e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	4a14      	ldr	r2, [pc, #80]	@ (800c6bc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c66a:	4293      	cmp	r3, r2
 800c66c:	d115      	bne.n	800c69a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c678:	051b      	lsls	r3, r3, #20
 800c67a:	4313      	orrs	r3, r2
 800c67c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	69db      	ldr	r3, [r3, #28]
 800c688:	4313      	orrs	r3, r2
 800c68a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	6a1b      	ldr	r3, [r3, #32]
 800c696:	4313      	orrs	r3, r2
 800c698:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	68fa      	ldr	r2, [r7, #12]
 800c6a0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c6aa:	2300      	movs	r3, #0
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3714      	adds	r7, #20
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b6:	4770      	bx	lr
 800c6b8:	40010000 	.word	0x40010000
 800c6bc:	40010400 	.word	0x40010400

0800c6c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	b083      	sub	sp, #12
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c6c8:	bf00      	nop
 800c6ca:	370c      	adds	r7, #12
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d2:	4770      	bx	lr

0800c6d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c6d4:	b480      	push	{r7}
 800c6d6:	b083      	sub	sp, #12
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c6dc:	bf00      	nop
 800c6de:	370c      	adds	r7, #12
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e6:	4770      	bx	lr

0800c6e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	b083      	sub	sp, #12
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c6f0:	bf00      	nop
 800c6f2:	370c      	adds	r7, #12
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr

0800c6fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b082      	sub	sp, #8
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d101      	bne.n	800c70e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c70a:	2301      	movs	r3, #1
 800c70c:	e040      	b.n	800c790 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c712:	2b00      	cmp	r3, #0
 800c714:	d106      	bne.n	800c724 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f7f8 faec 	bl	8004cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2224      	movs	r2, #36	@ 0x24
 800c728:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	681a      	ldr	r2, [r3, #0]
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f022 0201 	bic.w	r2, r2, #1
 800c738:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d002      	beq.n	800c748 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f000 fe66 	bl	800d414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f000 fbff 	bl	800cf4c <UART_SetConfig>
 800c74e:	4603      	mov	r3, r0
 800c750:	2b01      	cmp	r3, #1
 800c752:	d101      	bne.n	800c758 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c754:	2301      	movs	r3, #1
 800c756:	e01b      	b.n	800c790 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	685a      	ldr	r2, [r3, #4]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c766:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	689a      	ldr	r2, [r3, #8]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c776:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	681a      	ldr	r2, [r3, #0]
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f042 0201 	orr.w	r2, r2, #1
 800c786:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 fee5 	bl	800d558 <UART_CheckIdleState>
 800c78e:	4603      	mov	r3, r0
}
 800c790:	4618      	mov	r0, r3
 800c792:	3708      	adds	r7, #8
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}

0800c798 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b08a      	sub	sp, #40	@ 0x28
 800c79c:	af02      	add	r7, sp, #8
 800c79e:	60f8      	str	r0, [r7, #12]
 800c7a0:	60b9      	str	r1, [r7, #8]
 800c7a2:	603b      	str	r3, [r7, #0]
 800c7a4:	4613      	mov	r3, r2
 800c7a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c7ac:	2b20      	cmp	r3, #32
 800c7ae:	d177      	bne.n	800c8a0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <HAL_UART_Transmit+0x24>
 800c7b6:	88fb      	ldrh	r3, [r7, #6]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d101      	bne.n	800c7c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	e070      	b.n	800c8a2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	2221      	movs	r2, #33	@ 0x21
 800c7cc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c7ce:	f7f8 fbaf 	bl	8004f30 <HAL_GetTick>
 800c7d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	88fa      	ldrh	r2, [r7, #6]
 800c7d8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	88fa      	ldrh	r2, [r7, #6]
 800c7e0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	689b      	ldr	r3, [r3, #8]
 800c7e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7ec:	d108      	bne.n	800c800 <HAL_UART_Transmit+0x68>
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	691b      	ldr	r3, [r3, #16]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d104      	bne.n	800c800 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c7fa:	68bb      	ldr	r3, [r7, #8]
 800c7fc:	61bb      	str	r3, [r7, #24]
 800c7fe:	e003      	b.n	800c808 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c804:	2300      	movs	r3, #0
 800c806:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c808:	e02f      	b.n	800c86a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	9300      	str	r3, [sp, #0]
 800c80e:	697b      	ldr	r3, [r7, #20]
 800c810:	2200      	movs	r2, #0
 800c812:	2180      	movs	r1, #128	@ 0x80
 800c814:	68f8      	ldr	r0, [r7, #12]
 800c816:	f000 fef6 	bl	800d606 <UART_WaitOnFlagUntilTimeout>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d004      	beq.n	800c82a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2220      	movs	r2, #32
 800c824:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800c826:	2303      	movs	r3, #3
 800c828:	e03b      	b.n	800c8a2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800c82a:	69fb      	ldr	r3, [r7, #28]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d10b      	bne.n	800c848 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c830:	69bb      	ldr	r3, [r7, #24]
 800c832:	881b      	ldrh	r3, [r3, #0]
 800c834:	461a      	mov	r2, r3
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c83e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c840:	69bb      	ldr	r3, [r7, #24]
 800c842:	3302      	adds	r3, #2
 800c844:	61bb      	str	r3, [r7, #24]
 800c846:	e007      	b.n	800c858 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c848:	69fb      	ldr	r3, [r7, #28]
 800c84a:	781a      	ldrb	r2, [r3, #0]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c852:	69fb      	ldr	r3, [r7, #28]
 800c854:	3301      	adds	r3, #1
 800c856:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c85e:	b29b      	uxth	r3, r3
 800c860:	3b01      	subs	r3, #1
 800c862:	b29a      	uxth	r2, r3
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c870:	b29b      	uxth	r3, r3
 800c872:	2b00      	cmp	r3, #0
 800c874:	d1c9      	bne.n	800c80a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	9300      	str	r3, [sp, #0]
 800c87a:	697b      	ldr	r3, [r7, #20]
 800c87c:	2200      	movs	r2, #0
 800c87e:	2140      	movs	r1, #64	@ 0x40
 800c880:	68f8      	ldr	r0, [r7, #12]
 800c882:	f000 fec0 	bl	800d606 <UART_WaitOnFlagUntilTimeout>
 800c886:	4603      	mov	r3, r0
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d004      	beq.n	800c896 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2220      	movs	r2, #32
 800c890:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800c892:	2303      	movs	r3, #3
 800c894:	e005      	b.n	800c8a2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	2220      	movs	r2, #32
 800c89a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800c89c:	2300      	movs	r3, #0
 800c89e:	e000      	b.n	800c8a2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800c8a0:	2302      	movs	r3, #2
  }
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3720      	adds	r7, #32
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b08a      	sub	sp, #40	@ 0x28
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	60f8      	str	r0, [r7, #12]
 800c8b2:	60b9      	str	r1, [r7, #8]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8be:	2b20      	cmp	r3, #32
 800c8c0:	d132      	bne.n	800c928 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d002      	beq.n	800c8ce <HAL_UART_Receive_IT+0x24>
 800c8c8:	88fb      	ldrh	r3, [r7, #6]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d101      	bne.n	800c8d2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	e02b      	b.n	800c92a <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	685b      	ldr	r3, [r3, #4]
 800c8de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d018      	beq.n	800c918 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ec:	697b      	ldr	r3, [r7, #20]
 800c8ee:	e853 3f00 	ldrex	r3, [r3]
 800c8f2:	613b      	str	r3, [r7, #16]
   return(result);
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c8fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	461a      	mov	r2, r3
 800c902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c904:	623b      	str	r3, [r7, #32]
 800c906:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c908:	69f9      	ldr	r1, [r7, #28]
 800c90a:	6a3a      	ldr	r2, [r7, #32]
 800c90c:	e841 2300 	strex	r3, r2, [r1]
 800c910:	61bb      	str	r3, [r7, #24]
   return(result);
 800c912:	69bb      	ldr	r3, [r7, #24]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d1e6      	bne.n	800c8e6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c918:	88fb      	ldrh	r3, [r7, #6]
 800c91a:	461a      	mov	r2, r3
 800c91c:	68b9      	ldr	r1, [r7, #8]
 800c91e:	68f8      	ldr	r0, [r7, #12]
 800c920:	f000 fede 	bl	800d6e0 <UART_Start_Receive_IT>
 800c924:	4603      	mov	r3, r0
 800c926:	e000      	b.n	800c92a <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800c928:	2302      	movs	r3, #2
  }
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3728      	adds	r7, #40	@ 0x28
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}
	...

0800c934 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b0ba      	sub	sp, #232	@ 0xe8
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	69db      	ldr	r3, [r3, #28]
 800c942:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c95a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c95e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c962:	4013      	ands	r3, r2
 800c964:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c968:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d115      	bne.n	800c99c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c974:	f003 0320 	and.w	r3, r3, #32
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d00f      	beq.n	800c99c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c97c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c980:	f003 0320 	and.w	r3, r3, #32
 800c984:	2b00      	cmp	r3, #0
 800c986:	d009      	beq.n	800c99c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f000 82b1 	beq.w	800cef4 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	4798      	blx	r3
      }
      return;
 800c99a:	e2ab      	b.n	800cef4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c99c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	f000 8117 	beq.w	800cbd4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c9a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c9aa:	f003 0301 	and.w	r3, r3, #1
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d106      	bne.n	800c9c0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c9b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c9b6:	4b85      	ldr	r3, [pc, #532]	@ (800cbcc <HAL_UART_IRQHandler+0x298>)
 800c9b8:	4013      	ands	r3, r2
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	f000 810a 	beq.w	800cbd4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c9c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9c4:	f003 0301 	and.w	r3, r3, #1
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d011      	beq.n	800c9f0 <HAL_UART_IRQHandler+0xbc>
 800c9cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c9d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d00b      	beq.n	800c9f0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	2201      	movs	r2, #1
 800c9de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9e6:	f043 0201 	orr.w	r2, r3, #1
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c9f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9f4:	f003 0302 	and.w	r3, r3, #2
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d011      	beq.n	800ca20 <HAL_UART_IRQHandler+0xec>
 800c9fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca00:	f003 0301 	and.w	r3, r3, #1
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d00b      	beq.n	800ca20 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	2202      	movs	r2, #2
 800ca0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca16:	f043 0204 	orr.w	r2, r3, #4
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ca20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca24:	f003 0304 	and.w	r3, r3, #4
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d011      	beq.n	800ca50 <HAL_UART_IRQHandler+0x11c>
 800ca2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca30:	f003 0301 	and.w	r3, r3, #1
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d00b      	beq.n	800ca50 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	2204      	movs	r2, #4
 800ca3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca46:	f043 0202 	orr.w	r2, r3, #2
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ca50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca54:	f003 0308 	and.w	r3, r3, #8
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d017      	beq.n	800ca8c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ca5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca60:	f003 0320 	and.w	r3, r3, #32
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d105      	bne.n	800ca74 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ca68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca6c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d00b      	beq.n	800ca8c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2208      	movs	r2, #8
 800ca7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca82:	f043 0208 	orr.w	r2, r3, #8
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ca8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d012      	beq.n	800cabe <HAL_UART_IRQHandler+0x18a>
 800ca98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d00c      	beq.n	800cabe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800caac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cab4:	f043 0220 	orr.w	r2, r3, #32
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	f000 8217 	beq.w	800cef8 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800caca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cace:	f003 0320 	and.w	r3, r3, #32
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d00d      	beq.n	800caf2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cada:	f003 0320 	and.w	r3, r3, #32
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d007      	beq.n	800caf2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d003      	beq.n	800caf2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800caee:	6878      	ldr	r0, [r7, #4]
 800caf0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800caf8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb06:	2b40      	cmp	r3, #64	@ 0x40
 800cb08:	d005      	beq.n	800cb16 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cb0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cb0e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d04f      	beq.n	800cbb6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	f000 fea8 	bl	800d86c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	689b      	ldr	r3, [r3, #8]
 800cb22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb26:	2b40      	cmp	r3, #64	@ 0x40
 800cb28:	d141      	bne.n	800cbae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	3308      	adds	r3, #8
 800cb30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cb38:	e853 3f00 	ldrex	r3, [r3]
 800cb3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cb40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cb44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	3308      	adds	r3, #8
 800cb52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cb56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cb5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cb62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cb66:	e841 2300 	strex	r3, r2, [r1]
 800cb6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cb6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d1d9      	bne.n	800cb2a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d013      	beq.n	800cba6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb82:	4a13      	ldr	r2, [pc, #76]	@ (800cbd0 <HAL_UART_IRQHandler+0x29c>)
 800cb84:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f7f8 ffb6 	bl	8005afc <HAL_DMA_Abort_IT>
 800cb90:	4603      	mov	r3, r0
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d017      	beq.n	800cbc6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb9c:	687a      	ldr	r2, [r7, #4]
 800cb9e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800cba0:	4610      	mov	r0, r2
 800cba2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cba4:	e00f      	b.n	800cbc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f000 f9ba 	bl	800cf20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbac:	e00b      	b.n	800cbc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cbae:	6878      	ldr	r0, [r7, #4]
 800cbb0:	f000 f9b6 	bl	800cf20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbb4:	e007      	b.n	800cbc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f000 f9b2 	bl	800cf20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800cbc4:	e198      	b.n	800cef8 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbc6:	bf00      	nop
    return;
 800cbc8:	e196      	b.n	800cef8 <HAL_UART_IRQHandler+0x5c4>
 800cbca:	bf00      	nop
 800cbcc:	04000120 	.word	0x04000120
 800cbd0:	0800d935 	.word	0x0800d935

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	f040 8166 	bne.w	800ceaa <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cbde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbe2:	f003 0310 	and.w	r3, r3, #16
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	f000 815f 	beq.w	800ceaa <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cbec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbf0:	f003 0310 	and.w	r3, r3, #16
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	f000 8158 	beq.w	800ceaa <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	2210      	movs	r2, #16
 800cc00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	689b      	ldr	r3, [r3, #8]
 800cc08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc0c:	2b40      	cmp	r3, #64	@ 0x40
 800cc0e:	f040 80d0 	bne.w	800cdb2 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	685b      	ldr	r3, [r3, #4]
 800cc1a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cc1e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	f000 80ab 	beq.w	800cd7e <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cc2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc32:	429a      	cmp	r2, r3
 800cc34:	f080 80a3 	bcs.w	800cd7e <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc3e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc46:	69db      	ldr	r3, [r3, #28]
 800cc48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc4c:	f000 8086 	beq.w	800cd5c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cc5c:	e853 3f00 	ldrex	r3, [r3]
 800cc60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cc64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cc68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cc6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	461a      	mov	r2, r3
 800cc76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cc7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cc7e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cc86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cc8a:	e841 2300 	strex	r3, r2, [r1]
 800cc8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cc92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d1da      	bne.n	800cc50 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	3308      	adds	r3, #8
 800cca0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cca2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cca4:	e853 3f00 	ldrex	r3, [r3]
 800cca8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ccaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ccac:	f023 0301 	bic.w	r3, r3, #1
 800ccb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	3308      	adds	r3, #8
 800ccba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ccbe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ccc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ccc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ccca:	e841 2300 	strex	r3, r2, [r1]
 800ccce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ccd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d1e1      	bne.n	800cc9a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	3308      	adds	r3, #8
 800ccdc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cce0:	e853 3f00 	ldrex	r3, [r3]
 800cce4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cce6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cce8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ccec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	3308      	adds	r3, #8
 800ccf6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ccfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ccfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccfe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cd00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cd02:	e841 2300 	strex	r3, r2, [r1]
 800cd06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cd08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d1e3      	bne.n	800ccd6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2220      	movs	r2, #32
 800cd12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2200      	movs	r2, #0
 800cd1a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd24:	e853 3f00 	ldrex	r3, [r3]
 800cd28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cd2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd2c:	f023 0310 	bic.w	r3, r3, #16
 800cd30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	461a      	mov	r2, r3
 800cd3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cd40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cd44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cd46:	e841 2300 	strex	r3, r2, [r1]
 800cd4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cd4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d1e4      	bne.n	800cd1c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd56:	4618      	mov	r0, r3
 800cd58:	f7f8 fe60 	bl	8005a1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2202      	movs	r2, #2
 800cd60:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800cd6e:	b29b      	uxth	r3, r3
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	4619      	mov	r1, r3
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f000 f8dc 	bl	800cf34 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cd7c:	e0be      	b.n	800cefc <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cd84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	f040 80b7 	bne.w	800cefc <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd92:	69db      	ldr	r3, [r3, #28]
 800cd94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd98:	f040 80b0 	bne.w	800cefc <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	2202      	movs	r2, #2
 800cda0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cda8:	4619      	mov	r1, r3
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f000 f8c2 	bl	800cf34 <HAL_UARTEx_RxEventCallback>
      return;
 800cdb0:	e0a4      	b.n	800cefc <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800cdbe:	b29b      	uxth	r3, r3
 800cdc0:	1ad3      	subs	r3, r2, r3
 800cdc2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800cdcc:	b29b      	uxth	r3, r3
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	f000 8096 	beq.w	800cf00 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800cdd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f000 8091 	beq.w	800cf00 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cde6:	e853 3f00 	ldrex	r3, [r3]
 800cdea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cdec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cdf2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ce00:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce08:	e841 2300 	strex	r3, r2, [r1]
 800ce0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ce0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d1e4      	bne.n	800cdde <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	3308      	adds	r3, #8
 800ce1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1e:	e853 3f00 	ldrex	r3, [r3]
 800ce22:	623b      	str	r3, [r7, #32]
   return(result);
 800ce24:	6a3b      	ldr	r3, [r7, #32]
 800ce26:	f023 0301 	bic.w	r3, r3, #1
 800ce2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	3308      	adds	r3, #8
 800ce34:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ce38:	633a      	str	r2, [r7, #48]	@ 0x30
 800ce3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce40:	e841 2300 	strex	r3, r2, [r1]
 800ce44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d1e3      	bne.n	800ce14 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2220      	movs	r2, #32
 800ce50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2200      	movs	r2, #0
 800ce58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	e853 3f00 	ldrex	r3, [r3]
 800ce6c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	f023 0310 	bic.w	r3, r3, #16
 800ce74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ce82:	61fb      	str	r3, [r7, #28]
 800ce84:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce86:	69b9      	ldr	r1, [r7, #24]
 800ce88:	69fa      	ldr	r2, [r7, #28]
 800ce8a:	e841 2300 	strex	r3, r2, [r1]
 800ce8e:	617b      	str	r3, [r7, #20]
   return(result);
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d1e4      	bne.n	800ce60 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2202      	movs	r2, #2
 800ce9a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ce9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cea0:	4619      	mov	r1, r3
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f000 f846 	bl	800cf34 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cea8:	e02a      	b.n	800cf00 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ceaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ceae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d00e      	beq.n	800ced4 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ceb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ceba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d008      	beq.n	800ced4 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d01c      	beq.n	800cf04 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	4798      	blx	r3
    }
    return;
 800ced2:	e017      	b.n	800cf04 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ced4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ced8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d012      	beq.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
 800cee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d00c      	beq.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f000 fd33 	bl	800d958 <UART_EndTransmit_IT>
    return;
 800cef2:	e008      	b.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
      return;
 800cef4:	bf00      	nop
 800cef6:	e006      	b.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
    return;
 800cef8:	bf00      	nop
 800cefa:	e004      	b.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
      return;
 800cefc:	bf00      	nop
 800cefe:	e002      	b.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
      return;
 800cf00:	bf00      	nop
 800cf02:	e000      	b.n	800cf06 <HAL_UART_IRQHandler+0x5d2>
    return;
 800cf04:	bf00      	nop
  }

}
 800cf06:	37e8      	adds	r7, #232	@ 0xe8
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bd80      	pop	{r7, pc}

0800cf0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b083      	sub	sp, #12
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cf14:	bf00      	nop
 800cf16:	370c      	adds	r7, #12
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1e:	4770      	bx	lr

0800cf20 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cf20:	b480      	push	{r7}
 800cf22:	b083      	sub	sp, #12
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cf28:	bf00      	nop
 800cf2a:	370c      	adds	r7, #12
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf32:	4770      	bx	lr

0800cf34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b083      	sub	sp, #12
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cf40:	bf00      	nop
 800cf42:	370c      	adds	r7, #12
 800cf44:	46bd      	mov	sp, r7
 800cf46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4a:	4770      	bx	lr

0800cf4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b088      	sub	sp, #32
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cf54:	2300      	movs	r3, #0
 800cf56:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	689a      	ldr	r2, [r3, #8]
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	691b      	ldr	r3, [r3, #16]
 800cf60:	431a      	orrs	r2, r3
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	695b      	ldr	r3, [r3, #20]
 800cf66:	431a      	orrs	r2, r3
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	69db      	ldr	r3, [r3, #28]
 800cf6c:	4313      	orrs	r3, r2
 800cf6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	681a      	ldr	r2, [r3, #0]
 800cf76:	4ba6      	ldr	r3, [pc, #664]	@ (800d210 <UART_SetConfig+0x2c4>)
 800cf78:	4013      	ands	r3, r2
 800cf7a:	687a      	ldr	r2, [r7, #4]
 800cf7c:	6812      	ldr	r2, [r2, #0]
 800cf7e:	6979      	ldr	r1, [r7, #20]
 800cf80:	430b      	orrs	r3, r1
 800cf82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	685b      	ldr	r3, [r3, #4]
 800cf8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	68da      	ldr	r2, [r3, #12]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	430a      	orrs	r2, r1
 800cf98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	699b      	ldr	r3, [r3, #24]
 800cf9e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6a1b      	ldr	r3, [r3, #32]
 800cfa4:	697a      	ldr	r2, [r7, #20]
 800cfa6:	4313      	orrs	r3, r2
 800cfa8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	689b      	ldr	r3, [r3, #8]
 800cfb0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	697a      	ldr	r2, [r7, #20]
 800cfba:	430a      	orrs	r2, r1
 800cfbc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	4a94      	ldr	r2, [pc, #592]	@ (800d214 <UART_SetConfig+0x2c8>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d120      	bne.n	800d00a <UART_SetConfig+0xbe>
 800cfc8:	4b93      	ldr	r3, [pc, #588]	@ (800d218 <UART_SetConfig+0x2cc>)
 800cfca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfce:	f003 0303 	and.w	r3, r3, #3
 800cfd2:	2b03      	cmp	r3, #3
 800cfd4:	d816      	bhi.n	800d004 <UART_SetConfig+0xb8>
 800cfd6:	a201      	add	r2, pc, #4	@ (adr r2, 800cfdc <UART_SetConfig+0x90>)
 800cfd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfdc:	0800cfed 	.word	0x0800cfed
 800cfe0:	0800cff9 	.word	0x0800cff9
 800cfe4:	0800cff3 	.word	0x0800cff3
 800cfe8:	0800cfff 	.word	0x0800cfff
 800cfec:	2301      	movs	r3, #1
 800cfee:	77fb      	strb	r3, [r7, #31]
 800cff0:	e150      	b.n	800d294 <UART_SetConfig+0x348>
 800cff2:	2302      	movs	r3, #2
 800cff4:	77fb      	strb	r3, [r7, #31]
 800cff6:	e14d      	b.n	800d294 <UART_SetConfig+0x348>
 800cff8:	2304      	movs	r3, #4
 800cffa:	77fb      	strb	r3, [r7, #31]
 800cffc:	e14a      	b.n	800d294 <UART_SetConfig+0x348>
 800cffe:	2308      	movs	r3, #8
 800d000:	77fb      	strb	r3, [r7, #31]
 800d002:	e147      	b.n	800d294 <UART_SetConfig+0x348>
 800d004:	2310      	movs	r3, #16
 800d006:	77fb      	strb	r3, [r7, #31]
 800d008:	e144      	b.n	800d294 <UART_SetConfig+0x348>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a83      	ldr	r2, [pc, #524]	@ (800d21c <UART_SetConfig+0x2d0>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d132      	bne.n	800d07a <UART_SetConfig+0x12e>
 800d014:	4b80      	ldr	r3, [pc, #512]	@ (800d218 <UART_SetConfig+0x2cc>)
 800d016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d01a:	f003 030c 	and.w	r3, r3, #12
 800d01e:	2b0c      	cmp	r3, #12
 800d020:	d828      	bhi.n	800d074 <UART_SetConfig+0x128>
 800d022:	a201      	add	r2, pc, #4	@ (adr r2, 800d028 <UART_SetConfig+0xdc>)
 800d024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d028:	0800d05d 	.word	0x0800d05d
 800d02c:	0800d075 	.word	0x0800d075
 800d030:	0800d075 	.word	0x0800d075
 800d034:	0800d075 	.word	0x0800d075
 800d038:	0800d069 	.word	0x0800d069
 800d03c:	0800d075 	.word	0x0800d075
 800d040:	0800d075 	.word	0x0800d075
 800d044:	0800d075 	.word	0x0800d075
 800d048:	0800d063 	.word	0x0800d063
 800d04c:	0800d075 	.word	0x0800d075
 800d050:	0800d075 	.word	0x0800d075
 800d054:	0800d075 	.word	0x0800d075
 800d058:	0800d06f 	.word	0x0800d06f
 800d05c:	2300      	movs	r3, #0
 800d05e:	77fb      	strb	r3, [r7, #31]
 800d060:	e118      	b.n	800d294 <UART_SetConfig+0x348>
 800d062:	2302      	movs	r3, #2
 800d064:	77fb      	strb	r3, [r7, #31]
 800d066:	e115      	b.n	800d294 <UART_SetConfig+0x348>
 800d068:	2304      	movs	r3, #4
 800d06a:	77fb      	strb	r3, [r7, #31]
 800d06c:	e112      	b.n	800d294 <UART_SetConfig+0x348>
 800d06e:	2308      	movs	r3, #8
 800d070:	77fb      	strb	r3, [r7, #31]
 800d072:	e10f      	b.n	800d294 <UART_SetConfig+0x348>
 800d074:	2310      	movs	r3, #16
 800d076:	77fb      	strb	r3, [r7, #31]
 800d078:	e10c      	b.n	800d294 <UART_SetConfig+0x348>
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	4a68      	ldr	r2, [pc, #416]	@ (800d220 <UART_SetConfig+0x2d4>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d120      	bne.n	800d0c6 <UART_SetConfig+0x17a>
 800d084:	4b64      	ldr	r3, [pc, #400]	@ (800d218 <UART_SetConfig+0x2cc>)
 800d086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d08a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d08e:	2b30      	cmp	r3, #48	@ 0x30
 800d090:	d013      	beq.n	800d0ba <UART_SetConfig+0x16e>
 800d092:	2b30      	cmp	r3, #48	@ 0x30
 800d094:	d814      	bhi.n	800d0c0 <UART_SetConfig+0x174>
 800d096:	2b20      	cmp	r3, #32
 800d098:	d009      	beq.n	800d0ae <UART_SetConfig+0x162>
 800d09a:	2b20      	cmp	r3, #32
 800d09c:	d810      	bhi.n	800d0c0 <UART_SetConfig+0x174>
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d002      	beq.n	800d0a8 <UART_SetConfig+0x15c>
 800d0a2:	2b10      	cmp	r3, #16
 800d0a4:	d006      	beq.n	800d0b4 <UART_SetConfig+0x168>
 800d0a6:	e00b      	b.n	800d0c0 <UART_SetConfig+0x174>
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	77fb      	strb	r3, [r7, #31]
 800d0ac:	e0f2      	b.n	800d294 <UART_SetConfig+0x348>
 800d0ae:	2302      	movs	r3, #2
 800d0b0:	77fb      	strb	r3, [r7, #31]
 800d0b2:	e0ef      	b.n	800d294 <UART_SetConfig+0x348>
 800d0b4:	2304      	movs	r3, #4
 800d0b6:	77fb      	strb	r3, [r7, #31]
 800d0b8:	e0ec      	b.n	800d294 <UART_SetConfig+0x348>
 800d0ba:	2308      	movs	r3, #8
 800d0bc:	77fb      	strb	r3, [r7, #31]
 800d0be:	e0e9      	b.n	800d294 <UART_SetConfig+0x348>
 800d0c0:	2310      	movs	r3, #16
 800d0c2:	77fb      	strb	r3, [r7, #31]
 800d0c4:	e0e6      	b.n	800d294 <UART_SetConfig+0x348>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	4a56      	ldr	r2, [pc, #344]	@ (800d224 <UART_SetConfig+0x2d8>)
 800d0cc:	4293      	cmp	r3, r2
 800d0ce:	d120      	bne.n	800d112 <UART_SetConfig+0x1c6>
 800d0d0:	4b51      	ldr	r3, [pc, #324]	@ (800d218 <UART_SetConfig+0x2cc>)
 800d0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d0da:	2bc0      	cmp	r3, #192	@ 0xc0
 800d0dc:	d013      	beq.n	800d106 <UART_SetConfig+0x1ba>
 800d0de:	2bc0      	cmp	r3, #192	@ 0xc0
 800d0e0:	d814      	bhi.n	800d10c <UART_SetConfig+0x1c0>
 800d0e2:	2b80      	cmp	r3, #128	@ 0x80
 800d0e4:	d009      	beq.n	800d0fa <UART_SetConfig+0x1ae>
 800d0e6:	2b80      	cmp	r3, #128	@ 0x80
 800d0e8:	d810      	bhi.n	800d10c <UART_SetConfig+0x1c0>
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d002      	beq.n	800d0f4 <UART_SetConfig+0x1a8>
 800d0ee:	2b40      	cmp	r3, #64	@ 0x40
 800d0f0:	d006      	beq.n	800d100 <UART_SetConfig+0x1b4>
 800d0f2:	e00b      	b.n	800d10c <UART_SetConfig+0x1c0>
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	77fb      	strb	r3, [r7, #31]
 800d0f8:	e0cc      	b.n	800d294 <UART_SetConfig+0x348>
 800d0fa:	2302      	movs	r3, #2
 800d0fc:	77fb      	strb	r3, [r7, #31]
 800d0fe:	e0c9      	b.n	800d294 <UART_SetConfig+0x348>
 800d100:	2304      	movs	r3, #4
 800d102:	77fb      	strb	r3, [r7, #31]
 800d104:	e0c6      	b.n	800d294 <UART_SetConfig+0x348>
 800d106:	2308      	movs	r3, #8
 800d108:	77fb      	strb	r3, [r7, #31]
 800d10a:	e0c3      	b.n	800d294 <UART_SetConfig+0x348>
 800d10c:	2310      	movs	r3, #16
 800d10e:	77fb      	strb	r3, [r7, #31]
 800d110:	e0c0      	b.n	800d294 <UART_SetConfig+0x348>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a44      	ldr	r2, [pc, #272]	@ (800d228 <UART_SetConfig+0x2dc>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d125      	bne.n	800d168 <UART_SetConfig+0x21c>
 800d11c:	4b3e      	ldr	r3, [pc, #248]	@ (800d218 <UART_SetConfig+0x2cc>)
 800d11e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d126:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d12a:	d017      	beq.n	800d15c <UART_SetConfig+0x210>
 800d12c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d130:	d817      	bhi.n	800d162 <UART_SetConfig+0x216>
 800d132:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d136:	d00b      	beq.n	800d150 <UART_SetConfig+0x204>
 800d138:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d13c:	d811      	bhi.n	800d162 <UART_SetConfig+0x216>
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d003      	beq.n	800d14a <UART_SetConfig+0x1fe>
 800d142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d146:	d006      	beq.n	800d156 <UART_SetConfig+0x20a>
 800d148:	e00b      	b.n	800d162 <UART_SetConfig+0x216>
 800d14a:	2300      	movs	r3, #0
 800d14c:	77fb      	strb	r3, [r7, #31]
 800d14e:	e0a1      	b.n	800d294 <UART_SetConfig+0x348>
 800d150:	2302      	movs	r3, #2
 800d152:	77fb      	strb	r3, [r7, #31]
 800d154:	e09e      	b.n	800d294 <UART_SetConfig+0x348>
 800d156:	2304      	movs	r3, #4
 800d158:	77fb      	strb	r3, [r7, #31]
 800d15a:	e09b      	b.n	800d294 <UART_SetConfig+0x348>
 800d15c:	2308      	movs	r3, #8
 800d15e:	77fb      	strb	r3, [r7, #31]
 800d160:	e098      	b.n	800d294 <UART_SetConfig+0x348>
 800d162:	2310      	movs	r3, #16
 800d164:	77fb      	strb	r3, [r7, #31]
 800d166:	e095      	b.n	800d294 <UART_SetConfig+0x348>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	4a2f      	ldr	r2, [pc, #188]	@ (800d22c <UART_SetConfig+0x2e0>)
 800d16e:	4293      	cmp	r3, r2
 800d170:	d125      	bne.n	800d1be <UART_SetConfig+0x272>
 800d172:	4b29      	ldr	r3, [pc, #164]	@ (800d218 <UART_SetConfig+0x2cc>)
 800d174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d178:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d17c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d180:	d017      	beq.n	800d1b2 <UART_SetConfig+0x266>
 800d182:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d186:	d817      	bhi.n	800d1b8 <UART_SetConfig+0x26c>
 800d188:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d18c:	d00b      	beq.n	800d1a6 <UART_SetConfig+0x25a>
 800d18e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d192:	d811      	bhi.n	800d1b8 <UART_SetConfig+0x26c>
 800d194:	2b00      	cmp	r3, #0
 800d196:	d003      	beq.n	800d1a0 <UART_SetConfig+0x254>
 800d198:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d19c:	d006      	beq.n	800d1ac <UART_SetConfig+0x260>
 800d19e:	e00b      	b.n	800d1b8 <UART_SetConfig+0x26c>
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	77fb      	strb	r3, [r7, #31]
 800d1a4:	e076      	b.n	800d294 <UART_SetConfig+0x348>
 800d1a6:	2302      	movs	r3, #2
 800d1a8:	77fb      	strb	r3, [r7, #31]
 800d1aa:	e073      	b.n	800d294 <UART_SetConfig+0x348>
 800d1ac:	2304      	movs	r3, #4
 800d1ae:	77fb      	strb	r3, [r7, #31]
 800d1b0:	e070      	b.n	800d294 <UART_SetConfig+0x348>
 800d1b2:	2308      	movs	r3, #8
 800d1b4:	77fb      	strb	r3, [r7, #31]
 800d1b6:	e06d      	b.n	800d294 <UART_SetConfig+0x348>
 800d1b8:	2310      	movs	r3, #16
 800d1ba:	77fb      	strb	r3, [r7, #31]
 800d1bc:	e06a      	b.n	800d294 <UART_SetConfig+0x348>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	4a1b      	ldr	r2, [pc, #108]	@ (800d230 <UART_SetConfig+0x2e4>)
 800d1c4:	4293      	cmp	r3, r2
 800d1c6:	d138      	bne.n	800d23a <UART_SetConfig+0x2ee>
 800d1c8:	4b13      	ldr	r3, [pc, #76]	@ (800d218 <UART_SetConfig+0x2cc>)
 800d1ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1ce:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800d1d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d1d6:	d017      	beq.n	800d208 <UART_SetConfig+0x2bc>
 800d1d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d1dc:	d82a      	bhi.n	800d234 <UART_SetConfig+0x2e8>
 800d1de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1e2:	d00b      	beq.n	800d1fc <UART_SetConfig+0x2b0>
 800d1e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1e8:	d824      	bhi.n	800d234 <UART_SetConfig+0x2e8>
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d003      	beq.n	800d1f6 <UART_SetConfig+0x2aa>
 800d1ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d1f2:	d006      	beq.n	800d202 <UART_SetConfig+0x2b6>
 800d1f4:	e01e      	b.n	800d234 <UART_SetConfig+0x2e8>
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	77fb      	strb	r3, [r7, #31]
 800d1fa:	e04b      	b.n	800d294 <UART_SetConfig+0x348>
 800d1fc:	2302      	movs	r3, #2
 800d1fe:	77fb      	strb	r3, [r7, #31]
 800d200:	e048      	b.n	800d294 <UART_SetConfig+0x348>
 800d202:	2304      	movs	r3, #4
 800d204:	77fb      	strb	r3, [r7, #31]
 800d206:	e045      	b.n	800d294 <UART_SetConfig+0x348>
 800d208:	2308      	movs	r3, #8
 800d20a:	77fb      	strb	r3, [r7, #31]
 800d20c:	e042      	b.n	800d294 <UART_SetConfig+0x348>
 800d20e:	bf00      	nop
 800d210:	efff69f3 	.word	0xefff69f3
 800d214:	40011000 	.word	0x40011000
 800d218:	40023800 	.word	0x40023800
 800d21c:	40004400 	.word	0x40004400
 800d220:	40004800 	.word	0x40004800
 800d224:	40004c00 	.word	0x40004c00
 800d228:	40005000 	.word	0x40005000
 800d22c:	40011400 	.word	0x40011400
 800d230:	40007800 	.word	0x40007800
 800d234:	2310      	movs	r3, #16
 800d236:	77fb      	strb	r3, [r7, #31]
 800d238:	e02c      	b.n	800d294 <UART_SetConfig+0x348>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	4a72      	ldr	r2, [pc, #456]	@ (800d408 <UART_SetConfig+0x4bc>)
 800d240:	4293      	cmp	r3, r2
 800d242:	d125      	bne.n	800d290 <UART_SetConfig+0x344>
 800d244:	4b71      	ldr	r3, [pc, #452]	@ (800d40c <UART_SetConfig+0x4c0>)
 800d246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d24a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d24e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d252:	d017      	beq.n	800d284 <UART_SetConfig+0x338>
 800d254:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d258:	d817      	bhi.n	800d28a <UART_SetConfig+0x33e>
 800d25a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d25e:	d00b      	beq.n	800d278 <UART_SetConfig+0x32c>
 800d260:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d264:	d811      	bhi.n	800d28a <UART_SetConfig+0x33e>
 800d266:	2b00      	cmp	r3, #0
 800d268:	d003      	beq.n	800d272 <UART_SetConfig+0x326>
 800d26a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d26e:	d006      	beq.n	800d27e <UART_SetConfig+0x332>
 800d270:	e00b      	b.n	800d28a <UART_SetConfig+0x33e>
 800d272:	2300      	movs	r3, #0
 800d274:	77fb      	strb	r3, [r7, #31]
 800d276:	e00d      	b.n	800d294 <UART_SetConfig+0x348>
 800d278:	2302      	movs	r3, #2
 800d27a:	77fb      	strb	r3, [r7, #31]
 800d27c:	e00a      	b.n	800d294 <UART_SetConfig+0x348>
 800d27e:	2304      	movs	r3, #4
 800d280:	77fb      	strb	r3, [r7, #31]
 800d282:	e007      	b.n	800d294 <UART_SetConfig+0x348>
 800d284:	2308      	movs	r3, #8
 800d286:	77fb      	strb	r3, [r7, #31]
 800d288:	e004      	b.n	800d294 <UART_SetConfig+0x348>
 800d28a:	2310      	movs	r3, #16
 800d28c:	77fb      	strb	r3, [r7, #31]
 800d28e:	e001      	b.n	800d294 <UART_SetConfig+0x348>
 800d290:	2310      	movs	r3, #16
 800d292:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	69db      	ldr	r3, [r3, #28]
 800d298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d29c:	d15b      	bne.n	800d356 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800d29e:	7ffb      	ldrb	r3, [r7, #31]
 800d2a0:	2b08      	cmp	r3, #8
 800d2a2:	d828      	bhi.n	800d2f6 <UART_SetConfig+0x3aa>
 800d2a4:	a201      	add	r2, pc, #4	@ (adr r2, 800d2ac <UART_SetConfig+0x360>)
 800d2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2aa:	bf00      	nop
 800d2ac:	0800d2d1 	.word	0x0800d2d1
 800d2b0:	0800d2d9 	.word	0x0800d2d9
 800d2b4:	0800d2e1 	.word	0x0800d2e1
 800d2b8:	0800d2f7 	.word	0x0800d2f7
 800d2bc:	0800d2e7 	.word	0x0800d2e7
 800d2c0:	0800d2f7 	.word	0x0800d2f7
 800d2c4:	0800d2f7 	.word	0x0800d2f7
 800d2c8:	0800d2f7 	.word	0x0800d2f7
 800d2cc:	0800d2ef 	.word	0x0800d2ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2d0:	f7fa fd52 	bl	8007d78 <HAL_RCC_GetPCLK1Freq>
 800d2d4:	61b8      	str	r0, [r7, #24]
        break;
 800d2d6:	e013      	b.n	800d300 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2d8:	f7fa fd62 	bl	8007da0 <HAL_RCC_GetPCLK2Freq>
 800d2dc:	61b8      	str	r0, [r7, #24]
        break;
 800d2de:	e00f      	b.n	800d300 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2e0:	4b4b      	ldr	r3, [pc, #300]	@ (800d410 <UART_SetConfig+0x4c4>)
 800d2e2:	61bb      	str	r3, [r7, #24]
        break;
 800d2e4:	e00c      	b.n	800d300 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2e6:	f7fa fc75 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 800d2ea:	61b8      	str	r0, [r7, #24]
        break;
 800d2ec:	e008      	b.n	800d300 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d2f2:	61bb      	str	r3, [r7, #24]
        break;
 800d2f4:	e004      	b.n	800d300 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	77bb      	strb	r3, [r7, #30]
        break;
 800d2fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d300:	69bb      	ldr	r3, [r7, #24]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d074      	beq.n	800d3f0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d306:	69bb      	ldr	r3, [r7, #24]
 800d308:	005a      	lsls	r2, r3, #1
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	685b      	ldr	r3, [r3, #4]
 800d30e:	085b      	lsrs	r3, r3, #1
 800d310:	441a      	add	r2, r3
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	685b      	ldr	r3, [r3, #4]
 800d316:	fbb2 f3f3 	udiv	r3, r2, r3
 800d31a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	2b0f      	cmp	r3, #15
 800d320:	d916      	bls.n	800d350 <UART_SetConfig+0x404>
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d328:	d212      	bcs.n	800d350 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	b29b      	uxth	r3, r3
 800d32e:	f023 030f 	bic.w	r3, r3, #15
 800d332:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	085b      	lsrs	r3, r3, #1
 800d338:	b29b      	uxth	r3, r3
 800d33a:	f003 0307 	and.w	r3, r3, #7
 800d33e:	b29a      	uxth	r2, r3
 800d340:	89fb      	ldrh	r3, [r7, #14]
 800d342:	4313      	orrs	r3, r2
 800d344:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	89fa      	ldrh	r2, [r7, #14]
 800d34c:	60da      	str	r2, [r3, #12]
 800d34e:	e04f      	b.n	800d3f0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	77bb      	strb	r3, [r7, #30]
 800d354:	e04c      	b.n	800d3f0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d356:	7ffb      	ldrb	r3, [r7, #31]
 800d358:	2b08      	cmp	r3, #8
 800d35a:	d828      	bhi.n	800d3ae <UART_SetConfig+0x462>
 800d35c:	a201      	add	r2, pc, #4	@ (adr r2, 800d364 <UART_SetConfig+0x418>)
 800d35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d362:	bf00      	nop
 800d364:	0800d389 	.word	0x0800d389
 800d368:	0800d391 	.word	0x0800d391
 800d36c:	0800d399 	.word	0x0800d399
 800d370:	0800d3af 	.word	0x0800d3af
 800d374:	0800d39f 	.word	0x0800d39f
 800d378:	0800d3af 	.word	0x0800d3af
 800d37c:	0800d3af 	.word	0x0800d3af
 800d380:	0800d3af 	.word	0x0800d3af
 800d384:	0800d3a7 	.word	0x0800d3a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d388:	f7fa fcf6 	bl	8007d78 <HAL_RCC_GetPCLK1Freq>
 800d38c:	61b8      	str	r0, [r7, #24]
        break;
 800d38e:	e013      	b.n	800d3b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d390:	f7fa fd06 	bl	8007da0 <HAL_RCC_GetPCLK2Freq>
 800d394:	61b8      	str	r0, [r7, #24]
        break;
 800d396:	e00f      	b.n	800d3b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d398:	4b1d      	ldr	r3, [pc, #116]	@ (800d410 <UART_SetConfig+0x4c4>)
 800d39a:	61bb      	str	r3, [r7, #24]
        break;
 800d39c:	e00c      	b.n	800d3b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d39e:	f7fa fc19 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 800d3a2:	61b8      	str	r0, [r7, #24]
        break;
 800d3a4:	e008      	b.n	800d3b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d3aa:	61bb      	str	r3, [r7, #24]
        break;
 800d3ac:	e004      	b.n	800d3b8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	77bb      	strb	r3, [r7, #30]
        break;
 800d3b6:	bf00      	nop
    }

    if (pclk != 0U)
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d018      	beq.n	800d3f0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	085a      	lsrs	r2, r3, #1
 800d3c4:	69bb      	ldr	r3, [r7, #24]
 800d3c6:	441a      	add	r2, r3
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	685b      	ldr	r3, [r3, #4]
 800d3cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3d2:	693b      	ldr	r3, [r7, #16]
 800d3d4:	2b0f      	cmp	r3, #15
 800d3d6:	d909      	bls.n	800d3ec <UART_SetConfig+0x4a0>
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3de:	d205      	bcs.n	800d3ec <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	b29a      	uxth	r2, r3
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	60da      	str	r2, [r3, #12]
 800d3ea:	e001      	b.n	800d3f0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800d3fc:	7fbb      	ldrb	r3, [r7, #30]
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3720      	adds	r7, #32
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop
 800d408:	40007c00 	.word	0x40007c00
 800d40c:	40023800 	.word	0x40023800
 800d410:	00f42400 	.word	0x00f42400

0800d414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d414:	b480      	push	{r7}
 800d416:	b083      	sub	sp, #12
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d420:	f003 0308 	and.w	r3, r3, #8
 800d424:	2b00      	cmp	r3, #0
 800d426:	d00a      	beq.n	800d43e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	685b      	ldr	r3, [r3, #4]
 800d42e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	430a      	orrs	r2, r1
 800d43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d442:	f003 0301 	and.w	r3, r3, #1
 800d446:	2b00      	cmp	r3, #0
 800d448:	d00a      	beq.n	800d460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	685b      	ldr	r3, [r3, #4]
 800d450:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	430a      	orrs	r2, r1
 800d45e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d464:	f003 0302 	and.w	r3, r3, #2
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d00a      	beq.n	800d482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	430a      	orrs	r2, r1
 800d480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d486:	f003 0304 	and.w	r3, r3, #4
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d00a      	beq.n	800d4a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	430a      	orrs	r2, r1
 800d4a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4a8:	f003 0310 	and.w	r3, r3, #16
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d00a      	beq.n	800d4c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	689b      	ldr	r3, [r3, #8]
 800d4b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	430a      	orrs	r2, r1
 800d4c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4ca:	f003 0320 	and.w	r3, r3, #32
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d00a      	beq.n	800d4e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	689b      	ldr	r3, [r3, #8]
 800d4d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	430a      	orrs	r2, r1
 800d4e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d01a      	beq.n	800d52a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	685b      	ldr	r3, [r3, #4]
 800d4fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	430a      	orrs	r2, r1
 800d508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d50e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d512:	d10a      	bne.n	800d52a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	685b      	ldr	r3, [r3, #4]
 800d51a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	430a      	orrs	r2, r1
 800d528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d52e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d532:	2b00      	cmp	r3, #0
 800d534:	d00a      	beq.n	800d54c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	430a      	orrs	r2, r1
 800d54a:	605a      	str	r2, [r3, #4]
  }
}
 800d54c:	bf00      	nop
 800d54e:	370c      	adds	r7, #12
 800d550:	46bd      	mov	sp, r7
 800d552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d556:	4770      	bx	lr

0800d558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b08c      	sub	sp, #48	@ 0x30
 800d55c:	af02      	add	r7, sp, #8
 800d55e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2200      	movs	r2, #0
 800d564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d568:	f7f7 fce2 	bl	8004f30 <HAL_GetTick>
 800d56c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f003 0308 	and.w	r3, r3, #8
 800d578:	2b08      	cmp	r3, #8
 800d57a:	d12e      	bne.n	800d5da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d57c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d580:	9300      	str	r3, [sp, #0]
 800d582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d584:	2200      	movs	r2, #0
 800d586:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f000 f83b 	bl	800d606 <UART_WaitOnFlagUntilTimeout>
 800d590:	4603      	mov	r3, r0
 800d592:	2b00      	cmp	r3, #0
 800d594:	d021      	beq.n	800d5da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	e853 3f00 	ldrex	r3, [r3]
 800d5a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5aa:	623b      	str	r3, [r7, #32]
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	6a3b      	ldr	r3, [r7, #32]
 800d5b4:	61fb      	str	r3, [r7, #28]
 800d5b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5b8:	69b9      	ldr	r1, [r7, #24]
 800d5ba:	69fa      	ldr	r2, [r7, #28]
 800d5bc:	e841 2300 	strex	r3, r2, [r1]
 800d5c0:	617b      	str	r3, [r7, #20]
   return(result);
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d1e6      	bne.n	800d596 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2220      	movs	r2, #32
 800d5cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5d6:	2303      	movs	r3, #3
 800d5d8:	e011      	b.n	800d5fe <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2220      	movs	r2, #32
 800d5de:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2220      	movs	r2, #32
 800d5e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3728      	adds	r7, #40	@ 0x28
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}

0800d606 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d606:	b580      	push	{r7, lr}
 800d608:	b084      	sub	sp, #16
 800d60a:	af00      	add	r7, sp, #0
 800d60c:	60f8      	str	r0, [r7, #12]
 800d60e:	60b9      	str	r1, [r7, #8]
 800d610:	603b      	str	r3, [r7, #0]
 800d612:	4613      	mov	r3, r2
 800d614:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d616:	e04f      	b.n	800d6b8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d618:	69bb      	ldr	r3, [r7, #24]
 800d61a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d61e:	d04b      	beq.n	800d6b8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d620:	f7f7 fc86 	bl	8004f30 <HAL_GetTick>
 800d624:	4602      	mov	r2, r0
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	1ad3      	subs	r3, r2, r3
 800d62a:	69ba      	ldr	r2, [r7, #24]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	d302      	bcc.n	800d636 <UART_WaitOnFlagUntilTimeout+0x30>
 800d630:	69bb      	ldr	r3, [r7, #24]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d101      	bne.n	800d63a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d636:	2303      	movs	r3, #3
 800d638:	e04e      	b.n	800d6d8 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f003 0304 	and.w	r3, r3, #4
 800d644:	2b00      	cmp	r3, #0
 800d646:	d037      	beq.n	800d6b8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	2b80      	cmp	r3, #128	@ 0x80
 800d64c:	d034      	beq.n	800d6b8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	2b40      	cmp	r3, #64	@ 0x40
 800d652:	d031      	beq.n	800d6b8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	69db      	ldr	r3, [r3, #28]
 800d65a:	f003 0308 	and.w	r3, r3, #8
 800d65e:	2b08      	cmp	r3, #8
 800d660:	d110      	bne.n	800d684 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	2208      	movs	r2, #8
 800d668:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d66a:	68f8      	ldr	r0, [r7, #12]
 800d66c:	f000 f8fe 	bl	800d86c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	2208      	movs	r2, #8
 800d674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	2200      	movs	r2, #0
 800d67c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d680:	2301      	movs	r3, #1
 800d682:	e029      	b.n	800d6d8 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	69db      	ldr	r3, [r3, #28]
 800d68a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d68e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d692:	d111      	bne.n	800d6b8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d69c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d69e:	68f8      	ldr	r0, [r7, #12]
 800d6a0:	f000 f8e4 	bl	800d86c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	2220      	movs	r2, #32
 800d6a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d6b4:	2303      	movs	r3, #3
 800d6b6:	e00f      	b.n	800d6d8 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	69da      	ldr	r2, [r3, #28]
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	4013      	ands	r3, r2
 800d6c2:	68ba      	ldr	r2, [r7, #8]
 800d6c4:	429a      	cmp	r2, r3
 800d6c6:	bf0c      	ite	eq
 800d6c8:	2301      	moveq	r3, #1
 800d6ca:	2300      	movne	r3, #0
 800d6cc:	b2db      	uxtb	r3, r3
 800d6ce:	461a      	mov	r2, r3
 800d6d0:	79fb      	ldrb	r3, [r7, #7]
 800d6d2:	429a      	cmp	r2, r3
 800d6d4:	d0a0      	beq.n	800d618 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d6d6:	2300      	movs	r3, #0
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	3710      	adds	r7, #16
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bd80      	pop	{r7, pc}

0800d6e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b097      	sub	sp, #92	@ 0x5c
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	60f8      	str	r0, [r7, #12]
 800d6e8:	60b9      	str	r1, [r7, #8]
 800d6ea:	4613      	mov	r3, r2
 800d6ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	68ba      	ldr	r2, [r7, #8]
 800d6f2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	88fa      	ldrh	r2, [r7, #6]
 800d6f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	88fa      	ldrh	r2, [r7, #6]
 800d700:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	2200      	movs	r2, #0
 800d708:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	689b      	ldr	r3, [r3, #8]
 800d70e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d712:	d10e      	bne.n	800d732 <UART_Start_Receive_IT+0x52>
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	691b      	ldr	r3, [r3, #16]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d105      	bne.n	800d728 <UART_Start_Receive_IT+0x48>
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d722:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d726:	e02d      	b.n	800d784 <UART_Start_Receive_IT+0xa4>
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	22ff      	movs	r2, #255	@ 0xff
 800d72c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d730:	e028      	b.n	800d784 <UART_Start_Receive_IT+0xa4>
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d10d      	bne.n	800d756 <UART_Start_Receive_IT+0x76>
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	691b      	ldr	r3, [r3, #16]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d104      	bne.n	800d74c <UART_Start_Receive_IT+0x6c>
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	22ff      	movs	r2, #255	@ 0xff
 800d746:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d74a:	e01b      	b.n	800d784 <UART_Start_Receive_IT+0xa4>
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	227f      	movs	r2, #127	@ 0x7f
 800d750:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d754:	e016      	b.n	800d784 <UART_Start_Receive_IT+0xa4>
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d75e:	d10d      	bne.n	800d77c <UART_Start_Receive_IT+0x9c>
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	691b      	ldr	r3, [r3, #16]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d104      	bne.n	800d772 <UART_Start_Receive_IT+0x92>
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	227f      	movs	r2, #127	@ 0x7f
 800d76c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d770:	e008      	b.n	800d784 <UART_Start_Receive_IT+0xa4>
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	223f      	movs	r2, #63	@ 0x3f
 800d776:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d77a:	e003      	b.n	800d784 <UART_Start_Receive_IT+0xa4>
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	2200      	movs	r2, #0
 800d780:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	2200      	movs	r2, #0
 800d788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	2222      	movs	r2, #34	@ 0x22
 800d790:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	3308      	adds	r3, #8
 800d79a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d79c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d79e:	e853 3f00 	ldrex	r3, [r3]
 800d7a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a6:	f043 0301 	orr.w	r3, r3, #1
 800d7aa:	657b      	str	r3, [r7, #84]	@ 0x54
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	3308      	adds	r3, #8
 800d7b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d7b4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d7b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d7ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d7bc:	e841 2300 	strex	r3, r2, [r1]
 800d7c0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d7c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d1e5      	bne.n	800d794 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	689b      	ldr	r3, [r3, #8]
 800d7cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7d0:	d107      	bne.n	800d7e2 <UART_Start_Receive_IT+0x102>
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	691b      	ldr	r3, [r3, #16]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d103      	bne.n	800d7e2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	4a21      	ldr	r2, [pc, #132]	@ (800d864 <UART_Start_Receive_IT+0x184>)
 800d7de:	669a      	str	r2, [r3, #104]	@ 0x68
 800d7e0:	e002      	b.n	800d7e8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	4a20      	ldr	r2, [pc, #128]	@ (800d868 <UART_Start_Receive_IT+0x188>)
 800d7e6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	691b      	ldr	r3, [r3, #16]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d019      	beq.n	800d824 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7f8:	e853 3f00 	ldrex	r3, [r3]
 800d7fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d800:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d804:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	461a      	mov	r2, r3
 800d80c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d80e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d810:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d812:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d814:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d816:	e841 2300 	strex	r3, r2, [r1]
 800d81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d1e6      	bne.n	800d7f0 <UART_Start_Receive_IT+0x110>
 800d822:	e018      	b.n	800d856 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	e853 3f00 	ldrex	r3, [r3]
 800d830:	613b      	str	r3, [r7, #16]
   return(result);
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	f043 0320 	orr.w	r3, r3, #32
 800d838:	653b      	str	r3, [r7, #80]	@ 0x50
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	461a      	mov	r2, r3
 800d840:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d842:	623b      	str	r3, [r7, #32]
 800d844:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d846:	69f9      	ldr	r1, [r7, #28]
 800d848:	6a3a      	ldr	r2, [r7, #32]
 800d84a:	e841 2300 	strex	r3, r2, [r1]
 800d84e:	61bb      	str	r3, [r7, #24]
   return(result);
 800d850:	69bb      	ldr	r3, [r7, #24]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d1e6      	bne.n	800d824 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800d856:	2300      	movs	r3, #0
}
 800d858:	4618      	mov	r0, r3
 800d85a:	375c      	adds	r7, #92	@ 0x5c
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr
 800d864:	0800db55 	.word	0x0800db55
 800d868:	0800d9ad 	.word	0x0800d9ad

0800d86c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d86c:	b480      	push	{r7}
 800d86e:	b095      	sub	sp, #84	@ 0x54
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d87a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d87c:	e853 3f00 	ldrex	r3, [r3]
 800d880:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	461a      	mov	r2, r3
 800d890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d892:	643b      	str	r3, [r7, #64]	@ 0x40
 800d894:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d896:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d898:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d89a:	e841 2300 	strex	r3, r2, [r1]
 800d89e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d1e6      	bne.n	800d874 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	3308      	adds	r3, #8
 800d8ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ae:	6a3b      	ldr	r3, [r7, #32]
 800d8b0:	e853 3f00 	ldrex	r3, [r3]
 800d8b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8b6:	69fb      	ldr	r3, [r7, #28]
 800d8b8:	f023 0301 	bic.w	r3, r3, #1
 800d8bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	3308      	adds	r3, #8
 800d8c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8ce:	e841 2300 	strex	r3, r2, [r1]
 800d8d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d1e5      	bne.n	800d8a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d8de:	2b01      	cmp	r3, #1
 800d8e0:	d118      	bne.n	800d914 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	e853 3f00 	ldrex	r3, [r3]
 800d8ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	f023 0310 	bic.w	r3, r3, #16
 800d8f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d900:	61bb      	str	r3, [r7, #24]
 800d902:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d904:	6979      	ldr	r1, [r7, #20]
 800d906:	69ba      	ldr	r2, [r7, #24]
 800d908:	e841 2300 	strex	r3, r2, [r1]
 800d90c:	613b      	str	r3, [r7, #16]
   return(result);
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d1e6      	bne.n	800d8e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2220      	movs	r2, #32
 800d918:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2200      	movs	r2, #0
 800d920:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2200      	movs	r2, #0
 800d926:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d928:	bf00      	nop
 800d92a:	3754      	adds	r7, #84	@ 0x54
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr

0800d934 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b084      	sub	sp, #16
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d940:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	2200      	movs	r2, #0
 800d946:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d94a:	68f8      	ldr	r0, [r7, #12]
 800d94c:	f7ff fae8 	bl	800cf20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d950:	bf00      	nop
 800d952:	3710      	adds	r7, #16
 800d954:	46bd      	mov	sp, r7
 800d956:	bd80      	pop	{r7, pc}

0800d958 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b088      	sub	sp, #32
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	e853 3f00 	ldrex	r3, [r3]
 800d96c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d974:	61fb      	str	r3, [r7, #28]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	461a      	mov	r2, r3
 800d97c:	69fb      	ldr	r3, [r7, #28]
 800d97e:	61bb      	str	r3, [r7, #24]
 800d980:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d982:	6979      	ldr	r1, [r7, #20]
 800d984:	69ba      	ldr	r2, [r7, #24]
 800d986:	e841 2300 	strex	r3, r2, [r1]
 800d98a:	613b      	str	r3, [r7, #16]
   return(result);
 800d98c:	693b      	ldr	r3, [r7, #16]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d1e6      	bne.n	800d960 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2220      	movs	r2, #32
 800d996:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2200      	movs	r2, #0
 800d99c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	f7ff fab4 	bl	800cf0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d9a4:	bf00      	nop
 800d9a6:	3720      	adds	r7, #32
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b09c      	sub	sp, #112	@ 0x70
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9ba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9c4:	2b22      	cmp	r3, #34	@ 0x22
 800d9c6:	f040 80b9 	bne.w	800db3c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d9d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d9d8:	b2d9      	uxtb	r1, r3
 800d9da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d9de:	b2da      	uxtb	r2, r3
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d9e4:	400a      	ands	r2, r1
 800d9e6:	b2d2      	uxtb	r2, r2
 800d9e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d9ee:	1c5a      	adds	r2, r3, #1
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d9fa:	b29b      	uxth	r3, r3
 800d9fc:	3b01      	subs	r3, #1
 800d9fe:	b29a      	uxth	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800da0c:	b29b      	uxth	r3, r3
 800da0e:	2b00      	cmp	r3, #0
 800da10:	f040 809c 	bne.w	800db4c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da1c:	e853 3f00 	ldrex	r3, [r3]
 800da20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800da22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	461a      	mov	r2, r3
 800da30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800da32:	65bb      	str	r3, [r7, #88]	@ 0x58
 800da34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800da38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da3a:	e841 2300 	strex	r3, r2, [r1]
 800da3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800da40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da42:	2b00      	cmp	r3, #0
 800da44:	d1e6      	bne.n	800da14 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	3308      	adds	r3, #8
 800da4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da50:	e853 3f00 	ldrex	r3, [r3]
 800da54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da58:	f023 0301 	bic.w	r3, r3, #1
 800da5c:	667b      	str	r3, [r7, #100]	@ 0x64
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	3308      	adds	r3, #8
 800da64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da66:	647a      	str	r2, [r7, #68]	@ 0x44
 800da68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800da6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da6e:	e841 2300 	strex	r3, r2, [r1]
 800da72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800da74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da76:	2b00      	cmp	r3, #0
 800da78:	d1e5      	bne.n	800da46 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2220      	movs	r2, #32
 800da7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2200      	movs	r2, #0
 800da86:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2200      	movs	r2, #0
 800da8c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	685b      	ldr	r3, [r3, #4]
 800da94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d018      	beq.n	800dace <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	e853 3f00 	ldrex	r3, [r3]
 800daa8:	623b      	str	r3, [r7, #32]
   return(result);
 800daaa:	6a3b      	ldr	r3, [r7, #32]
 800daac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dab0:	663b      	str	r3, [r7, #96]	@ 0x60
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	461a      	mov	r2, r3
 800dab8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800daba:	633b      	str	r3, [r7, #48]	@ 0x30
 800dabc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dabe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dac2:	e841 2300 	strex	r3, r2, [r1]
 800dac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d1e6      	bne.n	800da9c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dad2:	2b01      	cmp	r3, #1
 800dad4:	d12e      	bne.n	800db34 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2200      	movs	r2, #0
 800dada:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae2:	693b      	ldr	r3, [r7, #16]
 800dae4:	e853 3f00 	ldrex	r3, [r3]
 800dae8:	60fb      	str	r3, [r7, #12]
   return(result);
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	f023 0310 	bic.w	r3, r3, #16
 800daf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	461a      	mov	r2, r3
 800daf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dafa:	61fb      	str	r3, [r7, #28]
 800dafc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dafe:	69b9      	ldr	r1, [r7, #24]
 800db00:	69fa      	ldr	r2, [r7, #28]
 800db02:	e841 2300 	strex	r3, r2, [r1]
 800db06:	617b      	str	r3, [r7, #20]
   return(result);
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d1e6      	bne.n	800dadc <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	69db      	ldr	r3, [r3, #28]
 800db14:	f003 0310 	and.w	r3, r3, #16
 800db18:	2b10      	cmp	r3, #16
 800db1a:	d103      	bne.n	800db24 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	2210      	movs	r2, #16
 800db22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800db2a:	4619      	mov	r1, r3
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f7ff fa01 	bl	800cf34 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800db32:	e00b      	b.n	800db4c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800db34:	6878      	ldr	r0, [r7, #4]
 800db36:	f7f4 ff8f 	bl	8002a58 <HAL_UART_RxCpltCallback>
}
 800db3a:	e007      	b.n	800db4c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	699a      	ldr	r2, [r3, #24]
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f042 0208 	orr.w	r2, r2, #8
 800db4a:	619a      	str	r2, [r3, #24]
}
 800db4c:	bf00      	nop
 800db4e:	3770      	adds	r7, #112	@ 0x70
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b09c      	sub	sp, #112	@ 0x70
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800db62:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db6c:	2b22      	cmp	r3, #34	@ 0x22
 800db6e:	f040 80b9 	bne.w	800dce4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db78:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db80:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800db82:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800db86:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800db8a:	4013      	ands	r3, r2
 800db8c:	b29a      	uxth	r2, r3
 800db8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800db90:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db96:	1c9a      	adds	r2, r3, #2
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800dba2:	b29b      	uxth	r3, r3
 800dba4:	3b01      	subs	r3, #1
 800dba6:	b29a      	uxth	r2, r3
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800dbb4:	b29b      	uxth	r3, r3
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	f040 809c 	bne.w	800dcf4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dbc4:	e853 3f00 	ldrex	r3, [r3]
 800dbc8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dbca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dbd0:	667b      	str	r3, [r7, #100]	@ 0x64
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbda:	657b      	str	r3, [r7, #84]	@ 0x54
 800dbdc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dbe0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dbe2:	e841 2300 	strex	r3, r2, [r1]
 800dbe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dbe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d1e6      	bne.n	800dbbc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	3308      	adds	r3, #8
 800dbf4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbf8:	e853 3f00 	ldrex	r3, [r3]
 800dbfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc00:	f023 0301 	bic.w	r3, r3, #1
 800dc04:	663b      	str	r3, [r7, #96]	@ 0x60
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	3308      	adds	r3, #8
 800dc0c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dc0e:	643a      	str	r2, [r7, #64]	@ 0x40
 800dc10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dc14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dc16:	e841 2300 	strex	r3, r2, [r1]
 800dc1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d1e5      	bne.n	800dbee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2220      	movs	r2, #32
 800dc26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	2200      	movs	r2, #0
 800dc34:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d018      	beq.n	800dc76 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc4a:	6a3b      	ldr	r3, [r7, #32]
 800dc4c:	e853 3f00 	ldrex	r3, [r3]
 800dc50:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dc58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	461a      	mov	r2, r3
 800dc60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc64:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc6a:	e841 2300 	strex	r3, r2, [r1]
 800dc6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d1e6      	bne.n	800dc44 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	d12e      	bne.n	800dcdc <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2200      	movs	r2, #0
 800dc82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	e853 3f00 	ldrex	r3, [r3]
 800dc90:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc92:	68bb      	ldr	r3, [r7, #8]
 800dc94:	f023 0310 	bic.w	r3, r3, #16
 800dc98:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	461a      	mov	r2, r3
 800dca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dca2:	61bb      	str	r3, [r7, #24]
 800dca4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca6:	6979      	ldr	r1, [r7, #20]
 800dca8:	69ba      	ldr	r2, [r7, #24]
 800dcaa:	e841 2300 	strex	r3, r2, [r1]
 800dcae:	613b      	str	r3, [r7, #16]
   return(result);
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d1e6      	bne.n	800dc84 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	69db      	ldr	r3, [r3, #28]
 800dcbc:	f003 0310 	and.w	r3, r3, #16
 800dcc0:	2b10      	cmp	r3, #16
 800dcc2:	d103      	bne.n	800dccc <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	2210      	movs	r2, #16
 800dcca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	6878      	ldr	r0, [r7, #4]
 800dcd6:	f7ff f92d 	bl	800cf34 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dcda:	e00b      	b.n	800dcf4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f7f4 febb 	bl	8002a58 <HAL_UART_RxCpltCallback>
}
 800dce2:	e007      	b.n	800dcf4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	699a      	ldr	r2, [r3, #24]
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f042 0208 	orr.w	r2, r2, #8
 800dcf2:	619a      	str	r2, [r3, #24]
}
 800dcf4:	bf00      	nop
 800dcf6:	3770      	adds	r7, #112	@ 0x70
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}

0800dcfc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800dcfc:	b480      	push	{r7}
 800dcfe:	b083      	sub	sp, #12
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
 800dd04:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d121      	bne.n	800dd52 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681a      	ldr	r2, [r3, #0]
 800dd12:	4b27      	ldr	r3, [pc, #156]	@ (800ddb0 <FMC_SDRAM_Init+0xb4>)
 800dd14:	4013      	ands	r3, r2
 800dd16:	683a      	ldr	r2, [r7, #0]
 800dd18:	6851      	ldr	r1, [r2, #4]
 800dd1a:	683a      	ldr	r2, [r7, #0]
 800dd1c:	6892      	ldr	r2, [r2, #8]
 800dd1e:	4311      	orrs	r1, r2
 800dd20:	683a      	ldr	r2, [r7, #0]
 800dd22:	68d2      	ldr	r2, [r2, #12]
 800dd24:	4311      	orrs	r1, r2
 800dd26:	683a      	ldr	r2, [r7, #0]
 800dd28:	6912      	ldr	r2, [r2, #16]
 800dd2a:	4311      	orrs	r1, r2
 800dd2c:	683a      	ldr	r2, [r7, #0]
 800dd2e:	6952      	ldr	r2, [r2, #20]
 800dd30:	4311      	orrs	r1, r2
 800dd32:	683a      	ldr	r2, [r7, #0]
 800dd34:	6992      	ldr	r2, [r2, #24]
 800dd36:	4311      	orrs	r1, r2
 800dd38:	683a      	ldr	r2, [r7, #0]
 800dd3a:	69d2      	ldr	r2, [r2, #28]
 800dd3c:	4311      	orrs	r1, r2
 800dd3e:	683a      	ldr	r2, [r7, #0]
 800dd40:	6a12      	ldr	r2, [r2, #32]
 800dd42:	4311      	orrs	r1, r2
 800dd44:	683a      	ldr	r2, [r7, #0]
 800dd46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dd48:	430a      	orrs	r2, r1
 800dd4a:	431a      	orrs	r2, r3
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	601a      	str	r2, [r3, #0]
 800dd50:	e026      	b.n	800dda0 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	69d9      	ldr	r1, [r3, #28]
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	6a1b      	ldr	r3, [r3, #32]
 800dd62:	4319      	orrs	r1, r3
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd68:	430b      	orrs	r3, r1
 800dd6a:	431a      	orrs	r2, r3
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	685a      	ldr	r2, [r3, #4]
 800dd74:	4b0e      	ldr	r3, [pc, #56]	@ (800ddb0 <FMC_SDRAM_Init+0xb4>)
 800dd76:	4013      	ands	r3, r2
 800dd78:	683a      	ldr	r2, [r7, #0]
 800dd7a:	6851      	ldr	r1, [r2, #4]
 800dd7c:	683a      	ldr	r2, [r7, #0]
 800dd7e:	6892      	ldr	r2, [r2, #8]
 800dd80:	4311      	orrs	r1, r2
 800dd82:	683a      	ldr	r2, [r7, #0]
 800dd84:	68d2      	ldr	r2, [r2, #12]
 800dd86:	4311      	orrs	r1, r2
 800dd88:	683a      	ldr	r2, [r7, #0]
 800dd8a:	6912      	ldr	r2, [r2, #16]
 800dd8c:	4311      	orrs	r1, r2
 800dd8e:	683a      	ldr	r2, [r7, #0]
 800dd90:	6952      	ldr	r2, [r2, #20]
 800dd92:	4311      	orrs	r1, r2
 800dd94:	683a      	ldr	r2, [r7, #0]
 800dd96:	6992      	ldr	r2, [r2, #24]
 800dd98:	430a      	orrs	r2, r1
 800dd9a:	431a      	orrs	r2, r3
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800dda0:	2300      	movs	r3, #0
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	370c      	adds	r7, #12
 800dda6:	46bd      	mov	sp, r7
 800dda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddac:	4770      	bx	lr
 800ddae:	bf00      	nop
 800ddb0:	ffff8000 	.word	0xffff8000

0800ddb4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ddb4:	b480      	push	{r7}
 800ddb6:	b085      	sub	sp, #20
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	60f8      	str	r0, [r7, #12]
 800ddbc:	60b9      	str	r1, [r7, #8]
 800ddbe:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d128      	bne.n	800de18 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	689b      	ldr	r3, [r3, #8]
 800ddca:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	1e59      	subs	r1, r3, #1
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	685b      	ldr	r3, [r3, #4]
 800ddd8:	3b01      	subs	r3, #1
 800ddda:	011b      	lsls	r3, r3, #4
 800dddc:	4319      	orrs	r1, r3
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	689b      	ldr	r3, [r3, #8]
 800dde2:	3b01      	subs	r3, #1
 800dde4:	021b      	lsls	r3, r3, #8
 800dde6:	4319      	orrs	r1, r3
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	68db      	ldr	r3, [r3, #12]
 800ddec:	3b01      	subs	r3, #1
 800ddee:	031b      	lsls	r3, r3, #12
 800ddf0:	4319      	orrs	r1, r3
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	691b      	ldr	r3, [r3, #16]
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	041b      	lsls	r3, r3, #16
 800ddfa:	4319      	orrs	r1, r3
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	695b      	ldr	r3, [r3, #20]
 800de00:	3b01      	subs	r3, #1
 800de02:	051b      	lsls	r3, r3, #20
 800de04:	4319      	orrs	r1, r3
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	699b      	ldr	r3, [r3, #24]
 800de0a:	3b01      	subs	r3, #1
 800de0c:	061b      	lsls	r3, r3, #24
 800de0e:	430b      	orrs	r3, r1
 800de10:	431a      	orrs	r2, r3
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	609a      	str	r2, [r3, #8]
 800de16:	e02d      	b.n	800de74 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	689a      	ldr	r2, [r3, #8]
 800de1c:	4b19      	ldr	r3, [pc, #100]	@ (800de84 <FMC_SDRAM_Timing_Init+0xd0>)
 800de1e:	4013      	ands	r3, r2
 800de20:	68ba      	ldr	r2, [r7, #8]
 800de22:	68d2      	ldr	r2, [r2, #12]
 800de24:	3a01      	subs	r2, #1
 800de26:	0311      	lsls	r1, r2, #12
 800de28:	68ba      	ldr	r2, [r7, #8]
 800de2a:	6952      	ldr	r2, [r2, #20]
 800de2c:	3a01      	subs	r2, #1
 800de2e:	0512      	lsls	r2, r2, #20
 800de30:	430a      	orrs	r2, r1
 800de32:	431a      	orrs	r2, r3
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	68db      	ldr	r3, [r3, #12]
 800de3c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	1e59      	subs	r1, r3, #1
 800de46:	68bb      	ldr	r3, [r7, #8]
 800de48:	685b      	ldr	r3, [r3, #4]
 800de4a:	3b01      	subs	r3, #1
 800de4c:	011b      	lsls	r3, r3, #4
 800de4e:	4319      	orrs	r1, r3
 800de50:	68bb      	ldr	r3, [r7, #8]
 800de52:	689b      	ldr	r3, [r3, #8]
 800de54:	3b01      	subs	r3, #1
 800de56:	021b      	lsls	r3, r3, #8
 800de58:	4319      	orrs	r1, r3
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	691b      	ldr	r3, [r3, #16]
 800de5e:	3b01      	subs	r3, #1
 800de60:	041b      	lsls	r3, r3, #16
 800de62:	4319      	orrs	r1, r3
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	699b      	ldr	r3, [r3, #24]
 800de68:	3b01      	subs	r3, #1
 800de6a:	061b      	lsls	r3, r3, #24
 800de6c:	430b      	orrs	r3, r1
 800de6e:	431a      	orrs	r2, r3
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800de74:	2300      	movs	r3, #0
}
 800de76:	4618      	mov	r0, r3
 800de78:	3714      	adds	r7, #20
 800de7a:	46bd      	mov	sp, r7
 800de7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de80:	4770      	bx	lr
 800de82:	bf00      	nop
 800de84:	ff0f0fff 	.word	0xff0f0fff

0800de88 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800de88:	b084      	sub	sp, #16
 800de8a:	b480      	push	{r7}
 800de8c:	b085      	sub	sp, #20
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]
 800de92:	f107 001c 	add.w	r0, r7, #28
 800de96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800de9a:	2300      	movs	r3, #0
 800de9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800de9e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800dea0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800dea2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800dea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800dea6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800dea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800deaa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800deac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800deae:	431a      	orrs	r2, r3
             Init.ClockDiv
 800deb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800deb2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800deb4:	68fa      	ldr	r2, [r7, #12]
 800deb6:	4313      	orrs	r3, r2
 800deb8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	685a      	ldr	r2, [r3, #4]
 800debe:	4b07      	ldr	r3, [pc, #28]	@ (800dedc <SDMMC_Init+0x54>)
 800dec0:	4013      	ands	r3, r2
 800dec2:	68fa      	ldr	r2, [r7, #12]
 800dec4:	431a      	orrs	r2, r3
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800deca:	2300      	movs	r3, #0
}
 800decc:	4618      	mov	r0, r3
 800dece:	3714      	adds	r7, #20
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	b004      	add	sp, #16
 800ded8:	4770      	bx	lr
 800deda:	bf00      	nop
 800dedc:	ffff8100 	.word	0xffff8100

0800dee0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800dee0:	b480      	push	{r7}
 800dee2:	b083      	sub	sp, #12
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800deee:	4618      	mov	r0, r3
 800def0:	370c      	adds	r7, #12
 800def2:	46bd      	mov	sp, r7
 800def4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def8:	4770      	bx	lr

0800defa <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800defa:	b480      	push	{r7}
 800defc:	b083      	sub	sp, #12
 800defe:	af00      	add	r7, sp, #0
 800df00:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2203      	movs	r2, #3
 800df06:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800df08:	2300      	movs	r3, #0
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	370c      	adds	r7, #12
 800df0e:	46bd      	mov	sp, r7
 800df10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df14:	4770      	bx	lr

0800df16 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800df16:	b480      	push	{r7}
 800df18:	b083      	sub	sp, #12
 800df1a:	af00      	add	r7, sp, #0
 800df1c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	f003 0303 	and.w	r3, r3, #3
}
 800df26:	4618      	mov	r0, r3
 800df28:	370c      	adds	r7, #12
 800df2a:	46bd      	mov	sp, r7
 800df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df30:	4770      	bx	lr
	...

0800df34 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800df3e:	2300      	movs	r3, #0
 800df40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	681a      	ldr	r2, [r3, #0]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800df4a:	683b      	ldr	r3, [r7, #0]
 800df4c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800df52:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800df58:	431a      	orrs	r2, r3
                       Command->CPSM);
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800df5e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800df60:	68fa      	ldr	r2, [r7, #12]
 800df62:	4313      	orrs	r3, r2
 800df64:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	68da      	ldr	r2, [r3, #12]
 800df6a:	4b06      	ldr	r3, [pc, #24]	@ (800df84 <SDMMC_SendCommand+0x50>)
 800df6c:	4013      	ands	r3, r2
 800df6e:	68fa      	ldr	r2, [r7, #12]
 800df70:	431a      	orrs	r2, r3
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800df76:	2300      	movs	r3, #0
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3714      	adds	r7, #20
 800df7c:	46bd      	mov	sp, r7
 800df7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df82:	4770      	bx	lr
 800df84:	fffff000 	.word	0xfffff000

0800df88 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800df88:	b480      	push	{r7}
 800df8a:	b083      	sub	sp, #12
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	691b      	ldr	r3, [r3, #16]
 800df94:	b2db      	uxtb	r3, r3
}
 800df96:	4618      	mov	r0, r3
 800df98:	370c      	adds	r7, #12
 800df9a:	46bd      	mov	sp, r7
 800df9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa0:	4770      	bx	lr

0800dfa2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800dfa2:	b480      	push	{r7}
 800dfa4:	b085      	sub	sp, #20
 800dfa6:	af00      	add	r7, sp, #0
 800dfa8:	6078      	str	r0, [r7, #4]
 800dfaa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	3314      	adds	r3, #20
 800dfb0:	461a      	mov	r2, r3
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	4413      	add	r3, r2
 800dfb6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	681b      	ldr	r3, [r3, #0]
}  
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3714      	adds	r7, #20
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc6:	4770      	bx	lr

0800dfc8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	b085      	sub	sp, #20
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	681a      	ldr	r2, [r3, #0]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	685a      	ldr	r2, [r3, #4]
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dfee:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800dff4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800dffa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dffc:	68fa      	ldr	r2, [r7, #12]
 800dffe:	4313      	orrs	r3, r2
 800e000:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e006:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	431a      	orrs	r2, r3
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800e012:	2300      	movs	r3, #0

}
 800e014:	4618      	mov	r0, r3
 800e016:	3714      	adds	r7, #20
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr

0800e020 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b088      	sub	sp, #32
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e02e:	2310      	movs	r3, #16
 800e030:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e032:	2340      	movs	r3, #64	@ 0x40
 800e034:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e036:	2300      	movs	r3, #0
 800e038:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e03a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e03e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e040:	f107 0308 	add.w	r3, r7, #8
 800e044:	4619      	mov	r1, r3
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f7ff ff74 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800e04c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e050:	2110      	movs	r1, #16
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f000 fa1a 	bl	800e48c <SDMMC_GetCmdResp1>
 800e058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e05a:	69fb      	ldr	r3, [r7, #28]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3720      	adds	r7, #32
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}

0800e064 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b088      	sub	sp, #32
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
 800e06c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e072:	2311      	movs	r3, #17
 800e074:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e076:	2340      	movs	r3, #64	@ 0x40
 800e078:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e07a:	2300      	movs	r3, #0
 800e07c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e07e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e082:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e084:	f107 0308 	add.w	r3, r7, #8
 800e088:	4619      	mov	r1, r3
 800e08a:	6878      	ldr	r0, [r7, #4]
 800e08c:	f7ff ff52 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e090:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e094:	2111      	movs	r1, #17
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f000 f9f8 	bl	800e48c <SDMMC_GetCmdResp1>
 800e09c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e09e:	69fb      	ldr	r3, [r7, #28]
}
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	3720      	adds	r7, #32
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}

0800e0a8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b088      	sub	sp, #32
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
 800e0b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e0b6:	2312      	movs	r3, #18
 800e0b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0ba:	2340      	movs	r3, #64	@ 0x40
 800e0bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e0c6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e0c8:	f107 0308 	add.w	r3, r7, #8
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	6878      	ldr	r0, [r7, #4]
 800e0d0:	f7ff ff30 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e0d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0d8:	2112      	movs	r1, #18
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f000 f9d6 	bl	800e48c <SDMMC_GetCmdResp1>
 800e0e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e0e2:	69fb      	ldr	r3, [r7, #28]
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3720      	adds	r7, #32
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b088      	sub	sp, #32
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e0fa:	2318      	movs	r3, #24
 800e0fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0fe:	2340      	movs	r3, #64	@ 0x40
 800e100:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e102:	2300      	movs	r3, #0
 800e104:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e106:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e10a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e10c:	f107 0308 	add.w	r3, r7, #8
 800e110:	4619      	mov	r1, r3
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f7ff ff0e 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e11c:	2118      	movs	r1, #24
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	f000 f9b4 	bl	800e48c <SDMMC_GetCmdResp1>
 800e124:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e126:	69fb      	ldr	r3, [r7, #28]
}
 800e128:	4618      	mov	r0, r3
 800e12a:	3720      	adds	r7, #32
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}

0800e130 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b088      	sub	sp, #32
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
 800e138:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e13e:	2319      	movs	r3, #25
 800e140:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e142:	2340      	movs	r3, #64	@ 0x40
 800e144:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e146:	2300      	movs	r3, #0
 800e148:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e14a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e14e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e150:	f107 0308 	add.w	r3, r7, #8
 800e154:	4619      	mov	r1, r3
 800e156:	6878      	ldr	r0, [r7, #4]
 800e158:	f7ff feec 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e15c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e160:	2119      	movs	r1, #25
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 f992 	bl	800e48c <SDMMC_GetCmdResp1>
 800e168:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e16a:	69fb      	ldr	r3, [r7, #28]
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	3720      	adds	r7, #32
 800e170:	46bd      	mov	sp, r7
 800e172:	bd80      	pop	{r7, pc}

0800e174 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b088      	sub	sp, #32
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e17c:	2300      	movs	r3, #0
 800e17e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e180:	230c      	movs	r3, #12
 800e182:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e184:	2340      	movs	r3, #64	@ 0x40
 800e186:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e188:	2300      	movs	r3, #0
 800e18a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e18c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e190:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e192:	f107 0308 	add.w	r3, r7, #8
 800e196:	4619      	mov	r1, r3
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f7ff fecb 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800e19e:	4a05      	ldr	r2, [pc, #20]	@ (800e1b4 <SDMMC_CmdStopTransfer+0x40>)
 800e1a0:	210c      	movs	r1, #12
 800e1a2:	6878      	ldr	r0, [r7, #4]
 800e1a4:	f000 f972 	bl	800e48c <SDMMC_GetCmdResp1>
 800e1a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1aa:	69fb      	ldr	r3, [r7, #28]
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3720      	adds	r7, #32
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}
 800e1b4:	05f5e100 	.word	0x05f5e100

0800e1b8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b08a      	sub	sp, #40	@ 0x28
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	60f8      	str	r0, [r7, #12]
 800e1c0:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e1c8:	2307      	movs	r3, #7
 800e1ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e1cc:	2340      	movs	r3, #64	@ 0x40
 800e1ce:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e1d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e1d8:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e1da:	f107 0310 	add.w	r3, r7, #16
 800e1de:	4619      	mov	r1, r3
 800e1e0:	68f8      	ldr	r0, [r7, #12]
 800e1e2:	f7ff fea7 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800e1e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e1ea:	2107      	movs	r1, #7
 800e1ec:	68f8      	ldr	r0, [r7, #12]
 800e1ee:	f000 f94d 	bl	800e48c <SDMMC_GetCmdResp1>
 800e1f2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800e1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3728      	adds	r7, #40	@ 0x28
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}

0800e1fe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800e1fe:	b580      	push	{r7, lr}
 800e200:	b088      	sub	sp, #32
 800e202:	af00      	add	r7, sp, #0
 800e204:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e206:	2300      	movs	r3, #0
 800e208:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e20a:	2300      	movs	r3, #0
 800e20c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800e20e:	2300      	movs	r3, #0
 800e210:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e212:	2300      	movs	r3, #0
 800e214:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e21a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e21c:	f107 0308 	add.w	r3, r7, #8
 800e220:	4619      	mov	r1, r3
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f7ff fe86 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	f000 fb67 	bl	800e8fc <SDMMC_GetCmdError>
 800e22e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e230:	69fb      	ldr	r3, [r7, #28]
}
 800e232:	4618      	mov	r0, r3
 800e234:	3720      	adds	r7, #32
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}

0800e23a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b088      	sub	sp, #32
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e242:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800e246:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e248:	2308      	movs	r3, #8
 800e24a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e24c:	2340      	movs	r3, #64	@ 0x40
 800e24e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e250:	2300      	movs	r3, #0
 800e252:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e254:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e258:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e25a:	f107 0308 	add.w	r3, r7, #8
 800e25e:	4619      	mov	r1, r3
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f7ff fe67 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f000 fafa 	bl	800e860 <SDMMC_GetCmdResp7>
 800e26c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e26e:	69fb      	ldr	r3, [r7, #28]
}
 800e270:	4618      	mov	r0, r3
 800e272:	3720      	adds	r7, #32
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}

0800e278 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b088      	sub	sp, #32
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
 800e280:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e286:	2337      	movs	r3, #55	@ 0x37
 800e288:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e28a:	2340      	movs	r3, #64	@ 0x40
 800e28c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e28e:	2300      	movs	r3, #0
 800e290:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e296:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e298:	f107 0308 	add.w	r3, r7, #8
 800e29c:	4619      	mov	r1, r3
 800e29e:	6878      	ldr	r0, [r7, #4]
 800e2a0:	f7ff fe48 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800e2a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2a8:	2137      	movs	r1, #55	@ 0x37
 800e2aa:	6878      	ldr	r0, [r7, #4]
 800e2ac:	f000 f8ee 	bl	800e48c <SDMMC_GetCmdResp1>
 800e2b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2b2:	69fb      	ldr	r3, [r7, #28]
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3720      	adds	r7, #32
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b088      	sub	sp, #32
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e2c6:	683a      	ldr	r2, [r7, #0]
 800e2c8:	4b0d      	ldr	r3, [pc, #52]	@ (800e300 <SDMMC_CmdAppOperCommand+0x44>)
 800e2ca:	4313      	orrs	r3, r2
 800e2cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e2ce:	2329      	movs	r3, #41	@ 0x29
 800e2d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e2d2:	2340      	movs	r3, #64	@ 0x40
 800e2d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e2da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e2e0:	f107 0308 	add.w	r3, r7, #8
 800e2e4:	4619      	mov	r1, r3
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f7ff fe24 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	f000 fa03 	bl	800e6f8 <SDMMC_GetCmdResp3>
 800e2f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2f4:	69fb      	ldr	r3, [r7, #28]
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3720      	adds	r7, #32
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}
 800e2fe:	bf00      	nop
 800e300:	80100000 	.word	0x80100000

0800e304 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b088      	sub	sp, #32
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e312:	2306      	movs	r3, #6
 800e314:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e316:	2340      	movs	r3, #64	@ 0x40
 800e318:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e31a:	2300      	movs	r3, #0
 800e31c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e31e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e322:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e324:	f107 0308 	add.w	r3, r7, #8
 800e328:	4619      	mov	r1, r3
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f7ff fe02 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800e330:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e334:	2106      	movs	r1, #6
 800e336:	6878      	ldr	r0, [r7, #4]
 800e338:	f000 f8a8 	bl	800e48c <SDMMC_GetCmdResp1>
 800e33c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e33e:	69fb      	ldr	r3, [r7, #28]
}
 800e340:	4618      	mov	r0, r3
 800e342:	3720      	adds	r7, #32
 800e344:	46bd      	mov	sp, r7
 800e346:	bd80      	pop	{r7, pc}

0800e348 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b088      	sub	sp, #32
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e350:	2300      	movs	r3, #0
 800e352:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e354:	2333      	movs	r3, #51	@ 0x33
 800e356:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e358:	2340      	movs	r3, #64	@ 0x40
 800e35a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e35c:	2300      	movs	r3, #0
 800e35e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e364:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e366:	f107 0308 	add.w	r3, r7, #8
 800e36a:	4619      	mov	r1, r3
 800e36c:	6878      	ldr	r0, [r7, #4]
 800e36e:	f7ff fde1 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800e372:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e376:	2133      	movs	r1, #51	@ 0x33
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 f887 	bl	800e48c <SDMMC_GetCmdResp1>
 800e37e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e380:	69fb      	ldr	r3, [r7, #28]
}
 800e382:	4618      	mov	r0, r3
 800e384:	3720      	adds	r7, #32
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}

0800e38a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800e38a:	b580      	push	{r7, lr}
 800e38c:	b088      	sub	sp, #32
 800e38e:	af00      	add	r7, sp, #0
 800e390:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e392:	2300      	movs	r3, #0
 800e394:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e396:	2302      	movs	r3, #2
 800e398:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e39a:	23c0      	movs	r3, #192	@ 0xc0
 800e39c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e3a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3a6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3a8:	f107 0308 	add.w	r3, r7, #8
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f7ff fdc0 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f000 f957 	bl	800e668 <SDMMC_GetCmdResp2>
 800e3ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3bc:	69fb      	ldr	r3, [r7, #28]
}
 800e3be:	4618      	mov	r0, r3
 800e3c0:	3720      	adds	r7, #32
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	bd80      	pop	{r7, pc}

0800e3c6 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e3c6:	b580      	push	{r7, lr}
 800e3c8:	b088      	sub	sp, #32
 800e3ca:	af00      	add	r7, sp, #0
 800e3cc:	6078      	str	r0, [r7, #4]
 800e3ce:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e3d0:	683b      	ldr	r3, [r7, #0]
 800e3d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e3d4:	2309      	movs	r3, #9
 800e3d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e3d8:	23c0      	movs	r3, #192	@ 0xc0
 800e3da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e3e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3e4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3e6:	f107 0308 	add.w	r3, r7, #8
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f7ff fda1 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f000 f938 	bl	800e668 <SDMMC_GetCmdResp2>
 800e3f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3fa:	69fb      	ldr	r3, [r7, #28]
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3720      	adds	r7, #32
 800e400:	46bd      	mov	sp, r7
 800e402:	bd80      	pop	{r7, pc}

0800e404 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b088      	sub	sp, #32
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
 800e40c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e40e:	2300      	movs	r3, #0
 800e410:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e412:	2303      	movs	r3, #3
 800e414:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e416:	2340      	movs	r3, #64	@ 0x40
 800e418:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e41a:	2300      	movs	r3, #0
 800e41c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e41e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e422:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e424:	f107 0308 	add.w	r3, r7, #8
 800e428:	4619      	mov	r1, r3
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f7ff fd82 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e430:	683a      	ldr	r2, [r7, #0]
 800e432:	2103      	movs	r1, #3
 800e434:	6878      	ldr	r0, [r7, #4]
 800e436:	f000 f99d 	bl	800e774 <SDMMC_GetCmdResp6>
 800e43a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e43c:	69fb      	ldr	r3, [r7, #28]
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3720      	adds	r7, #32
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}

0800e446 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e446:	b580      	push	{r7, lr}
 800e448:	b088      	sub	sp, #32
 800e44a:	af00      	add	r7, sp, #0
 800e44c:	6078      	str	r0, [r7, #4]
 800e44e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e454:	230d      	movs	r3, #13
 800e456:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e458:	2340      	movs	r3, #64	@ 0x40
 800e45a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e45c:	2300      	movs	r3, #0
 800e45e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e464:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e466:	f107 0308 	add.w	r3, r7, #8
 800e46a:	4619      	mov	r1, r3
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f7ff fd61 	bl	800df34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e472:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e476:	210d      	movs	r1, #13
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f000 f807 	bl	800e48c <SDMMC_GetCmdResp1>
 800e47e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e480:	69fb      	ldr	r3, [r7, #28]
}
 800e482:	4618      	mov	r0, r3
 800e484:	3720      	adds	r7, #32
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}
	...

0800e48c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b088      	sub	sp, #32
 800e490:	af00      	add	r7, sp, #0
 800e492:	60f8      	str	r0, [r7, #12]
 800e494:	460b      	mov	r3, r1
 800e496:	607a      	str	r2, [r7, #4]
 800e498:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e49a:	4b70      	ldr	r3, [pc, #448]	@ (800e65c <SDMMC_GetCmdResp1+0x1d0>)
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	4a70      	ldr	r2, [pc, #448]	@ (800e660 <SDMMC_GetCmdResp1+0x1d4>)
 800e4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800e4a4:	0a5a      	lsrs	r2, r3, #9
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	fb02 f303 	mul.w	r3, r2, r3
 800e4ac:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e4ae:	69fb      	ldr	r3, [r7, #28]
 800e4b0:	1e5a      	subs	r2, r3, #1
 800e4b2:	61fa      	str	r2, [r7, #28]
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d102      	bne.n	800e4be <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e4b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e4bc:	e0c9      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4c2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e4c4:	69bb      	ldr	r3, [r7, #24]
 800e4c6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d0ef      	beq.n	800e4ae <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e4ce:	69bb      	ldr	r3, [r7, #24]
 800e4d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d1ea      	bne.n	800e4ae <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4dc:	f003 0304 	and.w	r3, r3, #4
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d004      	beq.n	800e4ee <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2204      	movs	r2, #4
 800e4e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e4ea:	2304      	movs	r3, #4
 800e4ec:	e0b1      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4f2:	f003 0301 	and.w	r3, r3, #1
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d004      	beq.n	800e504 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	2201      	movs	r2, #1
 800e4fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e500:	2301      	movs	r3, #1
 800e502:	e0a6      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	22c5      	movs	r2, #197	@ 0xc5
 800e508:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e50a:	68f8      	ldr	r0, [r7, #12]
 800e50c:	f7ff fd3c 	bl	800df88 <SDMMC_GetCommandResponse>
 800e510:	4603      	mov	r3, r0
 800e512:	461a      	mov	r2, r3
 800e514:	7afb      	ldrb	r3, [r7, #11]
 800e516:	4293      	cmp	r3, r2
 800e518:	d001      	beq.n	800e51e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e51a:	2301      	movs	r3, #1
 800e51c:	e099      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e51e:	2100      	movs	r1, #0
 800e520:	68f8      	ldr	r0, [r7, #12]
 800e522:	f7ff fd3e 	bl	800dfa2 <SDMMC_GetResponse>
 800e526:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e528:	697a      	ldr	r2, [r7, #20]
 800e52a:	4b4e      	ldr	r3, [pc, #312]	@ (800e664 <SDMMC_GetCmdResp1+0x1d8>)
 800e52c:	4013      	ands	r3, r2
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d101      	bne.n	800e536 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e532:	2300      	movs	r3, #0
 800e534:	e08d      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e536:	697b      	ldr	r3, [r7, #20]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	da02      	bge.n	800e542 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e53c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e540:	e087      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d001      	beq.n	800e550 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e54c:	2340      	movs	r3, #64	@ 0x40
 800e54e:	e080      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e556:	2b00      	cmp	r3, #0
 800e558:	d001      	beq.n	800e55e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e55a:	2380      	movs	r3, #128	@ 0x80
 800e55c:	e079      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e55e:	697b      	ldr	r3, [r7, #20]
 800e560:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e564:	2b00      	cmp	r3, #0
 800e566:	d002      	beq.n	800e56e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e568:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e56c:	e071      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e574:	2b00      	cmp	r3, #0
 800e576:	d002      	beq.n	800e57e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e578:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e57c:	e069      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e584:	2b00      	cmp	r3, #0
 800e586:	d002      	beq.n	800e58e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e588:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e58c:	e061      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e58e:	697b      	ldr	r3, [r7, #20]
 800e590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e594:	2b00      	cmp	r3, #0
 800e596:	d002      	beq.n	800e59e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e598:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e59c:	e059      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d002      	beq.n	800e5ae <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e5a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e5ac:	e051      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d002      	beq.n	800e5be <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e5b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e5bc:	e049      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d002      	beq.n	800e5ce <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e5c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e5cc:	e041      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d002      	beq.n	800e5de <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e5d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e5dc:	e039      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d002      	beq.n	800e5ee <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e5e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e5ec:	e031      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e5ee:	697b      	ldr	r3, [r7, #20]
 800e5f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d002      	beq.n	800e5fe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e5f8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e5fc:	e029      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e5fe:	697b      	ldr	r3, [r7, #20]
 800e600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e604:	2b00      	cmp	r3, #0
 800e606:	d002      	beq.n	800e60e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e608:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e60c:	e021      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e60e:	697b      	ldr	r3, [r7, #20]
 800e610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e614:	2b00      	cmp	r3, #0
 800e616:	d002      	beq.n	800e61e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e618:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e61c:	e019      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e61e:	697b      	ldr	r3, [r7, #20]
 800e620:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e624:	2b00      	cmp	r3, #0
 800e626:	d002      	beq.n	800e62e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e628:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e62c:	e011      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e62e:	697b      	ldr	r3, [r7, #20]
 800e630:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e634:	2b00      	cmp	r3, #0
 800e636:	d002      	beq.n	800e63e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e638:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e63c:	e009      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	f003 0308 	and.w	r3, r3, #8
 800e644:	2b00      	cmp	r3, #0
 800e646:	d002      	beq.n	800e64e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e648:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800e64c:	e001      	b.n	800e652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e64e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e652:	4618      	mov	r0, r3
 800e654:	3720      	adds	r7, #32
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}
 800e65a:	bf00      	nop
 800e65c:	20000004 	.word	0x20000004
 800e660:	10624dd3 	.word	0x10624dd3
 800e664:	fdffe008 	.word	0xfdffe008

0800e668 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e668:	b480      	push	{r7}
 800e66a:	b085      	sub	sp, #20
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e670:	4b1f      	ldr	r3, [pc, #124]	@ (800e6f0 <SDMMC_GetCmdResp2+0x88>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	4a1f      	ldr	r2, [pc, #124]	@ (800e6f4 <SDMMC_GetCmdResp2+0x8c>)
 800e676:	fba2 2303 	umull	r2, r3, r2, r3
 800e67a:	0a5b      	lsrs	r3, r3, #9
 800e67c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e680:	fb02 f303 	mul.w	r3, r2, r3
 800e684:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	1e5a      	subs	r2, r3, #1
 800e68a:	60fa      	str	r2, [r7, #12]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d102      	bne.n	800e696 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e690:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e694:	e026      	b.n	800e6e4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e69a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d0ef      	beq.n	800e686 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d1ea      	bne.n	800e686 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6b4:	f003 0304 	and.w	r3, r3, #4
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d004      	beq.n	800e6c6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2204      	movs	r2, #4
 800e6c0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e6c2:	2304      	movs	r3, #4
 800e6c4:	e00e      	b.n	800e6e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6ca:	f003 0301 	and.w	r3, r3, #1
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d004      	beq.n	800e6dc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	2201      	movs	r2, #1
 800e6d6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e6d8:	2301      	movs	r3, #1
 800e6da:	e003      	b.n	800e6e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	22c5      	movs	r2, #197	@ 0xc5
 800e6e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e6e2:	2300      	movs	r3, #0
}
 800e6e4:	4618      	mov	r0, r3
 800e6e6:	3714      	adds	r7, #20
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ee:	4770      	bx	lr
 800e6f0:	20000004 	.word	0x20000004
 800e6f4:	10624dd3 	.word	0x10624dd3

0800e6f8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e6f8:	b480      	push	{r7}
 800e6fa:	b085      	sub	sp, #20
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e700:	4b1a      	ldr	r3, [pc, #104]	@ (800e76c <SDMMC_GetCmdResp3+0x74>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	4a1a      	ldr	r2, [pc, #104]	@ (800e770 <SDMMC_GetCmdResp3+0x78>)
 800e706:	fba2 2303 	umull	r2, r3, r2, r3
 800e70a:	0a5b      	lsrs	r3, r3, #9
 800e70c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e710:	fb02 f303 	mul.w	r3, r2, r3
 800e714:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	1e5a      	subs	r2, r3, #1
 800e71a:	60fa      	str	r2, [r7, #12]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d102      	bne.n	800e726 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e720:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e724:	e01b      	b.n	800e75e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e72a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e72c:	68bb      	ldr	r3, [r7, #8]
 800e72e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e732:	2b00      	cmp	r3, #0
 800e734:	d0ef      	beq.n	800e716 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d1ea      	bne.n	800e716 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e744:	f003 0304 	and.w	r3, r3, #4
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d004      	beq.n	800e756 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2204      	movs	r2, #4
 800e750:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e752:	2304      	movs	r3, #4
 800e754:	e003      	b.n	800e75e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	22c5      	movs	r2, #197	@ 0xc5
 800e75a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e75c:	2300      	movs	r3, #0
}
 800e75e:	4618      	mov	r0, r3
 800e760:	3714      	adds	r7, #20
 800e762:	46bd      	mov	sp, r7
 800e764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e768:	4770      	bx	lr
 800e76a:	bf00      	nop
 800e76c:	20000004 	.word	0x20000004
 800e770:	10624dd3 	.word	0x10624dd3

0800e774 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b088      	sub	sp, #32
 800e778:	af00      	add	r7, sp, #0
 800e77a:	60f8      	str	r0, [r7, #12]
 800e77c:	460b      	mov	r3, r1
 800e77e:	607a      	str	r2, [r7, #4]
 800e780:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e782:	4b35      	ldr	r3, [pc, #212]	@ (800e858 <SDMMC_GetCmdResp6+0xe4>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	4a35      	ldr	r2, [pc, #212]	@ (800e85c <SDMMC_GetCmdResp6+0xe8>)
 800e788:	fba2 2303 	umull	r2, r3, r2, r3
 800e78c:	0a5b      	lsrs	r3, r3, #9
 800e78e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e792:	fb02 f303 	mul.w	r3, r2, r3
 800e796:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e798:	69fb      	ldr	r3, [r7, #28]
 800e79a:	1e5a      	subs	r2, r3, #1
 800e79c:	61fa      	str	r2, [r7, #28]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d102      	bne.n	800e7a8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e7a2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e7a6:	e052      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7ac:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7ae:	69bb      	ldr	r3, [r7, #24]
 800e7b0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d0ef      	beq.n	800e798 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d1ea      	bne.n	800e798 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7c6:	f003 0304 	and.w	r3, r3, #4
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d004      	beq.n	800e7d8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	2204      	movs	r2, #4
 800e7d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e7d4:	2304      	movs	r3, #4
 800e7d6:	e03a      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7dc:	f003 0301 	and.w	r3, r3, #1
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d004      	beq.n	800e7ee <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	2201      	movs	r2, #1
 800e7e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e02f      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e7ee:	68f8      	ldr	r0, [r7, #12]
 800e7f0:	f7ff fbca 	bl	800df88 <SDMMC_GetCommandResponse>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	461a      	mov	r2, r3
 800e7f8:	7afb      	ldrb	r3, [r7, #11]
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	d001      	beq.n	800e802 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e025      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	22c5      	movs	r2, #197	@ 0xc5
 800e806:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e808:	2100      	movs	r1, #0
 800e80a:	68f8      	ldr	r0, [r7, #12]
 800e80c:	f7ff fbc9 	bl	800dfa2 <SDMMC_GetResponse>
 800e810:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d106      	bne.n	800e82a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e81c:	697b      	ldr	r3, [r7, #20]
 800e81e:	0c1b      	lsrs	r3, r3, #16
 800e820:	b29a      	uxth	r2, r3
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e826:	2300      	movs	r3, #0
 800e828:	e011      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e82a:	697b      	ldr	r3, [r7, #20]
 800e82c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e830:	2b00      	cmp	r3, #0
 800e832:	d002      	beq.n	800e83a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e834:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e838:	e009      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e83a:	697b      	ldr	r3, [r7, #20]
 800e83c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e840:	2b00      	cmp	r3, #0
 800e842:	d002      	beq.n	800e84a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e844:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e848:	e001      	b.n	800e84e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e84a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3720      	adds	r7, #32
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}
 800e856:	bf00      	nop
 800e858:	20000004 	.word	0x20000004
 800e85c:	10624dd3 	.word	0x10624dd3

0800e860 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800e860:	b480      	push	{r7}
 800e862:	b085      	sub	sp, #20
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e868:	4b22      	ldr	r3, [pc, #136]	@ (800e8f4 <SDMMC_GetCmdResp7+0x94>)
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4a22      	ldr	r2, [pc, #136]	@ (800e8f8 <SDMMC_GetCmdResp7+0x98>)
 800e86e:	fba2 2303 	umull	r2, r3, r2, r3
 800e872:	0a5b      	lsrs	r3, r3, #9
 800e874:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e878:	fb02 f303 	mul.w	r3, r2, r3
 800e87c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	1e5a      	subs	r2, r3, #1
 800e882:	60fa      	str	r2, [r7, #12]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d102      	bne.n	800e88e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e888:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e88c:	e02c      	b.n	800e8e8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e892:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d0ef      	beq.n	800e87e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d1ea      	bne.n	800e87e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8ac:	f003 0304 	and.w	r3, r3, #4
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d004      	beq.n	800e8be <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2204      	movs	r2, #4
 800e8b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e8ba:	2304      	movs	r3, #4
 800e8bc:	e014      	b.n	800e8e8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8c2:	f003 0301 	and.w	r3, r3, #1
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d004      	beq.n	800e8d4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	2201      	movs	r2, #1
 800e8ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	e009      	b.n	800e8e8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d002      	beq.n	800e8e6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2240      	movs	r2, #64	@ 0x40
 800e8e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e8e6:	2300      	movs	r3, #0
  
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	3714      	adds	r7, #20
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f2:	4770      	bx	lr
 800e8f4:	20000004 	.word	0x20000004
 800e8f8:	10624dd3 	.word	0x10624dd3

0800e8fc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800e8fc:	b480      	push	{r7}
 800e8fe:	b085      	sub	sp, #20
 800e900:	af00      	add	r7, sp, #0
 800e902:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e904:	4b11      	ldr	r3, [pc, #68]	@ (800e94c <SDMMC_GetCmdError+0x50>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	4a11      	ldr	r2, [pc, #68]	@ (800e950 <SDMMC_GetCmdError+0x54>)
 800e90a:	fba2 2303 	umull	r2, r3, r2, r3
 800e90e:	0a5b      	lsrs	r3, r3, #9
 800e910:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e914:	fb02 f303 	mul.w	r3, r2, r3
 800e918:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	1e5a      	subs	r2, r3, #1
 800e91e:	60fa      	str	r2, [r7, #12]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d102      	bne.n	800e92a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e924:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e928:	e009      	b.n	800e93e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e92e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e932:	2b00      	cmp	r3, #0
 800e934:	d0f1      	beq.n	800e91a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	22c5      	movs	r2, #197	@ 0xc5
 800e93a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800e93c:	2300      	movs	r3, #0
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3714      	adds	r7, #20
 800e942:	46bd      	mov	sp, r7
 800e944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e948:	4770      	bx	lr
 800e94a:	bf00      	nop
 800e94c:	20000004 	.word	0x20000004
 800e950:	10624dd3 	.word	0x10624dd3

0800e954 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e958:	4904      	ldr	r1, [pc, #16]	@ (800e96c <MX_FATFS_Init+0x18>)
 800e95a:	4805      	ldr	r0, [pc, #20]	@ (800e970 <MX_FATFS_Init+0x1c>)
 800e95c:	f000 fa96 	bl	800ee8c <FATFS_LinkDriver>
 800e960:	4603      	mov	r3, r0
 800e962:	461a      	mov	r2, r3
 800e964:	4b03      	ldr	r3, [pc, #12]	@ (800e974 <MX_FATFS_Init+0x20>)
 800e966:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e968:	bf00      	nop
 800e96a:	bd80      	pop	{r7, pc}
 800e96c:	20003240 	.word	0x20003240
 800e970:	080165fc 	.word	0x080165fc
 800e974:	2000323c 	.word	0x2000323c

0800e978 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e978:	b580      	push	{r7, lr}
 800e97a:	b082      	sub	sp, #8
 800e97c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e97e:	2300      	movs	r3, #0
 800e980:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e982:	f000 f87b 	bl	800ea7c <BSP_SD_IsDetected>
 800e986:	4603      	mov	r3, r0
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d001      	beq.n	800e990 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800e98c:	2302      	movs	r3, #2
 800e98e:	e012      	b.n	800e9b6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800e990:	480b      	ldr	r0, [pc, #44]	@ (800e9c0 <BSP_SD_Init+0x48>)
 800e992:	f7fa fd03 	bl	800939c <HAL_SD_Init>
 800e996:	4603      	mov	r3, r0
 800e998:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800e99a:	79fb      	ldrb	r3, [r7, #7]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d109      	bne.n	800e9b4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800e9a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800e9a4:	4806      	ldr	r0, [pc, #24]	@ (800e9c0 <BSP_SD_Init+0x48>)
 800e9a6:	f7fb f94b 	bl	8009c40 <HAL_SD_ConfigWideBusOperation>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d001      	beq.n	800e9b4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800e9b4:	79fb      	ldrb	r3, [r7, #7]
}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	3708      	adds	r7, #8
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	bd80      	pop	{r7, pc}
 800e9be:	bf00      	nop
 800e9c0:	20002ddc 	.word	0x20002ddc

0800e9c4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b086      	sub	sp, #24
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	60f8      	str	r0, [r7, #12]
 800e9cc:	60b9      	str	r1, [r7, #8]
 800e9ce:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	68ba      	ldr	r2, [r7, #8]
 800e9d8:	68f9      	ldr	r1, [r7, #12]
 800e9da:	4806      	ldr	r0, [pc, #24]	@ (800e9f4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800e9dc:	f7fa fd8e 	bl	80094fc <HAL_SD_ReadBlocks_DMA>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d001      	beq.n	800e9ea <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e9ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3718      	adds	r7, #24
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	20002ddc 	.word	0x20002ddc

0800e9f8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b086      	sub	sp, #24
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	60f8      	str	r0, [r7, #12]
 800ea00:	60b9      	str	r1, [r7, #8]
 800ea02:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ea04:	2300      	movs	r3, #0
 800ea06:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	68ba      	ldr	r2, [r7, #8]
 800ea0c:	68f9      	ldr	r1, [r7, #12]
 800ea0e:	4806      	ldr	r0, [pc, #24]	@ (800ea28 <BSP_SD_WriteBlocks_DMA+0x30>)
 800ea10:	f7fa fe56 	bl	80096c0 <HAL_SD_WriteBlocks_DMA>
 800ea14:	4603      	mov	r3, r0
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d001      	beq.n	800ea1e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ea1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3718      	adds	r7, #24
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}
 800ea28:	20002ddc 	.word	0x20002ddc

0800ea2c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ea30:	4805      	ldr	r0, [pc, #20]	@ (800ea48 <BSP_SD_GetCardState+0x1c>)
 800ea32:	f7fb f99f 	bl	8009d74 <HAL_SD_GetCardState>
 800ea36:	4603      	mov	r3, r0
 800ea38:	2b04      	cmp	r3, #4
 800ea3a:	bf14      	ite	ne
 800ea3c:	2301      	movne	r3, #1
 800ea3e:	2300      	moveq	r3, #0
 800ea40:	b2db      	uxtb	r3, r3
}
 800ea42:	4618      	mov	r0, r3
 800ea44:	bd80      	pop	{r7, pc}
 800ea46:	bf00      	nop
 800ea48:	20002ddc 	.word	0x20002ddc

0800ea4c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b082      	sub	sp, #8
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800ea54:	6879      	ldr	r1, [r7, #4]
 800ea56:	4803      	ldr	r0, [pc, #12]	@ (800ea64 <BSP_SD_GetCardInfo+0x18>)
 800ea58:	f7fb f8c6 	bl	8009be8 <HAL_SD_GetCardInfo>
}
 800ea5c:	bf00      	nop
 800ea5e:	3708      	adds	r7, #8
 800ea60:	46bd      	mov	sp, r7
 800ea62:	bd80      	pop	{r7, pc}
 800ea64:	20002ddc 	.word	0x20002ddc

0800ea68 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b082      	sub	sp, #8
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ea70:	f000 f9b2 	bl	800edd8 <BSP_SD_ReadCpltCallback>
}
 800ea74:	bf00      	nop
 800ea76:	3708      	adds	r7, #8
 800ea78:	46bd      	mov	sp, r7
 800ea7a:	bd80      	pop	{r7, pc}

0800ea7c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b082      	sub	sp, #8
 800ea80:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ea82:	2301      	movs	r3, #1
 800ea84:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ea86:	f000 f80b 	bl	800eaa0 <BSP_PlatformIsDetected>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d101      	bne.n	800ea94 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ea90:	2300      	movs	r3, #0
 800ea92:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ea94:	79fb      	ldrb	r3, [r7, #7]
 800ea96:	b2db      	uxtb	r3, r3
}
 800ea98:	4618      	mov	r0, r3
 800ea9a:	3708      	adds	r7, #8
 800ea9c:	46bd      	mov	sp, r7
 800ea9e:	bd80      	pop	{r7, pc}

0800eaa0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b082      	sub	sp, #8
 800eaa4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800eaa6:	2301      	movs	r3, #1
 800eaa8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800eaaa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800eaae:	4806      	ldr	r0, [pc, #24]	@ (800eac8 <BSP_PlatformIsDetected+0x28>)
 800eab0:	f7f7 ff66 	bl	8006980 <HAL_GPIO_ReadPin>
 800eab4:	4603      	mov	r3, r0
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d001      	beq.n	800eabe <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800eaba:	2300      	movs	r3, #0
 800eabc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800eabe:	79fb      	ldrb	r3, [r7, #7]
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3708      	adds	r7, #8
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd80      	pop	{r7, pc}
 800eac8:	40020800 	.word	0x40020800

0800eacc <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	b084      	sub	sp, #16
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800ead4:	f000 fa26 	bl	800ef24 <osKernelSysTick>
 800ead8:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800eada:	e006      	b.n	800eaea <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800eadc:	f7ff ffa6 	bl	800ea2c <BSP_SD_GetCardState>
 800eae0:	4603      	mov	r3, r0
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d101      	bne.n	800eaea <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800eae6:	2300      	movs	r3, #0
 800eae8:	e009      	b.n	800eafe <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800eaea:	f000 fa1b 	bl	800ef24 <osKernelSysTick>
 800eaee:	4602      	mov	r2, r0
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	1ad3      	subs	r3, r2, r3
 800eaf4:	687a      	ldr	r2, [r7, #4]
 800eaf6:	429a      	cmp	r2, r3
 800eaf8:	d8f0      	bhi.n	800eadc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800eafa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800eafe:	4618      	mov	r0, r3
 800eb00:	3710      	adds	r7, #16
 800eb02:	46bd      	mov	sp, r7
 800eb04:	bd80      	pop	{r7, pc}
	...

0800eb08 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b082      	sub	sp, #8
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	4603      	mov	r3, r0
 800eb10:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800eb12:	4b0b      	ldr	r3, [pc, #44]	@ (800eb40 <SD_CheckStatus+0x38>)
 800eb14:	2201      	movs	r2, #1
 800eb16:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800eb18:	f7ff ff88 	bl	800ea2c <BSP_SD_GetCardState>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d107      	bne.n	800eb32 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800eb22:	4b07      	ldr	r3, [pc, #28]	@ (800eb40 <SD_CheckStatus+0x38>)
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	f023 0301 	bic.w	r3, r3, #1
 800eb2c:	b2da      	uxtb	r2, r3
 800eb2e:	4b04      	ldr	r3, [pc, #16]	@ (800eb40 <SD_CheckStatus+0x38>)
 800eb30:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800eb32:	4b03      	ldr	r3, [pc, #12]	@ (800eb40 <SD_CheckStatus+0x38>)
 800eb34:	781b      	ldrb	r3, [r3, #0]
 800eb36:	b2db      	uxtb	r3, r3
}
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3708      	adds	r7, #8
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}
 800eb40:	2000000d 	.word	0x2000000d

0800eb44 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800eb44:	b590      	push	{r4, r7, lr}
 800eb46:	b087      	sub	sp, #28
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800eb4e:	4b20      	ldr	r3, [pc, #128]	@ (800ebd0 <SD_initialize+0x8c>)
 800eb50:	2201      	movs	r2, #1
 800eb52:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800eb54:	f000 f9da 	bl	800ef0c <osKernelRunning>
 800eb58:	4603      	mov	r3, r0
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d030      	beq.n	800ebc0 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800eb5e:	f7ff ff0b 	bl	800e978 <BSP_SD_Init>
 800eb62:	4603      	mov	r3, r0
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d107      	bne.n	800eb78 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800eb68:	79fb      	ldrb	r3, [r7, #7]
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	f7ff ffcc 	bl	800eb08 <SD_CheckStatus>
 800eb70:	4603      	mov	r3, r0
 800eb72:	461a      	mov	r2, r3
 800eb74:	4b16      	ldr	r3, [pc, #88]	@ (800ebd0 <SD_initialize+0x8c>)
 800eb76:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800eb78:	4b15      	ldr	r3, [pc, #84]	@ (800ebd0 <SD_initialize+0x8c>)
 800eb7a:	781b      	ldrb	r3, [r3, #0]
 800eb7c:	b2db      	uxtb	r3, r3
 800eb7e:	2b01      	cmp	r3, #1
 800eb80:	d01e      	beq.n	800ebc0 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800eb82:	4b14      	ldr	r3, [pc, #80]	@ (800ebd4 <SD_initialize+0x90>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d10e      	bne.n	800eba8 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800eb8a:	4b13      	ldr	r3, [pc, #76]	@ (800ebd8 <SD_initialize+0x94>)
 800eb8c:	f107 0408 	add.w	r4, r7, #8
 800eb90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800eb92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800eb96:	f107 0308 	add.w	r3, r7, #8
 800eb9a:	2100      	movs	r1, #0
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	f000 fa49 	bl	800f034 <osMessageCreate>
 800eba2:	4603      	mov	r3, r0
 800eba4:	4a0b      	ldr	r2, [pc, #44]	@ (800ebd4 <SD_initialize+0x90>)
 800eba6:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800eba8:	4b0a      	ldr	r3, [pc, #40]	@ (800ebd4 <SD_initialize+0x90>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d107      	bne.n	800ebc0 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800ebb0:	4b07      	ldr	r3, [pc, #28]	@ (800ebd0 <SD_initialize+0x8c>)
 800ebb2:	781b      	ldrb	r3, [r3, #0]
 800ebb4:	b2db      	uxtb	r3, r3
 800ebb6:	f043 0301 	orr.w	r3, r3, #1
 800ebba:	b2da      	uxtb	r2, r3
 800ebbc:	4b04      	ldr	r3, [pc, #16]	@ (800ebd0 <SD_initialize+0x8c>)
 800ebbe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800ebc0:	4b03      	ldr	r3, [pc, #12]	@ (800ebd0 <SD_initialize+0x8c>)
 800ebc2:	781b      	ldrb	r3, [r3, #0]
 800ebc4:	b2db      	uxtb	r3, r3
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	371c      	adds	r7, #28
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd90      	pop	{r4, r7, pc}
 800ebce:	bf00      	nop
 800ebd0:	2000000d 	.word	0x2000000d
 800ebd4:	20003244 	.word	0x20003244
 800ebd8:	080165cc 	.word	0x080165cc

0800ebdc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ebe6:	79fb      	ldrb	r3, [r7, #7]
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f7ff ff8d 	bl	800eb08 <SD_CheckStatus>
 800ebee:	4603      	mov	r3, r0
}
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	3708      	adds	r7, #8
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	bd80      	pop	{r7, pc}

0800ebf8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b08a      	sub	sp, #40	@ 0x28
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	60b9      	str	r1, [r7, #8]
 800ec00:	607a      	str	r2, [r7, #4]
 800ec02:	603b      	str	r3, [r7, #0]
 800ec04:	4603      	mov	r3, r0
 800ec06:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800ec08:	2301      	movs	r3, #1
 800ec0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ec0e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ec12:	f7ff ff5b 	bl	800eacc <SD_CheckStatusWithTimeout>
 800ec16:	4603      	mov	r3, r0
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	da02      	bge.n	800ec22 <SD_read+0x2a>
  {
    return res;
 800ec1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ec20:	e032      	b.n	800ec88 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800ec22:	683a      	ldr	r2, [r7, #0]
 800ec24:	6879      	ldr	r1, [r7, #4]
 800ec26:	68b8      	ldr	r0, [r7, #8]
 800ec28:	f7ff fecc 	bl	800e9c4 <BSP_SD_ReadBlocks_DMA>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800ec32:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d124      	bne.n	800ec84 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800ec3a:	4b15      	ldr	r3, [pc, #84]	@ (800ec90 <SD_read+0x98>)
 800ec3c:	6819      	ldr	r1, [r3, #0]
 800ec3e:	f107 0314 	add.w	r3, r7, #20
 800ec42:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ec46:	4618      	mov	r0, r3
 800ec48:	f000 fa5c 	bl	800f104 <osMessageGet>

    if (event.status == osEventMessage)
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	2b10      	cmp	r3, #16
 800ec50:	d118      	bne.n	800ec84 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800ec52:	69bb      	ldr	r3, [r7, #24]
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d115      	bne.n	800ec84 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800ec58:	f000 f964 	bl	800ef24 <osKernelSysTick>
 800ec5c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800ec5e:	e008      	b.n	800ec72 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ec60:	f7ff fee4 	bl	800ea2c <BSP_SD_GetCardState>
 800ec64:	4603      	mov	r3, r0
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d103      	bne.n	800ec72 <SD_read+0x7a>
              {
                res = RES_OK;
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800ec70:	e008      	b.n	800ec84 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800ec72:	f000 f957 	bl	800ef24 <osKernelSysTick>
 800ec76:	4602      	mov	r2, r0
 800ec78:	6a3b      	ldr	r3, [r7, #32]
 800ec7a:	1ad3      	subs	r3, r2, r3
 800ec7c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d9ed      	bls.n	800ec60 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800ec84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3728      	adds	r7, #40	@ 0x28
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	20003244 	.word	0x20003244

0800ec94 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b08a      	sub	sp, #40	@ 0x28
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	60b9      	str	r1, [r7, #8]
 800ec9c:	607a      	str	r2, [r7, #4]
 800ec9e:	603b      	str	r3, [r7, #0]
 800eca0:	4603      	mov	r3, r0
 800eca2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800eca4:	2301      	movs	r3, #1
 800eca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ecaa:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ecae:	f7ff ff0d 	bl	800eacc <SD_CheckStatusWithTimeout>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	da02      	bge.n	800ecbe <SD_write+0x2a>
  {
    return res;
 800ecb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ecbc:	e02e      	b.n	800ed1c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ecbe:	683a      	ldr	r2, [r7, #0]
 800ecc0:	6879      	ldr	r1, [r7, #4]
 800ecc2:	68b8      	ldr	r0, [r7, #8]
 800ecc4:	f7ff fe98 	bl	800e9f8 <BSP_SD_WriteBlocks_DMA>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d124      	bne.n	800ed18 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800ecce:	4b15      	ldr	r3, [pc, #84]	@ (800ed24 <SD_write+0x90>)
 800ecd0:	6819      	ldr	r1, [r3, #0]
 800ecd2:	f107 0314 	add.w	r3, r7, #20
 800ecd6:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f000 fa12 	bl	800f104 <osMessageGet>

    if (event.status == osEventMessage)
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	2b10      	cmp	r3, #16
 800ece4:	d118      	bne.n	800ed18 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800ece6:	69bb      	ldr	r3, [r7, #24]
 800ece8:	2b02      	cmp	r3, #2
 800ecea:	d115      	bne.n	800ed18 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800ecec:	f000 f91a 	bl	800ef24 <osKernelSysTick>
 800ecf0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800ecf2:	e008      	b.n	800ed06 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ecf4:	f7ff fe9a 	bl	800ea2c <BSP_SD_GetCardState>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d103      	bne.n	800ed06 <SD_write+0x72>
          {
            res = RES_OK;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ed04:	e008      	b.n	800ed18 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800ed06:	f000 f90d 	bl	800ef24 <osKernelSysTick>
 800ed0a:	4602      	mov	r2, r0
 800ed0c:	6a3b      	ldr	r3, [r7, #32]
 800ed0e:	1ad3      	subs	r3, r2, r3
 800ed10:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ed14:	4293      	cmp	r3, r2
 800ed16:	d9ed      	bls.n	800ecf4 <SD_write+0x60>
    }

  }
#endif

  return res;
 800ed18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	3728      	adds	r7, #40	@ 0x28
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}
 800ed24:	20003244 	.word	0x20003244

0800ed28 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b08c      	sub	sp, #48	@ 0x30
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	4603      	mov	r3, r0
 800ed30:	603a      	str	r2, [r7, #0]
 800ed32:	71fb      	strb	r3, [r7, #7]
 800ed34:	460b      	mov	r3, r1
 800ed36:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ed38:	2301      	movs	r3, #1
 800ed3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ed3e:	4b25      	ldr	r3, [pc, #148]	@ (800edd4 <SD_ioctl+0xac>)
 800ed40:	781b      	ldrb	r3, [r3, #0]
 800ed42:	b2db      	uxtb	r3, r3
 800ed44:	f003 0301 	and.w	r3, r3, #1
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d001      	beq.n	800ed50 <SD_ioctl+0x28>
 800ed4c:	2303      	movs	r3, #3
 800ed4e:	e03c      	b.n	800edca <SD_ioctl+0xa2>

  switch (cmd)
 800ed50:	79bb      	ldrb	r3, [r7, #6]
 800ed52:	2b03      	cmp	r3, #3
 800ed54:	d834      	bhi.n	800edc0 <SD_ioctl+0x98>
 800ed56:	a201      	add	r2, pc, #4	@ (adr r2, 800ed5c <SD_ioctl+0x34>)
 800ed58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed5c:	0800ed6d 	.word	0x0800ed6d
 800ed60:	0800ed75 	.word	0x0800ed75
 800ed64:	0800ed8d 	.word	0x0800ed8d
 800ed68:	0800eda7 	.word	0x0800eda7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ed72:	e028      	b.n	800edc6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ed74:	f107 030c 	add.w	r3, r7, #12
 800ed78:	4618      	mov	r0, r3
 800ed7a:	f7ff fe67 	bl	800ea4c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ed7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ed84:	2300      	movs	r3, #0
 800ed86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ed8a:	e01c      	b.n	800edc6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ed8c:	f107 030c 	add.w	r3, r7, #12
 800ed90:	4618      	mov	r0, r3
 800ed92:	f7ff fe5b 	bl	800ea4c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ed96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed98:	b29a      	uxth	r2, r3
 800ed9a:	683b      	ldr	r3, [r7, #0]
 800ed9c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800eda4:	e00f      	b.n	800edc6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800eda6:	f107 030c 	add.w	r3, r7, #12
 800edaa:	4618      	mov	r0, r3
 800edac:	f7ff fe4e 	bl	800ea4c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800edb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edb2:	0a5a      	lsrs	r2, r3, #9
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800edb8:	2300      	movs	r3, #0
 800edba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800edbe:	e002      	b.n	800edc6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800edc0:	2304      	movs	r3, #4
 800edc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800edc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800edca:	4618      	mov	r0, r3
 800edcc:	3730      	adds	r7, #48	@ 0x30
 800edce:	46bd      	mov	sp, r7
 800edd0:	bd80      	pop	{r7, pc}
 800edd2:	bf00      	nop
 800edd4:	2000000d 	.word	0x2000000d

0800edd8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800edd8:	b580      	push	{r7, lr}
 800edda:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800eddc:	4b04      	ldr	r3, [pc, #16]	@ (800edf0 <BSP_SD_ReadCpltCallback+0x18>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	2200      	movs	r2, #0
 800ede2:	2101      	movs	r1, #1
 800ede4:	4618      	mov	r0, r3
 800ede6:	f000 f94d 	bl	800f084 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800edea:	bf00      	nop
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	20003244 	.word	0x20003244

0800edf4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800edf4:	b480      	push	{r7}
 800edf6:	b087      	sub	sp, #28
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	60f8      	str	r0, [r7, #12]
 800edfc:	60b9      	str	r1, [r7, #8]
 800edfe:	4613      	mov	r3, r2
 800ee00:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ee02:	2301      	movs	r3, #1
 800ee04:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ee06:	2300      	movs	r3, #0
 800ee08:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ee0a:	4b1f      	ldr	r3, [pc, #124]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee0c:	7a5b      	ldrb	r3, [r3, #9]
 800ee0e:	b2db      	uxtb	r3, r3
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d131      	bne.n	800ee78 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ee14:	4b1c      	ldr	r3, [pc, #112]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee16:	7a5b      	ldrb	r3, [r3, #9]
 800ee18:	b2db      	uxtb	r3, r3
 800ee1a:	461a      	mov	r2, r3
 800ee1c:	4b1a      	ldr	r3, [pc, #104]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee1e:	2100      	movs	r1, #0
 800ee20:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ee22:	4b19      	ldr	r3, [pc, #100]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee24:	7a5b      	ldrb	r3, [r3, #9]
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	4a17      	ldr	r2, [pc, #92]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee2a:	009b      	lsls	r3, r3, #2
 800ee2c:	4413      	add	r3, r2
 800ee2e:	68fa      	ldr	r2, [r7, #12]
 800ee30:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ee32:	4b15      	ldr	r3, [pc, #84]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee34:	7a5b      	ldrb	r3, [r3, #9]
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	461a      	mov	r2, r3
 800ee3a:	4b13      	ldr	r3, [pc, #76]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee3c:	4413      	add	r3, r2
 800ee3e:	79fa      	ldrb	r2, [r7, #7]
 800ee40:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ee42:	4b11      	ldr	r3, [pc, #68]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee44:	7a5b      	ldrb	r3, [r3, #9]
 800ee46:	b2db      	uxtb	r3, r3
 800ee48:	1c5a      	adds	r2, r3, #1
 800ee4a:	b2d1      	uxtb	r1, r2
 800ee4c:	4a0e      	ldr	r2, [pc, #56]	@ (800ee88 <FATFS_LinkDriverEx+0x94>)
 800ee4e:	7251      	strb	r1, [r2, #9]
 800ee50:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ee52:	7dbb      	ldrb	r3, [r7, #22]
 800ee54:	3330      	adds	r3, #48	@ 0x30
 800ee56:	b2da      	uxtb	r2, r3
 800ee58:	68bb      	ldr	r3, [r7, #8]
 800ee5a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	3301      	adds	r3, #1
 800ee60:	223a      	movs	r2, #58	@ 0x3a
 800ee62:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	3302      	adds	r3, #2
 800ee68:	222f      	movs	r2, #47	@ 0x2f
 800ee6a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ee6c:	68bb      	ldr	r3, [r7, #8]
 800ee6e:	3303      	adds	r3, #3
 800ee70:	2200      	movs	r2, #0
 800ee72:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ee74:	2300      	movs	r3, #0
 800ee76:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ee78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	371c      	adds	r7, #28
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee84:	4770      	bx	lr
 800ee86:	bf00      	nop
 800ee88:	20003248 	.word	0x20003248

0800ee8c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b082      	sub	sp, #8
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
 800ee94:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ee96:	2200      	movs	r2, #0
 800ee98:	6839      	ldr	r1, [r7, #0]
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f7ff ffaa 	bl	800edf4 <FATFS_LinkDriverEx>
 800eea0:	4603      	mov	r3, r0
}
 800eea2:	4618      	mov	r0, r3
 800eea4:	3708      	adds	r7, #8
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bd80      	pop	{r7, pc}

0800eeaa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800eeaa:	b480      	push	{r7}
 800eeac:	b085      	sub	sp, #20
 800eeae:	af00      	add	r7, sp, #0
 800eeb0:	4603      	mov	r3, r0
 800eeb2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800eeb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800eebc:	2b84      	cmp	r3, #132	@ 0x84
 800eebe:	d005      	beq.n	800eecc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800eec0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	4413      	add	r3, r2
 800eec8:	3303      	adds	r3, #3
 800eeca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800eecc:	68fb      	ldr	r3, [r7, #12]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3714      	adds	r7, #20
 800eed2:	46bd      	mov	sp, r7
 800eed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed8:	4770      	bx	lr

0800eeda <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800eeda:	b480      	push	{r7}
 800eedc:	b083      	sub	sp, #12
 800eede:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eee0:	f3ef 8305 	mrs	r3, IPSR
 800eee4:	607b      	str	r3, [r7, #4]
  return(result);
 800eee6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	bf14      	ite	ne
 800eeec:	2301      	movne	r3, #1
 800eeee:	2300      	moveq	r3, #0
 800eef0:	b2db      	uxtb	r3, r3
}
 800eef2:	4618      	mov	r0, r3
 800eef4:	370c      	adds	r7, #12
 800eef6:	46bd      	mov	sp, r7
 800eef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefc:	4770      	bx	lr

0800eefe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800eefe:	b580      	push	{r7, lr}
 800ef00:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ef02:	f001 fbb9 	bl	8010678 <vTaskStartScheduler>
  
  return osOK;
 800ef06:	2300      	movs	r3, #0
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	bd80      	pop	{r7, pc}

0800ef0c <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800ef10:	f002 f82e 	bl	8010f70 <xTaskGetSchedulerState>
 800ef14:	4603      	mov	r3, r0
 800ef16:	2b01      	cmp	r3, #1
 800ef18:	d101      	bne.n	800ef1e <osKernelRunning+0x12>
    return 0;
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	e000      	b.n	800ef20 <osKernelRunning+0x14>
  else
    return 1;
 800ef1e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800ef20:	4618      	mov	r0, r3
 800ef22:	bd80      	pop	{r7, pc}

0800ef24 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800ef24:	b580      	push	{r7, lr}
 800ef26:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800ef28:	f7ff ffd7 	bl	800eeda <inHandlerMode>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d003      	beq.n	800ef3a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800ef32:	f001 fccd 	bl	80108d0 <xTaskGetTickCountFromISR>
 800ef36:	4603      	mov	r3, r0
 800ef38:	e002      	b.n	800ef40 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800ef3a:	f001 fcb9 	bl	80108b0 <xTaskGetTickCount>
 800ef3e:	4603      	mov	r3, r0
  }
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	bd80      	pop	{r7, pc}

0800ef44 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ef44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef46:	b089      	sub	sp, #36	@ 0x24
 800ef48:	af04      	add	r7, sp, #16
 800ef4a:	6078      	str	r0, [r7, #4]
 800ef4c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	695b      	ldr	r3, [r3, #20]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d020      	beq.n	800ef98 <osThreadCreate+0x54>
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	699b      	ldr	r3, [r3, #24]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d01c      	beq.n	800ef98 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	685c      	ldr	r4, [r3, #4]
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	691e      	ldr	r6, [r3, #16]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ef70:	4618      	mov	r0, r3
 800ef72:	f7ff ff9a 	bl	800eeaa <makeFreeRtosPriority>
 800ef76:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	695b      	ldr	r3, [r3, #20]
 800ef7c:	687a      	ldr	r2, [r7, #4]
 800ef7e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ef80:	9202      	str	r2, [sp, #8]
 800ef82:	9301      	str	r3, [sp, #4]
 800ef84:	9100      	str	r1, [sp, #0]
 800ef86:	683b      	ldr	r3, [r7, #0]
 800ef88:	4632      	mov	r2, r6
 800ef8a:	4629      	mov	r1, r5
 800ef8c:	4620      	mov	r0, r4
 800ef8e:	f001 f979 	bl	8010284 <xTaskCreateStatic>
 800ef92:	4603      	mov	r3, r0
 800ef94:	60fb      	str	r3, [r7, #12]
 800ef96:	e01c      	b.n	800efd2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	685c      	ldr	r4, [r3, #4]
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800efa4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800efac:	4618      	mov	r0, r3
 800efae:	f7ff ff7c 	bl	800eeaa <makeFreeRtosPriority>
 800efb2:	4602      	mov	r2, r0
 800efb4:	f107 030c 	add.w	r3, r7, #12
 800efb8:	9301      	str	r3, [sp, #4]
 800efba:	9200      	str	r2, [sp, #0]
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	4632      	mov	r2, r6
 800efc0:	4629      	mov	r1, r5
 800efc2:	4620      	mov	r0, r4
 800efc4:	f001 f9c4 	bl	8010350 <xTaskCreate>
 800efc8:	4603      	mov	r3, r0
 800efca:	2b01      	cmp	r3, #1
 800efcc:	d001      	beq.n	800efd2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800efce:	2300      	movs	r3, #0
 800efd0:	e000      	b.n	800efd4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800efd2:	68fb      	ldr	r3, [r7, #12]
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3714      	adds	r7, #20
 800efd8:	46bd      	mov	sp, r7
 800efda:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800efdc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d001      	beq.n	800eff2 <osDelay+0x16>
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	e000      	b.n	800eff4 <osDelay+0x18>
 800eff2:	2301      	movs	r3, #1
 800eff4:	4618      	mov	r0, r3
 800eff6:	f001 fb07 	bl	8010608 <vTaskDelay>
  
  return osOK;
 800effa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800effc:	4618      	mov	r0, r3
 800effe:	3710      	adds	r7, #16
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}

0800f004 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b082      	sub	sp, #8
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	685b      	ldr	r3, [r3, #4]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d007      	beq.n	800f024 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	685b      	ldr	r3, [r3, #4]
 800f018:	4619      	mov	r1, r3
 800f01a:	2001      	movs	r0, #1
 800f01c:	f000 fb21 	bl	800f662 <xQueueCreateMutexStatic>
 800f020:	4603      	mov	r3, r0
 800f022:	e003      	b.n	800f02c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800f024:	2001      	movs	r0, #1
 800f026:	f000 fb04 	bl	800f632 <xQueueCreateMutex>
 800f02a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3708      	adds	r7, #8
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}

0800f034 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800f034:	b590      	push	{r4, r7, lr}
 800f036:	b085      	sub	sp, #20
 800f038:	af02      	add	r7, sp, #8
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	689b      	ldr	r3, [r3, #8]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d011      	beq.n	800f06a <osMessageCreate+0x36>
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	68db      	ldr	r3, [r3, #12]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d00d      	beq.n	800f06a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	6818      	ldr	r0, [r3, #0]
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	6859      	ldr	r1, [r3, #4]
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	689a      	ldr	r2, [r3, #8]
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	68db      	ldr	r3, [r3, #12]
 800f05e:	2400      	movs	r4, #0
 800f060:	9400      	str	r4, [sp, #0]
 800f062:	f000 f9e3 	bl	800f42c <xQueueGenericCreateStatic>
 800f066:	4603      	mov	r3, r0
 800f068:	e008      	b.n	800f07c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6818      	ldr	r0, [r3, #0]
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	685b      	ldr	r3, [r3, #4]
 800f072:	2200      	movs	r2, #0
 800f074:	4619      	mov	r1, r3
 800f076:	f000 fa60 	bl	800f53a <xQueueGenericCreate>
 800f07a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800f07c:	4618      	mov	r0, r3
 800f07e:	370c      	adds	r7, #12
 800f080:	46bd      	mov	sp, r7
 800f082:	bd90      	pop	{r4, r7, pc}

0800f084 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b086      	sub	sp, #24
 800f088:	af00      	add	r7, sp, #0
 800f08a:	60f8      	str	r0, [r7, #12]
 800f08c:	60b9      	str	r1, [r7, #8]
 800f08e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800f090:	2300      	movs	r3, #0
 800f092:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800f098:	697b      	ldr	r3, [r7, #20]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d101      	bne.n	800f0a2 <osMessagePut+0x1e>
    ticks = 1;
 800f09e:	2301      	movs	r3, #1
 800f0a0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800f0a2:	f7ff ff1a 	bl	800eeda <inHandlerMode>
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d018      	beq.n	800f0de <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800f0ac:	f107 0210 	add.w	r2, r7, #16
 800f0b0:	f107 0108 	add.w	r1, r7, #8
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	68f8      	ldr	r0, [r7, #12]
 800f0b8:	f000 fbf8 	bl	800f8ac <xQueueGenericSendFromISR>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	2b01      	cmp	r3, #1
 800f0c0:	d001      	beq.n	800f0c6 <osMessagePut+0x42>
      return osErrorOS;
 800f0c2:	23ff      	movs	r3, #255	@ 0xff
 800f0c4:	e018      	b.n	800f0f8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f0c6:	693b      	ldr	r3, [r7, #16]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d014      	beq.n	800f0f6 <osMessagePut+0x72>
 800f0cc:	4b0c      	ldr	r3, [pc, #48]	@ (800f100 <osMessagePut+0x7c>)
 800f0ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0d2:	601a      	str	r2, [r3, #0]
 800f0d4:	f3bf 8f4f 	dsb	sy
 800f0d8:	f3bf 8f6f 	isb	sy
 800f0dc:	e00b      	b.n	800f0f6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800f0de:	f107 0108 	add.w	r1, r7, #8
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	697a      	ldr	r2, [r7, #20]
 800f0e6:	68f8      	ldr	r0, [r7, #12]
 800f0e8:	f000 fad6 	bl	800f698 <xQueueGenericSend>
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	2b01      	cmp	r3, #1
 800f0f0:	d001      	beq.n	800f0f6 <osMessagePut+0x72>
      return osErrorOS;
 800f0f2:	23ff      	movs	r3, #255	@ 0xff
 800f0f4:	e000      	b.n	800f0f8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800f0f6:	2300      	movs	r3, #0
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3718      	adds	r7, #24
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	e000ed04 	.word	0xe000ed04

0800f104 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800f104:	b590      	push	{r4, r7, lr}
 800f106:	b08b      	sub	sp, #44	@ 0x2c
 800f108:	af00      	add	r7, sp, #0
 800f10a:	60f8      	str	r0, [r7, #12]
 800f10c:	60b9      	str	r1, [r7, #8]
 800f10e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800f114:	2300      	movs	r3, #0
 800f116:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800f118:	68bb      	ldr	r3, [r7, #8]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d10a      	bne.n	800f134 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800f11e:	2380      	movs	r3, #128	@ 0x80
 800f120:	617b      	str	r3, [r7, #20]
    return event;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	461c      	mov	r4, r3
 800f126:	f107 0314 	add.w	r3, r7, #20
 800f12a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f12e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f132:	e054      	b.n	800f1de <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f134:	2300      	movs	r3, #0
 800f136:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f138:	2300      	movs	r3, #0
 800f13a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f142:	d103      	bne.n	800f14c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800f144:	f04f 33ff 	mov.w	r3, #4294967295
 800f148:	627b      	str	r3, [r7, #36]	@ 0x24
 800f14a:	e009      	b.n	800f160 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d006      	beq.n	800f160 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800f156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d101      	bne.n	800f160 <osMessageGet+0x5c>
      ticks = 1;
 800f15c:	2301      	movs	r3, #1
 800f15e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f160:	f7ff febb 	bl	800eeda <inHandlerMode>
 800f164:	4603      	mov	r3, r0
 800f166:	2b00      	cmp	r3, #0
 800f168:	d01c      	beq.n	800f1a4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800f16a:	f107 0220 	add.w	r2, r7, #32
 800f16e:	f107 0314 	add.w	r3, r7, #20
 800f172:	3304      	adds	r3, #4
 800f174:	4619      	mov	r1, r3
 800f176:	68b8      	ldr	r0, [r7, #8]
 800f178:	f000 fed4 	bl	800ff24 <xQueueReceiveFromISR>
 800f17c:	4603      	mov	r3, r0
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d102      	bne.n	800f188 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800f182:	2310      	movs	r3, #16
 800f184:	617b      	str	r3, [r7, #20]
 800f186:	e001      	b.n	800f18c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800f188:	2300      	movs	r3, #0
 800f18a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f18c:	6a3b      	ldr	r3, [r7, #32]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d01d      	beq.n	800f1ce <osMessageGet+0xca>
 800f192:	4b15      	ldr	r3, [pc, #84]	@ (800f1e8 <osMessageGet+0xe4>)
 800f194:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f198:	601a      	str	r2, [r3, #0]
 800f19a:	f3bf 8f4f 	dsb	sy
 800f19e:	f3bf 8f6f 	isb	sy
 800f1a2:	e014      	b.n	800f1ce <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800f1a4:	f107 0314 	add.w	r3, r7, #20
 800f1a8:	3304      	adds	r3, #4
 800f1aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1ac:	4619      	mov	r1, r3
 800f1ae:	68b8      	ldr	r0, [r7, #8]
 800f1b0:	f000 fcb8 	bl	800fb24 <xQueueReceive>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	2b01      	cmp	r3, #1
 800f1b8:	d102      	bne.n	800f1c0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800f1ba:	2310      	movs	r3, #16
 800f1bc:	617b      	str	r3, [r7, #20]
 800f1be:	e006      	b.n	800f1ce <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d101      	bne.n	800f1ca <osMessageGet+0xc6>
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	e000      	b.n	800f1cc <osMessageGet+0xc8>
 800f1ca:	2340      	movs	r3, #64	@ 0x40
 800f1cc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	461c      	mov	r4, r3
 800f1d2:	f107 0314 	add.w	r3, r7, #20
 800f1d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f1da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f1de:	68f8      	ldr	r0, [r7, #12]
 800f1e0:	372c      	adds	r7, #44	@ 0x2c
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd90      	pop	{r4, r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	e000ed04 	.word	0xe000ed04

0800f1ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b083      	sub	sp, #12
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f103 0208 	add.w	r2, r3, #8
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f04f 32ff 	mov.w	r2, #4294967295
 800f204:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f103 0208 	add.w	r2, r3, #8
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f103 0208 	add.w	r2, r3, #8
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	2200      	movs	r2, #0
 800f21e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f220:	bf00      	nop
 800f222:	370c      	adds	r7, #12
 800f224:	46bd      	mov	sp, r7
 800f226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f22a:	4770      	bx	lr

0800f22c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f22c:	b480      	push	{r7}
 800f22e:	b083      	sub	sp, #12
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	2200      	movs	r2, #0
 800f238:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f23a:	bf00      	nop
 800f23c:	370c      	adds	r7, #12
 800f23e:	46bd      	mov	sp, r7
 800f240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f244:	4770      	bx	lr

0800f246 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f246:	b480      	push	{r7}
 800f248:	b085      	sub	sp, #20
 800f24a:	af00      	add	r7, sp, #0
 800f24c:	6078      	str	r0, [r7, #4]
 800f24e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	685b      	ldr	r3, [r3, #4]
 800f254:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	68fa      	ldr	r2, [r7, #12]
 800f25a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	689a      	ldr	r2, [r3, #8]
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	689b      	ldr	r3, [r3, #8]
 800f268:	683a      	ldr	r2, [r7, #0]
 800f26a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	683a      	ldr	r2, [r7, #0]
 800f270:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	687a      	ldr	r2, [r7, #4]
 800f276:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	1c5a      	adds	r2, r3, #1
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	601a      	str	r2, [r3, #0]
}
 800f282:	bf00      	nop
 800f284:	3714      	adds	r7, #20
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr

0800f28e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f28e:	b480      	push	{r7}
 800f290:	b085      	sub	sp, #20
 800f292:	af00      	add	r7, sp, #0
 800f294:	6078      	str	r0, [r7, #4]
 800f296:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f29e:	68bb      	ldr	r3, [r7, #8]
 800f2a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2a4:	d103      	bne.n	800f2ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	691b      	ldr	r3, [r3, #16]
 800f2aa:	60fb      	str	r3, [r7, #12]
 800f2ac:	e00c      	b.n	800f2c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	3308      	adds	r3, #8
 800f2b2:	60fb      	str	r3, [r7, #12]
 800f2b4:	e002      	b.n	800f2bc <vListInsert+0x2e>
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	685b      	ldr	r3, [r3, #4]
 800f2ba:	60fb      	str	r3, [r7, #12]
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	685b      	ldr	r3, [r3, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	68ba      	ldr	r2, [r7, #8]
 800f2c4:	429a      	cmp	r2, r3
 800f2c6:	d2f6      	bcs.n	800f2b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	685a      	ldr	r2, [r3, #4]
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	685b      	ldr	r3, [r3, #4]
 800f2d4:	683a      	ldr	r2, [r7, #0]
 800f2d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	68fa      	ldr	r2, [r7, #12]
 800f2dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	683a      	ldr	r2, [r7, #0]
 800f2e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	687a      	ldr	r2, [r7, #4]
 800f2e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	1c5a      	adds	r2, r3, #1
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	601a      	str	r2, [r3, #0]
}
 800f2f4:	bf00      	nop
 800f2f6:	3714      	adds	r7, #20
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fe:	4770      	bx	lr

0800f300 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f300:	b480      	push	{r7}
 800f302:	b085      	sub	sp, #20
 800f304:	af00      	add	r7, sp, #0
 800f306:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	691b      	ldr	r3, [r3, #16]
 800f30c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	687a      	ldr	r2, [r7, #4]
 800f314:	6892      	ldr	r2, [r2, #8]
 800f316:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	689b      	ldr	r3, [r3, #8]
 800f31c:	687a      	ldr	r2, [r7, #4]
 800f31e:	6852      	ldr	r2, [r2, #4]
 800f320:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	685b      	ldr	r3, [r3, #4]
 800f326:	687a      	ldr	r2, [r7, #4]
 800f328:	429a      	cmp	r2, r3
 800f32a:	d103      	bne.n	800f334 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	689a      	ldr	r2, [r3, #8]
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	2200      	movs	r2, #0
 800f338:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	1e5a      	subs	r2, r3, #1
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	681b      	ldr	r3, [r3, #0]
}
 800f348:	4618      	mov	r0, r3
 800f34a:	3714      	adds	r7, #20
 800f34c:	46bd      	mov	sp, r7
 800f34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f352:	4770      	bx	lr

0800f354 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b084      	sub	sp, #16
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
 800f35c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d10d      	bne.n	800f384 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f36c:	b672      	cpsid	i
 800f36e:	f383 8811 	msr	BASEPRI, r3
 800f372:	f3bf 8f6f 	isb	sy
 800f376:	f3bf 8f4f 	dsb	sy
 800f37a:	b662      	cpsie	i
 800f37c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f37e:	bf00      	nop
 800f380:	bf00      	nop
 800f382:	e7fd      	b.n	800f380 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800f384:	f002 f94a 	bl	801161c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	681a      	ldr	r2, [r3, #0]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f390:	68f9      	ldr	r1, [r7, #12]
 800f392:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f394:	fb01 f303 	mul.w	r3, r1, r3
 800f398:	441a      	add	r2, r3
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	681a      	ldr	r2, [r3, #0]
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	681a      	ldr	r2, [r3, #0]
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f3b4:	3b01      	subs	r3, #1
 800f3b6:	68f9      	ldr	r1, [r7, #12]
 800f3b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f3ba:	fb01 f303 	mul.w	r3, r1, r3
 800f3be:	441a      	add	r2, r3
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	22ff      	movs	r2, #255	@ 0xff
 800f3c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	22ff      	movs	r2, #255	@ 0xff
 800f3d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d114      	bne.n	800f404 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	691b      	ldr	r3, [r3, #16]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d01a      	beq.n	800f418 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	3310      	adds	r3, #16
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f001 fbf2 	bl	8010bd0 <xTaskRemoveFromEventList>
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d012      	beq.n	800f418 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f3f2:	4b0d      	ldr	r3, [pc, #52]	@ (800f428 <xQueueGenericReset+0xd4>)
 800f3f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3f8:	601a      	str	r2, [r3, #0]
 800f3fa:	f3bf 8f4f 	dsb	sy
 800f3fe:	f3bf 8f6f 	isb	sy
 800f402:	e009      	b.n	800f418 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	3310      	adds	r3, #16
 800f408:	4618      	mov	r0, r3
 800f40a:	f7ff feef 	bl	800f1ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	3324      	adds	r3, #36	@ 0x24
 800f412:	4618      	mov	r0, r3
 800f414:	f7ff feea 	bl	800f1ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f418:	f002 f936 	bl	8011688 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f41c:	2301      	movs	r3, #1
}
 800f41e:	4618      	mov	r0, r3
 800f420:	3710      	adds	r7, #16
 800f422:	46bd      	mov	sp, r7
 800f424:	bd80      	pop	{r7, pc}
 800f426:	bf00      	nop
 800f428:	e000ed04 	.word	0xe000ed04

0800f42c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b08e      	sub	sp, #56	@ 0x38
 800f430:	af02      	add	r7, sp, #8
 800f432:	60f8      	str	r0, [r7, #12]
 800f434:	60b9      	str	r1, [r7, #8]
 800f436:	607a      	str	r2, [r7, #4]
 800f438:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d10d      	bne.n	800f45c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800f440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f444:	b672      	cpsid	i
 800f446:	f383 8811 	msr	BASEPRI, r3
 800f44a:	f3bf 8f6f 	isb	sy
 800f44e:	f3bf 8f4f 	dsb	sy
 800f452:	b662      	cpsie	i
 800f454:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f456:	bf00      	nop
 800f458:	bf00      	nop
 800f45a:	e7fd      	b.n	800f458 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d10d      	bne.n	800f47e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800f462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f466:	b672      	cpsid	i
 800f468:	f383 8811 	msr	BASEPRI, r3
 800f46c:	f3bf 8f6f 	isb	sy
 800f470:	f3bf 8f4f 	dsb	sy
 800f474:	b662      	cpsie	i
 800f476:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f478:	bf00      	nop
 800f47a:	bf00      	nop
 800f47c:	e7fd      	b.n	800f47a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d002      	beq.n	800f48a <xQueueGenericCreateStatic+0x5e>
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d001      	beq.n	800f48e <xQueueGenericCreateStatic+0x62>
 800f48a:	2301      	movs	r3, #1
 800f48c:	e000      	b.n	800f490 <xQueueGenericCreateStatic+0x64>
 800f48e:	2300      	movs	r3, #0
 800f490:	2b00      	cmp	r3, #0
 800f492:	d10d      	bne.n	800f4b0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800f494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f498:	b672      	cpsid	i
 800f49a:	f383 8811 	msr	BASEPRI, r3
 800f49e:	f3bf 8f6f 	isb	sy
 800f4a2:	f3bf 8f4f 	dsb	sy
 800f4a6:	b662      	cpsie	i
 800f4a8:	623b      	str	r3, [r7, #32]
}
 800f4aa:	bf00      	nop
 800f4ac:	bf00      	nop
 800f4ae:	e7fd      	b.n	800f4ac <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d102      	bne.n	800f4bc <xQueueGenericCreateStatic+0x90>
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d101      	bne.n	800f4c0 <xQueueGenericCreateStatic+0x94>
 800f4bc:	2301      	movs	r3, #1
 800f4be:	e000      	b.n	800f4c2 <xQueueGenericCreateStatic+0x96>
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d10d      	bne.n	800f4e2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800f4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4ca:	b672      	cpsid	i
 800f4cc:	f383 8811 	msr	BASEPRI, r3
 800f4d0:	f3bf 8f6f 	isb	sy
 800f4d4:	f3bf 8f4f 	dsb	sy
 800f4d8:	b662      	cpsie	i
 800f4da:	61fb      	str	r3, [r7, #28]
}
 800f4dc:	bf00      	nop
 800f4de:	bf00      	nop
 800f4e0:	e7fd      	b.n	800f4de <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f4e2:	2348      	movs	r3, #72	@ 0x48
 800f4e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f4e6:	697b      	ldr	r3, [r7, #20]
 800f4e8:	2b48      	cmp	r3, #72	@ 0x48
 800f4ea:	d00d      	beq.n	800f508 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800f4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4f0:	b672      	cpsid	i
 800f4f2:	f383 8811 	msr	BASEPRI, r3
 800f4f6:	f3bf 8f6f 	isb	sy
 800f4fa:	f3bf 8f4f 	dsb	sy
 800f4fe:	b662      	cpsie	i
 800f500:	61bb      	str	r3, [r7, #24]
}
 800f502:	bf00      	nop
 800f504:	bf00      	nop
 800f506:	e7fd      	b.n	800f504 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f508:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f50e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f510:	2b00      	cmp	r3, #0
 800f512:	d00d      	beq.n	800f530 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f516:	2201      	movs	r2, #1
 800f518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f51c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f522:	9300      	str	r3, [sp, #0]
 800f524:	4613      	mov	r3, r2
 800f526:	687a      	ldr	r2, [r7, #4]
 800f528:	68b9      	ldr	r1, [r7, #8]
 800f52a:	68f8      	ldr	r0, [r7, #12]
 800f52c:	f000 f848 	bl	800f5c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f532:	4618      	mov	r0, r3
 800f534:	3730      	adds	r7, #48	@ 0x30
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}

0800f53a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f53a:	b580      	push	{r7, lr}
 800f53c:	b08a      	sub	sp, #40	@ 0x28
 800f53e:	af02      	add	r7, sp, #8
 800f540:	60f8      	str	r0, [r7, #12]
 800f542:	60b9      	str	r1, [r7, #8]
 800f544:	4613      	mov	r3, r2
 800f546:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d10d      	bne.n	800f56a <xQueueGenericCreate+0x30>
	__asm volatile
 800f54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f552:	b672      	cpsid	i
 800f554:	f383 8811 	msr	BASEPRI, r3
 800f558:	f3bf 8f6f 	isb	sy
 800f55c:	f3bf 8f4f 	dsb	sy
 800f560:	b662      	cpsie	i
 800f562:	613b      	str	r3, [r7, #16]
}
 800f564:	bf00      	nop
 800f566:	bf00      	nop
 800f568:	e7fd      	b.n	800f566 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f56a:	68bb      	ldr	r3, [r7, #8]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d102      	bne.n	800f576 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f570:	2300      	movs	r3, #0
 800f572:	61fb      	str	r3, [r7, #28]
 800f574:	e004      	b.n	800f580 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	68ba      	ldr	r2, [r7, #8]
 800f57a:	fb02 f303 	mul.w	r3, r2, r3
 800f57e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f580:	69fb      	ldr	r3, [r7, #28]
 800f582:	3348      	adds	r3, #72	@ 0x48
 800f584:	4618      	mov	r0, r3
 800f586:	f002 f977 	bl	8011878 <pvPortMalloc>
 800f58a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f58c:	69bb      	ldr	r3, [r7, #24]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d011      	beq.n	800f5b6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f596:	697b      	ldr	r3, [r7, #20]
 800f598:	3348      	adds	r3, #72	@ 0x48
 800f59a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f59c:	69bb      	ldr	r3, [r7, #24]
 800f59e:	2200      	movs	r2, #0
 800f5a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f5a4:	79fa      	ldrb	r2, [r7, #7]
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	9300      	str	r3, [sp, #0]
 800f5aa:	4613      	mov	r3, r2
 800f5ac:	697a      	ldr	r2, [r7, #20]
 800f5ae:	68b9      	ldr	r1, [r7, #8]
 800f5b0:	68f8      	ldr	r0, [r7, #12]
 800f5b2:	f000 f805 	bl	800f5c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f5b6:	69bb      	ldr	r3, [r7, #24]
	}
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	3720      	adds	r7, #32
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	bd80      	pop	{r7, pc}

0800f5c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b084      	sub	sp, #16
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	60f8      	str	r0, [r7, #12]
 800f5c8:	60b9      	str	r1, [r7, #8]
 800f5ca:	607a      	str	r2, [r7, #4]
 800f5cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f5ce:	68bb      	ldr	r3, [r7, #8]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d103      	bne.n	800f5dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f5d4:	69bb      	ldr	r3, [r7, #24]
 800f5d6:	69ba      	ldr	r2, [r7, #24]
 800f5d8:	601a      	str	r2, [r3, #0]
 800f5da:	e002      	b.n	800f5e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f5dc:	69bb      	ldr	r3, [r7, #24]
 800f5de:	687a      	ldr	r2, [r7, #4]
 800f5e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f5e2:	69bb      	ldr	r3, [r7, #24]
 800f5e4:	68fa      	ldr	r2, [r7, #12]
 800f5e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f5e8:	69bb      	ldr	r3, [r7, #24]
 800f5ea:	68ba      	ldr	r2, [r7, #8]
 800f5ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f5ee:	2101      	movs	r1, #1
 800f5f0:	69b8      	ldr	r0, [r7, #24]
 800f5f2:	f7ff feaf 	bl	800f354 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f5f6:	bf00      	nop
 800f5f8:	3710      	adds	r7, #16
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	bd80      	pop	{r7, pc}

0800f5fe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f5fe:	b580      	push	{r7, lr}
 800f600:	b082      	sub	sp, #8
 800f602:	af00      	add	r7, sp, #0
 800f604:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00e      	beq.n	800f62a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2200      	movs	r2, #0
 800f610:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2200      	movs	r2, #0
 800f616:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	2200      	movs	r2, #0
 800f61c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f61e:	2300      	movs	r3, #0
 800f620:	2200      	movs	r2, #0
 800f622:	2100      	movs	r1, #0
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f000 f837 	bl	800f698 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f62a:	bf00      	nop
 800f62c:	3708      	adds	r7, #8
 800f62e:	46bd      	mov	sp, r7
 800f630:	bd80      	pop	{r7, pc}

0800f632 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f632:	b580      	push	{r7, lr}
 800f634:	b086      	sub	sp, #24
 800f636:	af00      	add	r7, sp, #0
 800f638:	4603      	mov	r3, r0
 800f63a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f63c:	2301      	movs	r3, #1
 800f63e:	617b      	str	r3, [r7, #20]
 800f640:	2300      	movs	r3, #0
 800f642:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f644:	79fb      	ldrb	r3, [r7, #7]
 800f646:	461a      	mov	r2, r3
 800f648:	6939      	ldr	r1, [r7, #16]
 800f64a:	6978      	ldr	r0, [r7, #20]
 800f64c:	f7ff ff75 	bl	800f53a <xQueueGenericCreate>
 800f650:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f652:	68f8      	ldr	r0, [r7, #12]
 800f654:	f7ff ffd3 	bl	800f5fe <prvInitialiseMutex>

		return xNewQueue;
 800f658:	68fb      	ldr	r3, [r7, #12]
	}
 800f65a:	4618      	mov	r0, r3
 800f65c:	3718      	adds	r7, #24
 800f65e:	46bd      	mov	sp, r7
 800f660:	bd80      	pop	{r7, pc}

0800f662 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f662:	b580      	push	{r7, lr}
 800f664:	b088      	sub	sp, #32
 800f666:	af02      	add	r7, sp, #8
 800f668:	4603      	mov	r3, r0
 800f66a:	6039      	str	r1, [r7, #0]
 800f66c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f66e:	2301      	movs	r3, #1
 800f670:	617b      	str	r3, [r7, #20]
 800f672:	2300      	movs	r3, #0
 800f674:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f676:	79fb      	ldrb	r3, [r7, #7]
 800f678:	9300      	str	r3, [sp, #0]
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	2200      	movs	r2, #0
 800f67e:	6939      	ldr	r1, [r7, #16]
 800f680:	6978      	ldr	r0, [r7, #20]
 800f682:	f7ff fed3 	bl	800f42c <xQueueGenericCreateStatic>
 800f686:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f688:	68f8      	ldr	r0, [r7, #12]
 800f68a:	f7ff ffb8 	bl	800f5fe <prvInitialiseMutex>

		return xNewQueue;
 800f68e:	68fb      	ldr	r3, [r7, #12]
	}
 800f690:	4618      	mov	r0, r3
 800f692:	3718      	adds	r7, #24
 800f694:	46bd      	mov	sp, r7
 800f696:	bd80      	pop	{r7, pc}

0800f698 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b08e      	sub	sp, #56	@ 0x38
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	60f8      	str	r0, [r7, #12]
 800f6a0:	60b9      	str	r1, [r7, #8]
 800f6a2:	607a      	str	r2, [r7, #4]
 800f6a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f6ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d10d      	bne.n	800f6d0 <xQueueGenericSend+0x38>
	__asm volatile
 800f6b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6b8:	b672      	cpsid	i
 800f6ba:	f383 8811 	msr	BASEPRI, r3
 800f6be:	f3bf 8f6f 	isb	sy
 800f6c2:	f3bf 8f4f 	dsb	sy
 800f6c6:	b662      	cpsie	i
 800f6c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f6ca:	bf00      	nop
 800f6cc:	bf00      	nop
 800f6ce:	e7fd      	b.n	800f6cc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f6d0:	68bb      	ldr	r3, [r7, #8]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d103      	bne.n	800f6de <xQueueGenericSend+0x46>
 800f6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d101      	bne.n	800f6e2 <xQueueGenericSend+0x4a>
 800f6de:	2301      	movs	r3, #1
 800f6e0:	e000      	b.n	800f6e4 <xQueueGenericSend+0x4c>
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d10d      	bne.n	800f704 <xQueueGenericSend+0x6c>
	__asm volatile
 800f6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ec:	b672      	cpsid	i
 800f6ee:	f383 8811 	msr	BASEPRI, r3
 800f6f2:	f3bf 8f6f 	isb	sy
 800f6f6:	f3bf 8f4f 	dsb	sy
 800f6fa:	b662      	cpsie	i
 800f6fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f6fe:	bf00      	nop
 800f700:	bf00      	nop
 800f702:	e7fd      	b.n	800f700 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f704:	683b      	ldr	r3, [r7, #0]
 800f706:	2b02      	cmp	r3, #2
 800f708:	d103      	bne.n	800f712 <xQueueGenericSend+0x7a>
 800f70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f70c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f70e:	2b01      	cmp	r3, #1
 800f710:	d101      	bne.n	800f716 <xQueueGenericSend+0x7e>
 800f712:	2301      	movs	r3, #1
 800f714:	e000      	b.n	800f718 <xQueueGenericSend+0x80>
 800f716:	2300      	movs	r3, #0
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d10d      	bne.n	800f738 <xQueueGenericSend+0xa0>
	__asm volatile
 800f71c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f720:	b672      	cpsid	i
 800f722:	f383 8811 	msr	BASEPRI, r3
 800f726:	f3bf 8f6f 	isb	sy
 800f72a:	f3bf 8f4f 	dsb	sy
 800f72e:	b662      	cpsie	i
 800f730:	623b      	str	r3, [r7, #32]
}
 800f732:	bf00      	nop
 800f734:	bf00      	nop
 800f736:	e7fd      	b.n	800f734 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f738:	f001 fc1a 	bl	8010f70 <xTaskGetSchedulerState>
 800f73c:	4603      	mov	r3, r0
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d102      	bne.n	800f748 <xQueueGenericSend+0xb0>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d101      	bne.n	800f74c <xQueueGenericSend+0xb4>
 800f748:	2301      	movs	r3, #1
 800f74a:	e000      	b.n	800f74e <xQueueGenericSend+0xb6>
 800f74c:	2300      	movs	r3, #0
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d10d      	bne.n	800f76e <xQueueGenericSend+0xd6>
	__asm volatile
 800f752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f756:	b672      	cpsid	i
 800f758:	f383 8811 	msr	BASEPRI, r3
 800f75c:	f3bf 8f6f 	isb	sy
 800f760:	f3bf 8f4f 	dsb	sy
 800f764:	b662      	cpsie	i
 800f766:	61fb      	str	r3, [r7, #28]
}
 800f768:	bf00      	nop
 800f76a:	bf00      	nop
 800f76c:	e7fd      	b.n	800f76a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f76e:	f001 ff55 	bl	801161c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f774:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f77a:	429a      	cmp	r2, r3
 800f77c:	d302      	bcc.n	800f784 <xQueueGenericSend+0xec>
 800f77e:	683b      	ldr	r3, [r7, #0]
 800f780:	2b02      	cmp	r3, #2
 800f782:	d129      	bne.n	800f7d8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f784:	683a      	ldr	r2, [r7, #0]
 800f786:	68b9      	ldr	r1, [r7, #8]
 800f788:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f78a:	f000 fc6b 	bl	8010064 <prvCopyDataToQueue>
 800f78e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f794:	2b00      	cmp	r3, #0
 800f796:	d010      	beq.n	800f7ba <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f79a:	3324      	adds	r3, #36	@ 0x24
 800f79c:	4618      	mov	r0, r3
 800f79e:	f001 fa17 	bl	8010bd0 <xTaskRemoveFromEventList>
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d013      	beq.n	800f7d0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f7a8:	4b3f      	ldr	r3, [pc, #252]	@ (800f8a8 <xQueueGenericSend+0x210>)
 800f7aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f7ae:	601a      	str	r2, [r3, #0]
 800f7b0:	f3bf 8f4f 	dsb	sy
 800f7b4:	f3bf 8f6f 	isb	sy
 800f7b8:	e00a      	b.n	800f7d0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d007      	beq.n	800f7d0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f7c0:	4b39      	ldr	r3, [pc, #228]	@ (800f8a8 <xQueueGenericSend+0x210>)
 800f7c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f7c6:	601a      	str	r2, [r3, #0]
 800f7c8:	f3bf 8f4f 	dsb	sy
 800f7cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f7d0:	f001 ff5a 	bl	8011688 <vPortExitCritical>
				return pdPASS;
 800f7d4:	2301      	movs	r3, #1
 800f7d6:	e063      	b.n	800f8a0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d103      	bne.n	800f7e6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f7de:	f001 ff53 	bl	8011688 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	e05c      	b.n	800f8a0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f7e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d106      	bne.n	800f7fa <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f7ec:	f107 0314 	add.w	r3, r7, #20
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f001 fa53 	bl	8010c9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f7f6:	2301      	movs	r3, #1
 800f7f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f7fa:	f001 ff45 	bl	8011688 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f7fe:	f000 ffa9 	bl	8010754 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f802:	f001 ff0b 	bl	801161c <vPortEnterCritical>
 800f806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f808:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f80c:	b25b      	sxtb	r3, r3
 800f80e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f812:	d103      	bne.n	800f81c <xQueueGenericSend+0x184>
 800f814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f816:	2200      	movs	r2, #0
 800f818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f81e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f822:	b25b      	sxtb	r3, r3
 800f824:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f828:	d103      	bne.n	800f832 <xQueueGenericSend+0x19a>
 800f82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f82c:	2200      	movs	r2, #0
 800f82e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f832:	f001 ff29 	bl	8011688 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f836:	1d3a      	adds	r2, r7, #4
 800f838:	f107 0314 	add.w	r3, r7, #20
 800f83c:	4611      	mov	r1, r2
 800f83e:	4618      	mov	r0, r3
 800f840:	f001 fa42 	bl	8010cc8 <xTaskCheckForTimeOut>
 800f844:	4603      	mov	r3, r0
 800f846:	2b00      	cmp	r3, #0
 800f848:	d124      	bne.n	800f894 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f84a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f84c:	f000 fd02 	bl	8010254 <prvIsQueueFull>
 800f850:	4603      	mov	r3, r0
 800f852:	2b00      	cmp	r3, #0
 800f854:	d018      	beq.n	800f888 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f858:	3310      	adds	r3, #16
 800f85a:	687a      	ldr	r2, [r7, #4]
 800f85c:	4611      	mov	r1, r2
 800f85e:	4618      	mov	r0, r3
 800f860:	f001 f98e 	bl	8010b80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f866:	f000 fc8d 	bl	8010184 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f86a:	f000 ff81 	bl	8010770 <xTaskResumeAll>
 800f86e:	4603      	mov	r3, r0
 800f870:	2b00      	cmp	r3, #0
 800f872:	f47f af7c 	bne.w	800f76e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800f876:	4b0c      	ldr	r3, [pc, #48]	@ (800f8a8 <xQueueGenericSend+0x210>)
 800f878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f87c:	601a      	str	r2, [r3, #0]
 800f87e:	f3bf 8f4f 	dsb	sy
 800f882:	f3bf 8f6f 	isb	sy
 800f886:	e772      	b.n	800f76e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f88a:	f000 fc7b 	bl	8010184 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f88e:	f000 ff6f 	bl	8010770 <xTaskResumeAll>
 800f892:	e76c      	b.n	800f76e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f894:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f896:	f000 fc75 	bl	8010184 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f89a:	f000 ff69 	bl	8010770 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f89e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3738      	adds	r7, #56	@ 0x38
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd80      	pop	{r7, pc}
 800f8a8:	e000ed04 	.word	0xe000ed04

0800f8ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b08e      	sub	sp, #56	@ 0x38
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	60f8      	str	r0, [r7, #12]
 800f8b4:	60b9      	str	r1, [r7, #8]
 800f8b6:	607a      	str	r2, [r7, #4]
 800f8b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d10d      	bne.n	800f8e0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800f8c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8c8:	b672      	cpsid	i
 800f8ca:	f383 8811 	msr	BASEPRI, r3
 800f8ce:	f3bf 8f6f 	isb	sy
 800f8d2:	f3bf 8f4f 	dsb	sy
 800f8d6:	b662      	cpsie	i
 800f8d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f8da:	bf00      	nop
 800f8dc:	bf00      	nop
 800f8de:	e7fd      	b.n	800f8dc <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8e0:	68bb      	ldr	r3, [r7, #8]
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d103      	bne.n	800f8ee <xQueueGenericSendFromISR+0x42>
 800f8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d101      	bne.n	800f8f2 <xQueueGenericSendFromISR+0x46>
 800f8ee:	2301      	movs	r3, #1
 800f8f0:	e000      	b.n	800f8f4 <xQueueGenericSendFromISR+0x48>
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d10d      	bne.n	800f914 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800f8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8fc:	b672      	cpsid	i
 800f8fe:	f383 8811 	msr	BASEPRI, r3
 800f902:	f3bf 8f6f 	isb	sy
 800f906:	f3bf 8f4f 	dsb	sy
 800f90a:	b662      	cpsie	i
 800f90c:	623b      	str	r3, [r7, #32]
}
 800f90e:	bf00      	nop
 800f910:	bf00      	nop
 800f912:	e7fd      	b.n	800f910 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	2b02      	cmp	r3, #2
 800f918:	d103      	bne.n	800f922 <xQueueGenericSendFromISR+0x76>
 800f91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f91c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f91e:	2b01      	cmp	r3, #1
 800f920:	d101      	bne.n	800f926 <xQueueGenericSendFromISR+0x7a>
 800f922:	2301      	movs	r3, #1
 800f924:	e000      	b.n	800f928 <xQueueGenericSendFromISR+0x7c>
 800f926:	2300      	movs	r3, #0
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d10d      	bne.n	800f948 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800f92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f930:	b672      	cpsid	i
 800f932:	f383 8811 	msr	BASEPRI, r3
 800f936:	f3bf 8f6f 	isb	sy
 800f93a:	f3bf 8f4f 	dsb	sy
 800f93e:	b662      	cpsie	i
 800f940:	61fb      	str	r3, [r7, #28]
}
 800f942:	bf00      	nop
 800f944:	bf00      	nop
 800f946:	e7fd      	b.n	800f944 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f948:	f001 ff50 	bl	80117ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f94c:	f3ef 8211 	mrs	r2, BASEPRI
 800f950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f954:	b672      	cpsid	i
 800f956:	f383 8811 	msr	BASEPRI, r3
 800f95a:	f3bf 8f6f 	isb	sy
 800f95e:	f3bf 8f4f 	dsb	sy
 800f962:	b662      	cpsie	i
 800f964:	61ba      	str	r2, [r7, #24]
 800f966:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f968:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f96a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f96e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f974:	429a      	cmp	r2, r3
 800f976:	d302      	bcc.n	800f97e <xQueueGenericSendFromISR+0xd2>
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	2b02      	cmp	r3, #2
 800f97c:	d12c      	bne.n	800f9d8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f980:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f984:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f988:	683a      	ldr	r2, [r7, #0]
 800f98a:	68b9      	ldr	r1, [r7, #8]
 800f98c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f98e:	f000 fb69 	bl	8010064 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f992:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800f996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f99a:	d112      	bne.n	800f9c2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f99c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f99e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d016      	beq.n	800f9d2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9a6:	3324      	adds	r3, #36	@ 0x24
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f001 f911 	bl	8010bd0 <xTaskRemoveFromEventList>
 800f9ae:	4603      	mov	r3, r0
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d00e      	beq.n	800f9d2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d00b      	beq.n	800f9d2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	2201      	movs	r2, #1
 800f9be:	601a      	str	r2, [r3, #0]
 800f9c0:	e007      	b.n	800f9d2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f9c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f9c6:	3301      	adds	r3, #1
 800f9c8:	b2db      	uxtb	r3, r3
 800f9ca:	b25a      	sxtb	r2, r3
 800f9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800f9d6:	e001      	b.n	800f9dc <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f9d8:	2300      	movs	r3, #0
 800f9da:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9de:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f9e0:	693b      	ldr	r3, [r7, #16]
 800f9e2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f9e6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f9e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	3738      	adds	r7, #56	@ 0x38
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}

0800f9f2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f9f2:	b580      	push	{r7, lr}
 800f9f4:	b08e      	sub	sp, #56	@ 0x38
 800f9f6:	af00      	add	r7, sp, #0
 800f9f8:	6078      	str	r0, [r7, #4]
 800f9fa:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fa00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d10d      	bne.n	800fa22 <xQueueGiveFromISR+0x30>
	__asm volatile
 800fa06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa0a:	b672      	cpsid	i
 800fa0c:	f383 8811 	msr	BASEPRI, r3
 800fa10:	f3bf 8f6f 	isb	sy
 800fa14:	f3bf 8f4f 	dsb	sy
 800fa18:	b662      	cpsie	i
 800fa1a:	623b      	str	r3, [r7, #32]
}
 800fa1c:	bf00      	nop
 800fa1e:	bf00      	nop
 800fa20:	e7fd      	b.n	800fa1e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fa22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d00d      	beq.n	800fa46 <xQueueGiveFromISR+0x54>
	__asm volatile
 800fa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa2e:	b672      	cpsid	i
 800fa30:	f383 8811 	msr	BASEPRI, r3
 800fa34:	f3bf 8f6f 	isb	sy
 800fa38:	f3bf 8f4f 	dsb	sy
 800fa3c:	b662      	cpsie	i
 800fa3e:	61fb      	str	r3, [r7, #28]
}
 800fa40:	bf00      	nop
 800fa42:	bf00      	nop
 800fa44:	e7fd      	b.n	800fa42 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fa46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d103      	bne.n	800fa56 <xQueueGiveFromISR+0x64>
 800fa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa50:	689b      	ldr	r3, [r3, #8]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d101      	bne.n	800fa5a <xQueueGiveFromISR+0x68>
 800fa56:	2301      	movs	r3, #1
 800fa58:	e000      	b.n	800fa5c <xQueueGiveFromISR+0x6a>
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d10d      	bne.n	800fa7c <xQueueGiveFromISR+0x8a>
	__asm volatile
 800fa60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa64:	b672      	cpsid	i
 800fa66:	f383 8811 	msr	BASEPRI, r3
 800fa6a:	f3bf 8f6f 	isb	sy
 800fa6e:	f3bf 8f4f 	dsb	sy
 800fa72:	b662      	cpsie	i
 800fa74:	61bb      	str	r3, [r7, #24]
}
 800fa76:	bf00      	nop
 800fa78:	bf00      	nop
 800fa7a:	e7fd      	b.n	800fa78 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa7c:	f001 feb6 	bl	80117ec <vPortValidateInterruptPriority>
	__asm volatile
 800fa80:	f3ef 8211 	mrs	r2, BASEPRI
 800fa84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa88:	b672      	cpsid	i
 800fa8a:	f383 8811 	msr	BASEPRI, r3
 800fa8e:	f3bf 8f6f 	isb	sy
 800fa92:	f3bf 8f4f 	dsb	sy
 800fa96:	b662      	cpsie	i
 800fa98:	617a      	str	r2, [r7, #20]
 800fa9a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fa9c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800faa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800faa4:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800faa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800faaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800faac:	429a      	cmp	r2, r3
 800faae:	d22b      	bcs.n	800fb08 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fab6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800faba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fabc:	1c5a      	adds	r2, r3, #1
 800fabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fac0:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fac2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800faca:	d112      	bne.n	800faf2 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800facc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800face:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d016      	beq.n	800fb02 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fad6:	3324      	adds	r3, #36	@ 0x24
 800fad8:	4618      	mov	r0, r3
 800fada:	f001 f879 	bl	8010bd0 <xTaskRemoveFromEventList>
 800fade:	4603      	mov	r3, r0
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d00e      	beq.n	800fb02 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fae4:	683b      	ldr	r3, [r7, #0]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d00b      	beq.n	800fb02 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	2201      	movs	r2, #1
 800faee:	601a      	str	r2, [r3, #0]
 800faf0:	e007      	b.n	800fb02 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800faf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800faf6:	3301      	adds	r3, #1
 800faf8:	b2db      	uxtb	r3, r3
 800fafa:	b25a      	sxtb	r2, r3
 800fafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fafe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fb02:	2301      	movs	r3, #1
 800fb04:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb06:	e001      	b.n	800fb0c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fb08:	2300      	movs	r3, #0
 800fb0a:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb0e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	f383 8811 	msr	BASEPRI, r3
}
 800fb16:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fb18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	3738      	adds	r7, #56	@ 0x38
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}
	...

0800fb24 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b08c      	sub	sp, #48	@ 0x30
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	60f8      	str	r0, [r7, #12]
 800fb2c:	60b9      	str	r1, [r7, #8]
 800fb2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fb30:	2300      	movs	r3, #0
 800fb32:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d10d      	bne.n	800fb5a <xQueueReceive+0x36>
	__asm volatile
 800fb3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb42:	b672      	cpsid	i
 800fb44:	f383 8811 	msr	BASEPRI, r3
 800fb48:	f3bf 8f6f 	isb	sy
 800fb4c:	f3bf 8f4f 	dsb	sy
 800fb50:	b662      	cpsie	i
 800fb52:	623b      	str	r3, [r7, #32]
}
 800fb54:	bf00      	nop
 800fb56:	bf00      	nop
 800fb58:	e7fd      	b.n	800fb56 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb5a:	68bb      	ldr	r3, [r7, #8]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d103      	bne.n	800fb68 <xQueueReceive+0x44>
 800fb60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d101      	bne.n	800fb6c <xQueueReceive+0x48>
 800fb68:	2301      	movs	r3, #1
 800fb6a:	e000      	b.n	800fb6e <xQueueReceive+0x4a>
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d10d      	bne.n	800fb8e <xQueueReceive+0x6a>
	__asm volatile
 800fb72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb76:	b672      	cpsid	i
 800fb78:	f383 8811 	msr	BASEPRI, r3
 800fb7c:	f3bf 8f6f 	isb	sy
 800fb80:	f3bf 8f4f 	dsb	sy
 800fb84:	b662      	cpsie	i
 800fb86:	61fb      	str	r3, [r7, #28]
}
 800fb88:	bf00      	nop
 800fb8a:	bf00      	nop
 800fb8c:	e7fd      	b.n	800fb8a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb8e:	f001 f9ef 	bl	8010f70 <xTaskGetSchedulerState>
 800fb92:	4603      	mov	r3, r0
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d102      	bne.n	800fb9e <xQueueReceive+0x7a>
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d101      	bne.n	800fba2 <xQueueReceive+0x7e>
 800fb9e:	2301      	movs	r3, #1
 800fba0:	e000      	b.n	800fba4 <xQueueReceive+0x80>
 800fba2:	2300      	movs	r3, #0
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d10d      	bne.n	800fbc4 <xQueueReceive+0xa0>
	__asm volatile
 800fba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbac:	b672      	cpsid	i
 800fbae:	f383 8811 	msr	BASEPRI, r3
 800fbb2:	f3bf 8f6f 	isb	sy
 800fbb6:	f3bf 8f4f 	dsb	sy
 800fbba:	b662      	cpsie	i
 800fbbc:	61bb      	str	r3, [r7, #24]
}
 800fbbe:	bf00      	nop
 800fbc0:	bf00      	nop
 800fbc2:	e7fd      	b.n	800fbc0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fbc4:	f001 fd2a 	bl	801161c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbcc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fbce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d01f      	beq.n	800fc14 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fbd4:	68b9      	ldr	r1, [r7, #8]
 800fbd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fbd8:	f000 faae 	bl	8010138 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbde:	1e5a      	subs	r2, r3, #1
 800fbe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe6:	691b      	ldr	r3, [r3, #16]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d00f      	beq.n	800fc0c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbee:	3310      	adds	r3, #16
 800fbf0:	4618      	mov	r0, r3
 800fbf2:	f000 ffed 	bl	8010bd0 <xTaskRemoveFromEventList>
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d007      	beq.n	800fc0c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fbfc:	4b3c      	ldr	r3, [pc, #240]	@ (800fcf0 <xQueueReceive+0x1cc>)
 800fbfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc02:	601a      	str	r2, [r3, #0]
 800fc04:	f3bf 8f4f 	dsb	sy
 800fc08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fc0c:	f001 fd3c 	bl	8011688 <vPortExitCritical>
				return pdPASS;
 800fc10:	2301      	movs	r3, #1
 800fc12:	e069      	b.n	800fce8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d103      	bne.n	800fc22 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fc1a:	f001 fd35 	bl	8011688 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	e062      	b.n	800fce8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d106      	bne.n	800fc36 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc28:	f107 0310 	add.w	r3, r7, #16
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	f001 f835 	bl	8010c9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc32:	2301      	movs	r3, #1
 800fc34:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc36:	f001 fd27 	bl	8011688 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc3a:	f000 fd8b 	bl	8010754 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc3e:	f001 fced 	bl	801161c <vPortEnterCritical>
 800fc42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fc48:	b25b      	sxtb	r3, r3
 800fc4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc4e:	d103      	bne.n	800fc58 <xQueueReceive+0x134>
 800fc50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc52:	2200      	movs	r2, #0
 800fc54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fc5e:	b25b      	sxtb	r3, r3
 800fc60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc64:	d103      	bne.n	800fc6e <xQueueReceive+0x14a>
 800fc66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc68:	2200      	movs	r2, #0
 800fc6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fc6e:	f001 fd0b 	bl	8011688 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fc72:	1d3a      	adds	r2, r7, #4
 800fc74:	f107 0310 	add.w	r3, r7, #16
 800fc78:	4611      	mov	r1, r2
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f001 f824 	bl	8010cc8 <xTaskCheckForTimeOut>
 800fc80:	4603      	mov	r3, r0
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d123      	bne.n	800fcce <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fc86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc88:	f000 face 	bl	8010228 <prvIsQueueEmpty>
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d017      	beq.n	800fcc2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fc92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc94:	3324      	adds	r3, #36	@ 0x24
 800fc96:	687a      	ldr	r2, [r7, #4]
 800fc98:	4611      	mov	r1, r2
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f000 ff70 	bl	8010b80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fca0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fca2:	f000 fa6f 	bl	8010184 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fca6:	f000 fd63 	bl	8010770 <xTaskResumeAll>
 800fcaa:	4603      	mov	r3, r0
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d189      	bne.n	800fbc4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800fcb0:	4b0f      	ldr	r3, [pc, #60]	@ (800fcf0 <xQueueReceive+0x1cc>)
 800fcb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcb6:	601a      	str	r2, [r3, #0]
 800fcb8:	f3bf 8f4f 	dsb	sy
 800fcbc:	f3bf 8f6f 	isb	sy
 800fcc0:	e780      	b.n	800fbc4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fcc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcc4:	f000 fa5e 	bl	8010184 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fcc8:	f000 fd52 	bl	8010770 <xTaskResumeAll>
 800fccc:	e77a      	b.n	800fbc4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fcce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcd0:	f000 fa58 	bl	8010184 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fcd4:	f000 fd4c 	bl	8010770 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fcd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcda:	f000 faa5 	bl	8010228 <prvIsQueueEmpty>
 800fcde:	4603      	mov	r3, r0
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	f43f af6f 	beq.w	800fbc4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fce6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fce8:	4618      	mov	r0, r3
 800fcea:	3730      	adds	r7, #48	@ 0x30
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}
 800fcf0:	e000ed04 	.word	0xe000ed04

0800fcf4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	b08e      	sub	sp, #56	@ 0x38
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	6078      	str	r0, [r7, #4]
 800fcfc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800fcfe:	2300      	movs	r3, #0
 800fd00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800fd06:	2300      	movs	r3, #0
 800fd08:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fd0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d10d      	bne.n	800fd2c <xQueueSemaphoreTake+0x38>
	__asm volatile
 800fd10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd14:	b672      	cpsid	i
 800fd16:	f383 8811 	msr	BASEPRI, r3
 800fd1a:	f3bf 8f6f 	isb	sy
 800fd1e:	f3bf 8f4f 	dsb	sy
 800fd22:	b662      	cpsie	i
 800fd24:	623b      	str	r3, [r7, #32]
}
 800fd26:	bf00      	nop
 800fd28:	bf00      	nop
 800fd2a:	e7fd      	b.n	800fd28 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fd2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d00d      	beq.n	800fd50 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800fd34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd38:	b672      	cpsid	i
 800fd3a:	f383 8811 	msr	BASEPRI, r3
 800fd3e:	f3bf 8f6f 	isb	sy
 800fd42:	f3bf 8f4f 	dsb	sy
 800fd46:	b662      	cpsie	i
 800fd48:	61fb      	str	r3, [r7, #28]
}
 800fd4a:	bf00      	nop
 800fd4c:	bf00      	nop
 800fd4e:	e7fd      	b.n	800fd4c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fd50:	f001 f90e 	bl	8010f70 <xTaskGetSchedulerState>
 800fd54:	4603      	mov	r3, r0
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d102      	bne.n	800fd60 <xQueueSemaphoreTake+0x6c>
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d101      	bne.n	800fd64 <xQueueSemaphoreTake+0x70>
 800fd60:	2301      	movs	r3, #1
 800fd62:	e000      	b.n	800fd66 <xQueueSemaphoreTake+0x72>
 800fd64:	2300      	movs	r3, #0
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d10d      	bne.n	800fd86 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800fd6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd6e:	b672      	cpsid	i
 800fd70:	f383 8811 	msr	BASEPRI, r3
 800fd74:	f3bf 8f6f 	isb	sy
 800fd78:	f3bf 8f4f 	dsb	sy
 800fd7c:	b662      	cpsie	i
 800fd7e:	61bb      	str	r3, [r7, #24]
}
 800fd80:	bf00      	nop
 800fd82:	bf00      	nop
 800fd84:	e7fd      	b.n	800fd82 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fd86:	f001 fc49 	bl	801161c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fd8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd8e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fd90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d024      	beq.n	800fde0 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fd96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd98:	1e5a      	subs	r2, r3, #1
 800fd9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd9c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fd9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d104      	bne.n	800fdb0 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800fda6:	f001 faad 	bl	8011304 <pvTaskIncrementMutexHeldCount>
 800fdaa:	4602      	mov	r2, r0
 800fdac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdae:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fdb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdb2:	691b      	ldr	r3, [r3, #16]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d00f      	beq.n	800fdd8 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fdb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdba:	3310      	adds	r3, #16
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f000 ff07 	bl	8010bd0 <xTaskRemoveFromEventList>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d007      	beq.n	800fdd8 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fdc8:	4b55      	ldr	r3, [pc, #340]	@ (800ff20 <xQueueSemaphoreTake+0x22c>)
 800fdca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fdce:	601a      	str	r2, [r3, #0]
 800fdd0:	f3bf 8f4f 	dsb	sy
 800fdd4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fdd8:	f001 fc56 	bl	8011688 <vPortExitCritical>
				return pdPASS;
 800fddc:	2301      	movs	r3, #1
 800fdde:	e09a      	b.n	800ff16 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fde0:	683b      	ldr	r3, [r7, #0]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d114      	bne.n	800fe10 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800fde6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d00d      	beq.n	800fe08 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800fdec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdf0:	b672      	cpsid	i
 800fdf2:	f383 8811 	msr	BASEPRI, r3
 800fdf6:	f3bf 8f6f 	isb	sy
 800fdfa:	f3bf 8f4f 	dsb	sy
 800fdfe:	b662      	cpsie	i
 800fe00:	617b      	str	r3, [r7, #20]
}
 800fe02:	bf00      	nop
 800fe04:	bf00      	nop
 800fe06:	e7fd      	b.n	800fe04 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fe08:	f001 fc3e 	bl	8011688 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	e082      	b.n	800ff16 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fe10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d106      	bne.n	800fe24 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fe16:	f107 030c 	add.w	r3, r7, #12
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f000 ff3e 	bl	8010c9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fe20:	2301      	movs	r3, #1
 800fe22:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fe24:	f001 fc30 	bl	8011688 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fe28:	f000 fc94 	bl	8010754 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fe2c:	f001 fbf6 	bl	801161c <vPortEnterCritical>
 800fe30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe32:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fe36:	b25b      	sxtb	r3, r3
 800fe38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe3c:	d103      	bne.n	800fe46 <xQueueSemaphoreTake+0x152>
 800fe3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe40:	2200      	movs	r2, #0
 800fe42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fe46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fe4c:	b25b      	sxtb	r3, r3
 800fe4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe52:	d103      	bne.n	800fe5c <xQueueSemaphoreTake+0x168>
 800fe54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe56:	2200      	movs	r2, #0
 800fe58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fe5c:	f001 fc14 	bl	8011688 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fe60:	463a      	mov	r2, r7
 800fe62:	f107 030c 	add.w	r3, r7, #12
 800fe66:	4611      	mov	r1, r2
 800fe68:	4618      	mov	r0, r3
 800fe6a:	f000 ff2d 	bl	8010cc8 <xTaskCheckForTimeOut>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d132      	bne.n	800feda <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fe74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fe76:	f000 f9d7 	bl	8010228 <prvIsQueueEmpty>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d026      	beq.n	800fece <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fe80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d109      	bne.n	800fe9c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800fe88:	f001 fbc8 	bl	801161c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fe8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe8e:	689b      	ldr	r3, [r3, #8]
 800fe90:	4618      	mov	r0, r3
 800fe92:	f001 f88b 	bl	8010fac <xTaskPriorityInherit>
 800fe96:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800fe98:	f001 fbf6 	bl	8011688 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fe9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe9e:	3324      	adds	r3, #36	@ 0x24
 800fea0:	683a      	ldr	r2, [r7, #0]
 800fea2:	4611      	mov	r1, r2
 800fea4:	4618      	mov	r0, r3
 800fea6:	f000 fe6b 	bl	8010b80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800feaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800feac:	f000 f96a 	bl	8010184 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800feb0:	f000 fc5e 	bl	8010770 <xTaskResumeAll>
 800feb4:	4603      	mov	r3, r0
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	f47f af65 	bne.w	800fd86 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800febc:	4b18      	ldr	r3, [pc, #96]	@ (800ff20 <xQueueSemaphoreTake+0x22c>)
 800febe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fec2:	601a      	str	r2, [r3, #0]
 800fec4:	f3bf 8f4f 	dsb	sy
 800fec8:	f3bf 8f6f 	isb	sy
 800fecc:	e75b      	b.n	800fd86 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800fece:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fed0:	f000 f958 	bl	8010184 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fed4:	f000 fc4c 	bl	8010770 <xTaskResumeAll>
 800fed8:	e755      	b.n	800fd86 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800feda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fedc:	f000 f952 	bl	8010184 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fee0:	f000 fc46 	bl	8010770 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fee4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fee6:	f000 f99f 	bl	8010228 <prvIsQueueEmpty>
 800feea:	4603      	mov	r3, r0
 800feec:	2b00      	cmp	r3, #0
 800feee:	f43f af4a 	beq.w	800fd86 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800fef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d00d      	beq.n	800ff14 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800fef8:	f001 fb90 	bl	801161c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800fefc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fefe:	f000 f899 	bl	8010034 <prvGetDisinheritPriorityAfterTimeout>
 800ff02:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ff04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff06:	689b      	ldr	r3, [r3, #8]
 800ff08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	f001 f95a 	bl	80111c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ff10:	f001 fbba 	bl	8011688 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ff14:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ff16:	4618      	mov	r0, r3
 800ff18:	3738      	adds	r7, #56	@ 0x38
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	bd80      	pop	{r7, pc}
 800ff1e:	bf00      	nop
 800ff20:	e000ed04 	.word	0xe000ed04

0800ff24 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b08e      	sub	sp, #56	@ 0x38
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	60f8      	str	r0, [r7, #12]
 800ff2c:	60b9      	str	r1, [r7, #8]
 800ff2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ff34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d10d      	bne.n	800ff56 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800ff3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff3e:	b672      	cpsid	i
 800ff40:	f383 8811 	msr	BASEPRI, r3
 800ff44:	f3bf 8f6f 	isb	sy
 800ff48:	f3bf 8f4f 	dsb	sy
 800ff4c:	b662      	cpsie	i
 800ff4e:	623b      	str	r3, [r7, #32]
}
 800ff50:	bf00      	nop
 800ff52:	bf00      	nop
 800ff54:	e7fd      	b.n	800ff52 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff56:	68bb      	ldr	r3, [r7, #8]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d103      	bne.n	800ff64 <xQueueReceiveFromISR+0x40>
 800ff5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d101      	bne.n	800ff68 <xQueueReceiveFromISR+0x44>
 800ff64:	2301      	movs	r3, #1
 800ff66:	e000      	b.n	800ff6a <xQueueReceiveFromISR+0x46>
 800ff68:	2300      	movs	r3, #0
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d10d      	bne.n	800ff8a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800ff6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff72:	b672      	cpsid	i
 800ff74:	f383 8811 	msr	BASEPRI, r3
 800ff78:	f3bf 8f6f 	isb	sy
 800ff7c:	f3bf 8f4f 	dsb	sy
 800ff80:	b662      	cpsie	i
 800ff82:	61fb      	str	r3, [r7, #28]
}
 800ff84:	bf00      	nop
 800ff86:	bf00      	nop
 800ff88:	e7fd      	b.n	800ff86 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ff8a:	f001 fc2f 	bl	80117ec <vPortValidateInterruptPriority>
	__asm volatile
 800ff8e:	f3ef 8211 	mrs	r2, BASEPRI
 800ff92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff96:	b672      	cpsid	i
 800ff98:	f383 8811 	msr	BASEPRI, r3
 800ff9c:	f3bf 8f6f 	isb	sy
 800ffa0:	f3bf 8f4f 	dsb	sy
 800ffa4:	b662      	cpsie	i
 800ffa6:	61ba      	str	r2, [r7, #24]
 800ffa8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ffaa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ffac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ffae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffb2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ffb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d02f      	beq.n	801001a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ffba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ffc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ffc4:	68b9      	ldr	r1, [r7, #8]
 800ffc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffc8:	f000 f8b6 	bl	8010138 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ffcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffce:	1e5a      	subs	r2, r3, #1
 800ffd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ffd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ffd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffdc:	d112      	bne.n	8010004 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ffde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffe0:	691b      	ldr	r3, [r3, #16]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d016      	beq.n	8010014 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ffe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffe8:	3310      	adds	r3, #16
 800ffea:	4618      	mov	r0, r3
 800ffec:	f000 fdf0 	bl	8010bd0 <xTaskRemoveFromEventList>
 800fff0:	4603      	mov	r3, r0
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d00e      	beq.n	8010014 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d00b      	beq.n	8010014 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2201      	movs	r2, #1
 8010000:	601a      	str	r2, [r3, #0]
 8010002:	e007      	b.n	8010014 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010008:	3301      	adds	r3, #1
 801000a:	b2db      	uxtb	r3, r3
 801000c:	b25a      	sxtb	r2, r3
 801000e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010014:	2301      	movs	r3, #1
 8010016:	637b      	str	r3, [r7, #52]	@ 0x34
 8010018:	e001      	b.n	801001e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 801001a:	2300      	movs	r3, #0
 801001c:	637b      	str	r3, [r7, #52]	@ 0x34
 801001e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010020:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010022:	693b      	ldr	r3, [r7, #16]
 8010024:	f383 8811 	msr	BASEPRI, r3
}
 8010028:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801002a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801002c:	4618      	mov	r0, r3
 801002e:	3738      	adds	r7, #56	@ 0x38
 8010030:	46bd      	mov	sp, r7
 8010032:	bd80      	pop	{r7, pc}

08010034 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010034:	b480      	push	{r7}
 8010036:	b085      	sub	sp, #20
 8010038:	af00      	add	r7, sp, #0
 801003a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010040:	2b00      	cmp	r3, #0
 8010042:	d006      	beq.n	8010052 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	f1c3 0307 	rsb	r3, r3, #7
 801004e:	60fb      	str	r3, [r7, #12]
 8010050:	e001      	b.n	8010056 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010052:	2300      	movs	r3, #0
 8010054:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010056:	68fb      	ldr	r3, [r7, #12]
	}
 8010058:	4618      	mov	r0, r3
 801005a:	3714      	adds	r7, #20
 801005c:	46bd      	mov	sp, r7
 801005e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010062:	4770      	bx	lr

08010064 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b086      	sub	sp, #24
 8010068:	af00      	add	r7, sp, #0
 801006a:	60f8      	str	r0, [r7, #12]
 801006c:	60b9      	str	r1, [r7, #8]
 801006e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010070:	2300      	movs	r3, #0
 8010072:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010078:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801007e:	2b00      	cmp	r3, #0
 8010080:	d10d      	bne.n	801009e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d14d      	bne.n	8010126 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	689b      	ldr	r3, [r3, #8]
 801008e:	4618      	mov	r0, r3
 8010090:	f001 f80c 	bl	80110ac <xTaskPriorityDisinherit>
 8010094:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	2200      	movs	r2, #0
 801009a:	609a      	str	r2, [r3, #8]
 801009c:	e043      	b.n	8010126 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d119      	bne.n	80100d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	6858      	ldr	r0, [r3, #4]
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100ac:	461a      	mov	r2, r3
 80100ae:	68b9      	ldr	r1, [r7, #8]
 80100b0:	f003 fcbd 	bl	8013a2e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	685a      	ldr	r2, [r3, #4]
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100bc:	441a      	add	r2, r3
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	685a      	ldr	r2, [r3, #4]
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	689b      	ldr	r3, [r3, #8]
 80100ca:	429a      	cmp	r2, r3
 80100cc:	d32b      	bcc.n	8010126 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	681a      	ldr	r2, [r3, #0]
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	605a      	str	r2, [r3, #4]
 80100d6:	e026      	b.n	8010126 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	68d8      	ldr	r0, [r3, #12]
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100e0:	461a      	mov	r2, r3
 80100e2:	68b9      	ldr	r1, [r7, #8]
 80100e4:	f003 fca3 	bl	8013a2e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	68da      	ldr	r2, [r3, #12]
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100f0:	425b      	negs	r3, r3
 80100f2:	441a      	add	r2, r3
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	68da      	ldr	r2, [r3, #12]
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	429a      	cmp	r2, r3
 8010102:	d207      	bcs.n	8010114 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	689a      	ldr	r2, [r3, #8]
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801010c:	425b      	negs	r3, r3
 801010e:	441a      	add	r2, r3
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	2b02      	cmp	r3, #2
 8010118:	d105      	bne.n	8010126 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801011a:	693b      	ldr	r3, [r7, #16]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d002      	beq.n	8010126 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	3b01      	subs	r3, #1
 8010124:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010126:	693b      	ldr	r3, [r7, #16]
 8010128:	1c5a      	adds	r2, r3, #1
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801012e:	697b      	ldr	r3, [r7, #20]
}
 8010130:	4618      	mov	r0, r3
 8010132:	3718      	adds	r7, #24
 8010134:	46bd      	mov	sp, r7
 8010136:	bd80      	pop	{r7, pc}

08010138 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b082      	sub	sp, #8
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
 8010140:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010146:	2b00      	cmp	r3, #0
 8010148:	d018      	beq.n	801017c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	68da      	ldr	r2, [r3, #12]
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010152:	441a      	add	r2, r3
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	68da      	ldr	r2, [r3, #12]
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	689b      	ldr	r3, [r3, #8]
 8010160:	429a      	cmp	r2, r3
 8010162:	d303      	bcc.n	801016c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681a      	ldr	r2, [r3, #0]
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	68d9      	ldr	r1, [r3, #12]
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010174:	461a      	mov	r2, r3
 8010176:	6838      	ldr	r0, [r7, #0]
 8010178:	f003 fc59 	bl	8013a2e <memcpy>
	}
}
 801017c:	bf00      	nop
 801017e:	3708      	adds	r7, #8
 8010180:	46bd      	mov	sp, r7
 8010182:	bd80      	pop	{r7, pc}

08010184 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010184:	b580      	push	{r7, lr}
 8010186:	b084      	sub	sp, #16
 8010188:	af00      	add	r7, sp, #0
 801018a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801018c:	f001 fa46 	bl	801161c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010196:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010198:	e011      	b.n	80101be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d012      	beq.n	80101c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	3324      	adds	r3, #36	@ 0x24
 80101a6:	4618      	mov	r0, r3
 80101a8:	f000 fd12 	bl	8010bd0 <xTaskRemoveFromEventList>
 80101ac:	4603      	mov	r3, r0
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d001      	beq.n	80101b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80101b2:	f000 fdf1 	bl	8010d98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80101b6:	7bfb      	ldrb	r3, [r7, #15]
 80101b8:	3b01      	subs	r3, #1
 80101ba:	b2db      	uxtb	r3, r3
 80101bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80101be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	dce9      	bgt.n	801019a <prvUnlockQueue+0x16>
 80101c6:	e000      	b.n	80101ca <prvUnlockQueue+0x46>
					break;
 80101c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	22ff      	movs	r2, #255	@ 0xff
 80101ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80101d2:	f001 fa59 	bl	8011688 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80101d6:	f001 fa21 	bl	801161c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80101e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80101e2:	e011      	b.n	8010208 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	691b      	ldr	r3, [r3, #16]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d012      	beq.n	8010212 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	3310      	adds	r3, #16
 80101f0:	4618      	mov	r0, r3
 80101f2:	f000 fced 	bl	8010bd0 <xTaskRemoveFromEventList>
 80101f6:	4603      	mov	r3, r0
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d001      	beq.n	8010200 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80101fc:	f000 fdcc 	bl	8010d98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010200:	7bbb      	ldrb	r3, [r7, #14]
 8010202:	3b01      	subs	r3, #1
 8010204:	b2db      	uxtb	r3, r3
 8010206:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010208:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801020c:	2b00      	cmp	r3, #0
 801020e:	dce9      	bgt.n	80101e4 <prvUnlockQueue+0x60>
 8010210:	e000      	b.n	8010214 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010212:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	22ff      	movs	r2, #255	@ 0xff
 8010218:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801021c:	f001 fa34 	bl	8011688 <vPortExitCritical>
}
 8010220:	bf00      	nop
 8010222:	3710      	adds	r7, #16
 8010224:	46bd      	mov	sp, r7
 8010226:	bd80      	pop	{r7, pc}

08010228 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b084      	sub	sp, #16
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010230:	f001 f9f4 	bl	801161c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010238:	2b00      	cmp	r3, #0
 801023a:	d102      	bne.n	8010242 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801023c:	2301      	movs	r3, #1
 801023e:	60fb      	str	r3, [r7, #12]
 8010240:	e001      	b.n	8010246 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010242:	2300      	movs	r3, #0
 8010244:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010246:	f001 fa1f 	bl	8011688 <vPortExitCritical>

	return xReturn;
 801024a:	68fb      	ldr	r3, [r7, #12]
}
 801024c:	4618      	mov	r0, r3
 801024e:	3710      	adds	r7, #16
 8010250:	46bd      	mov	sp, r7
 8010252:	bd80      	pop	{r7, pc}

08010254 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b084      	sub	sp, #16
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801025c:	f001 f9de 	bl	801161c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010268:	429a      	cmp	r2, r3
 801026a:	d102      	bne.n	8010272 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801026c:	2301      	movs	r3, #1
 801026e:	60fb      	str	r3, [r7, #12]
 8010270:	e001      	b.n	8010276 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010272:	2300      	movs	r3, #0
 8010274:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010276:	f001 fa07 	bl	8011688 <vPortExitCritical>

	return xReturn;
 801027a:	68fb      	ldr	r3, [r7, #12]
}
 801027c:	4618      	mov	r0, r3
 801027e:	3710      	adds	r7, #16
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}

08010284 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010284:	b580      	push	{r7, lr}
 8010286:	b08e      	sub	sp, #56	@ 0x38
 8010288:	af04      	add	r7, sp, #16
 801028a:	60f8      	str	r0, [r7, #12]
 801028c:	60b9      	str	r1, [r7, #8]
 801028e:	607a      	str	r2, [r7, #4]
 8010290:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010294:	2b00      	cmp	r3, #0
 8010296:	d10d      	bne.n	80102b4 <xTaskCreateStatic+0x30>
	__asm volatile
 8010298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801029c:	b672      	cpsid	i
 801029e:	f383 8811 	msr	BASEPRI, r3
 80102a2:	f3bf 8f6f 	isb	sy
 80102a6:	f3bf 8f4f 	dsb	sy
 80102aa:	b662      	cpsie	i
 80102ac:	623b      	str	r3, [r7, #32]
}
 80102ae:	bf00      	nop
 80102b0:	bf00      	nop
 80102b2:	e7fd      	b.n	80102b0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80102b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d10d      	bne.n	80102d6 <xTaskCreateStatic+0x52>
	__asm volatile
 80102ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102be:	b672      	cpsid	i
 80102c0:	f383 8811 	msr	BASEPRI, r3
 80102c4:	f3bf 8f6f 	isb	sy
 80102c8:	f3bf 8f4f 	dsb	sy
 80102cc:	b662      	cpsie	i
 80102ce:	61fb      	str	r3, [r7, #28]
}
 80102d0:	bf00      	nop
 80102d2:	bf00      	nop
 80102d4:	e7fd      	b.n	80102d2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80102d6:	23a4      	movs	r3, #164	@ 0xa4
 80102d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80102da:	693b      	ldr	r3, [r7, #16]
 80102dc:	2ba4      	cmp	r3, #164	@ 0xa4
 80102de:	d00d      	beq.n	80102fc <xTaskCreateStatic+0x78>
	__asm volatile
 80102e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102e4:	b672      	cpsid	i
 80102e6:	f383 8811 	msr	BASEPRI, r3
 80102ea:	f3bf 8f6f 	isb	sy
 80102ee:	f3bf 8f4f 	dsb	sy
 80102f2:	b662      	cpsie	i
 80102f4:	61bb      	str	r3, [r7, #24]
}
 80102f6:	bf00      	nop
 80102f8:	bf00      	nop
 80102fa:	e7fd      	b.n	80102f8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80102fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80102fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010300:	2b00      	cmp	r3, #0
 8010302:	d01e      	beq.n	8010342 <xTaskCreateStatic+0xbe>
 8010304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010306:	2b00      	cmp	r3, #0
 8010308:	d01b      	beq.n	8010342 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801030a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801030c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801030e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010310:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010312:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010316:	2202      	movs	r2, #2
 8010318:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801031c:	2300      	movs	r3, #0
 801031e:	9303      	str	r3, [sp, #12]
 8010320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010322:	9302      	str	r3, [sp, #8]
 8010324:	f107 0314 	add.w	r3, r7, #20
 8010328:	9301      	str	r3, [sp, #4]
 801032a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801032c:	9300      	str	r3, [sp, #0]
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	687a      	ldr	r2, [r7, #4]
 8010332:	68b9      	ldr	r1, [r7, #8]
 8010334:	68f8      	ldr	r0, [r7, #12]
 8010336:	f000 f851 	bl	80103dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801033a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801033c:	f000 f8fa 	bl	8010534 <prvAddNewTaskToReadyList>
 8010340:	e001      	b.n	8010346 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8010342:	2300      	movs	r3, #0
 8010344:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010346:	697b      	ldr	r3, [r7, #20]
	}
 8010348:	4618      	mov	r0, r3
 801034a:	3728      	adds	r7, #40	@ 0x28
 801034c:	46bd      	mov	sp, r7
 801034e:	bd80      	pop	{r7, pc}

08010350 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010350:	b580      	push	{r7, lr}
 8010352:	b08c      	sub	sp, #48	@ 0x30
 8010354:	af04      	add	r7, sp, #16
 8010356:	60f8      	str	r0, [r7, #12]
 8010358:	60b9      	str	r1, [r7, #8]
 801035a:	603b      	str	r3, [r7, #0]
 801035c:	4613      	mov	r3, r2
 801035e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010360:	88fb      	ldrh	r3, [r7, #6]
 8010362:	009b      	lsls	r3, r3, #2
 8010364:	4618      	mov	r0, r3
 8010366:	f001 fa87 	bl	8011878 <pvPortMalloc>
 801036a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801036c:	697b      	ldr	r3, [r7, #20]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d00e      	beq.n	8010390 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010372:	20a4      	movs	r0, #164	@ 0xa4
 8010374:	f001 fa80 	bl	8011878 <pvPortMalloc>
 8010378:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801037a:	69fb      	ldr	r3, [r7, #28]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d003      	beq.n	8010388 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010380:	69fb      	ldr	r3, [r7, #28]
 8010382:	697a      	ldr	r2, [r7, #20]
 8010384:	631a      	str	r2, [r3, #48]	@ 0x30
 8010386:	e005      	b.n	8010394 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010388:	6978      	ldr	r0, [r7, #20]
 801038a:	f001 fb47 	bl	8011a1c <vPortFree>
 801038e:	e001      	b.n	8010394 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010390:	2300      	movs	r3, #0
 8010392:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010394:	69fb      	ldr	r3, [r7, #28]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d017      	beq.n	80103ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801039a:	69fb      	ldr	r3, [r7, #28]
 801039c:	2200      	movs	r2, #0
 801039e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80103a2:	88fa      	ldrh	r2, [r7, #6]
 80103a4:	2300      	movs	r3, #0
 80103a6:	9303      	str	r3, [sp, #12]
 80103a8:	69fb      	ldr	r3, [r7, #28]
 80103aa:	9302      	str	r3, [sp, #8]
 80103ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103ae:	9301      	str	r3, [sp, #4]
 80103b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103b2:	9300      	str	r3, [sp, #0]
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	68b9      	ldr	r1, [r7, #8]
 80103b8:	68f8      	ldr	r0, [r7, #12]
 80103ba:	f000 f80f 	bl	80103dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80103be:	69f8      	ldr	r0, [r7, #28]
 80103c0:	f000 f8b8 	bl	8010534 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80103c4:	2301      	movs	r3, #1
 80103c6:	61bb      	str	r3, [r7, #24]
 80103c8:	e002      	b.n	80103d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80103ca:	f04f 33ff 	mov.w	r3, #4294967295
 80103ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80103d0:	69bb      	ldr	r3, [r7, #24]
	}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3720      	adds	r7, #32
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}
	...

080103dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80103dc:	b580      	push	{r7, lr}
 80103de:	b088      	sub	sp, #32
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	60f8      	str	r0, [r7, #12]
 80103e4:	60b9      	str	r1, [r7, #8]
 80103e6:	607a      	str	r2, [r7, #4]
 80103e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80103ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103ec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	009b      	lsls	r3, r3, #2
 80103f2:	461a      	mov	r2, r3
 80103f4:	21a5      	movs	r1, #165	@ 0xa5
 80103f6:	f003 f9c1 	bl	801377c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80103fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80103fe:	6879      	ldr	r1, [r7, #4]
 8010400:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8010404:	440b      	add	r3, r1
 8010406:	009b      	lsls	r3, r3, #2
 8010408:	4413      	add	r3, r2
 801040a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801040c:	69bb      	ldr	r3, [r7, #24]
 801040e:	f023 0307 	bic.w	r3, r3, #7
 8010412:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	f003 0307 	and.w	r3, r3, #7
 801041a:	2b00      	cmp	r3, #0
 801041c:	d00d      	beq.n	801043a <prvInitialiseNewTask+0x5e>
	__asm volatile
 801041e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010422:	b672      	cpsid	i
 8010424:	f383 8811 	msr	BASEPRI, r3
 8010428:	f3bf 8f6f 	isb	sy
 801042c:	f3bf 8f4f 	dsb	sy
 8010430:	b662      	cpsie	i
 8010432:	617b      	str	r3, [r7, #20]
}
 8010434:	bf00      	nop
 8010436:	bf00      	nop
 8010438:	e7fd      	b.n	8010436 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d01f      	beq.n	8010480 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010440:	2300      	movs	r3, #0
 8010442:	61fb      	str	r3, [r7, #28]
 8010444:	e012      	b.n	801046c <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010446:	68ba      	ldr	r2, [r7, #8]
 8010448:	69fb      	ldr	r3, [r7, #28]
 801044a:	4413      	add	r3, r2
 801044c:	7819      	ldrb	r1, [r3, #0]
 801044e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010450:	69fb      	ldr	r3, [r7, #28]
 8010452:	4413      	add	r3, r2
 8010454:	3334      	adds	r3, #52	@ 0x34
 8010456:	460a      	mov	r2, r1
 8010458:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801045a:	68ba      	ldr	r2, [r7, #8]
 801045c:	69fb      	ldr	r3, [r7, #28]
 801045e:	4413      	add	r3, r2
 8010460:	781b      	ldrb	r3, [r3, #0]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d006      	beq.n	8010474 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010466:	69fb      	ldr	r3, [r7, #28]
 8010468:	3301      	adds	r3, #1
 801046a:	61fb      	str	r3, [r7, #28]
 801046c:	69fb      	ldr	r3, [r7, #28]
 801046e:	2b0f      	cmp	r3, #15
 8010470:	d9e9      	bls.n	8010446 <prvInitialiseNewTask+0x6a>
 8010472:	e000      	b.n	8010476 <prvInitialiseNewTask+0x9a>
			{
				break;
 8010474:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010478:	2200      	movs	r2, #0
 801047a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801047e:	e003      	b.n	8010488 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010482:	2200      	movs	r2, #0
 8010484:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801048a:	2b06      	cmp	r3, #6
 801048c:	d901      	bls.n	8010492 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801048e:	2306      	movs	r3, #6
 8010490:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010494:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010496:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801049a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801049c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801049e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a0:	2200      	movs	r2, #0
 80104a2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80104a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a6:	3304      	adds	r3, #4
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7fe febf 	bl	800f22c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80104ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104b0:	3318      	adds	r3, #24
 80104b2:	4618      	mov	r0, r3
 80104b4:	f7fe feba 	bl	800f22c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80104b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104c0:	f1c3 0207 	rsb	r2, r3, #7
 80104c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80104c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 80104ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104d0:	2200      	movs	r2, #0
 80104d2:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80104d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104d6:	2200      	movs	r2, #0
 80104d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80104dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104de:	2200      	movs	r2, #0
 80104e0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80104e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104e6:	3350      	adds	r3, #80	@ 0x50
 80104e8:	224c      	movs	r2, #76	@ 0x4c
 80104ea:	2100      	movs	r1, #0
 80104ec:	4618      	mov	r0, r3
 80104ee:	f003 f945 	bl	801377c <memset>
 80104f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f4:	4a0c      	ldr	r2, [pc, #48]	@ (8010528 <prvInitialiseNewTask+0x14c>)
 80104f6:	655a      	str	r2, [r3, #84]	@ 0x54
 80104f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104fa:	4a0c      	ldr	r2, [pc, #48]	@ (801052c <prvInitialiseNewTask+0x150>)
 80104fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80104fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010500:	4a0b      	ldr	r2, [pc, #44]	@ (8010530 <prvInitialiseNewTask+0x154>)
 8010502:	65da      	str	r2, [r3, #92]	@ 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010504:	683a      	ldr	r2, [r7, #0]
 8010506:	68f9      	ldr	r1, [r7, #12]
 8010508:	69b8      	ldr	r0, [r7, #24]
 801050a:	f000 ff75 	bl	80113f8 <pxPortInitialiseStack>
 801050e:	4602      	mov	r2, r0
 8010510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010512:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010516:	2b00      	cmp	r3, #0
 8010518:	d002      	beq.n	8010520 <prvInitialiseNewTask+0x144>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801051a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801051c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801051e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010520:	bf00      	nop
 8010522:	3720      	adds	r7, #32
 8010524:	46bd      	mov	sp, r7
 8010526:	bd80      	pop	{r7, pc}
 8010528:	2000b3a0 	.word	0x2000b3a0
 801052c:	2000b408 	.word	0x2000b408
 8010530:	2000b470 	.word	0x2000b470

08010534 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010534:	b580      	push	{r7, lr}
 8010536:	b082      	sub	sp, #8
 8010538:	af00      	add	r7, sp, #0
 801053a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801053c:	f001 f86e 	bl	801161c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010540:	4b2a      	ldr	r3, [pc, #168]	@ (80105ec <prvAddNewTaskToReadyList+0xb8>)
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	3301      	adds	r3, #1
 8010546:	4a29      	ldr	r2, [pc, #164]	@ (80105ec <prvAddNewTaskToReadyList+0xb8>)
 8010548:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801054a:	4b29      	ldr	r3, [pc, #164]	@ (80105f0 <prvAddNewTaskToReadyList+0xbc>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d109      	bne.n	8010566 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010552:	4a27      	ldr	r2, [pc, #156]	@ (80105f0 <prvAddNewTaskToReadyList+0xbc>)
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010558:	4b24      	ldr	r3, [pc, #144]	@ (80105ec <prvAddNewTaskToReadyList+0xb8>)
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	2b01      	cmp	r3, #1
 801055e:	d110      	bne.n	8010582 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010560:	f000 fc40 	bl	8010de4 <prvInitialiseTaskLists>
 8010564:	e00d      	b.n	8010582 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010566:	4b23      	ldr	r3, [pc, #140]	@ (80105f4 <prvAddNewTaskToReadyList+0xc0>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d109      	bne.n	8010582 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801056e:	4b20      	ldr	r3, [pc, #128]	@ (80105f0 <prvAddNewTaskToReadyList+0xbc>)
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010578:	429a      	cmp	r2, r3
 801057a:	d802      	bhi.n	8010582 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801057c:	4a1c      	ldr	r2, [pc, #112]	@ (80105f0 <prvAddNewTaskToReadyList+0xbc>)
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010582:	4b1d      	ldr	r3, [pc, #116]	@ (80105f8 <prvAddNewTaskToReadyList+0xc4>)
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	3301      	adds	r3, #1
 8010588:	4a1b      	ldr	r2, [pc, #108]	@ (80105f8 <prvAddNewTaskToReadyList+0xc4>)
 801058a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010590:	2201      	movs	r2, #1
 8010592:	409a      	lsls	r2, r3
 8010594:	4b19      	ldr	r3, [pc, #100]	@ (80105fc <prvAddNewTaskToReadyList+0xc8>)
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	4313      	orrs	r3, r2
 801059a:	4a18      	ldr	r2, [pc, #96]	@ (80105fc <prvAddNewTaskToReadyList+0xc8>)
 801059c:	6013      	str	r3, [r2, #0]
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105a2:	4613      	mov	r3, r2
 80105a4:	009b      	lsls	r3, r3, #2
 80105a6:	4413      	add	r3, r2
 80105a8:	009b      	lsls	r3, r3, #2
 80105aa:	4a15      	ldr	r2, [pc, #84]	@ (8010600 <prvAddNewTaskToReadyList+0xcc>)
 80105ac:	441a      	add	r2, r3
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	3304      	adds	r3, #4
 80105b2:	4619      	mov	r1, r3
 80105b4:	4610      	mov	r0, r2
 80105b6:	f7fe fe46 	bl	800f246 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80105ba:	f001 f865 	bl	8011688 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80105be:	4b0d      	ldr	r3, [pc, #52]	@ (80105f4 <prvAddNewTaskToReadyList+0xc0>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d00e      	beq.n	80105e4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80105c6:	4b0a      	ldr	r3, [pc, #40]	@ (80105f0 <prvAddNewTaskToReadyList+0xbc>)
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105d0:	429a      	cmp	r2, r3
 80105d2:	d207      	bcs.n	80105e4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80105d4:	4b0b      	ldr	r3, [pc, #44]	@ (8010604 <prvAddNewTaskToReadyList+0xd0>)
 80105d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105da:	601a      	str	r2, [r3, #0]
 80105dc:	f3bf 8f4f 	dsb	sy
 80105e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80105e4:	bf00      	nop
 80105e6:	3708      	adds	r7, #8
 80105e8:	46bd      	mov	sp, r7
 80105ea:	bd80      	pop	{r7, pc}
 80105ec:	20003354 	.word	0x20003354
 80105f0:	20003254 	.word	0x20003254
 80105f4:	20003360 	.word	0x20003360
 80105f8:	20003370 	.word	0x20003370
 80105fc:	2000335c 	.word	0x2000335c
 8010600:	20003258 	.word	0x20003258
 8010604:	e000ed04 	.word	0xe000ed04

08010608 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010608:	b580      	push	{r7, lr}
 801060a:	b084      	sub	sp, #16
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010610:	2300      	movs	r3, #0
 8010612:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d01a      	beq.n	8010650 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801061a:	4b15      	ldr	r3, [pc, #84]	@ (8010670 <vTaskDelay+0x68>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d00d      	beq.n	801063e <vTaskDelay+0x36>
	__asm volatile
 8010622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010626:	b672      	cpsid	i
 8010628:	f383 8811 	msr	BASEPRI, r3
 801062c:	f3bf 8f6f 	isb	sy
 8010630:	f3bf 8f4f 	dsb	sy
 8010634:	b662      	cpsie	i
 8010636:	60bb      	str	r3, [r7, #8]
}
 8010638:	bf00      	nop
 801063a:	bf00      	nop
 801063c:	e7fd      	b.n	801063a <vTaskDelay+0x32>
			vTaskSuspendAll();
 801063e:	f000 f889 	bl	8010754 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010642:	2100      	movs	r1, #0
 8010644:	6878      	ldr	r0, [r7, #4]
 8010646:	f000 fe71 	bl	801132c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801064a:	f000 f891 	bl	8010770 <xTaskResumeAll>
 801064e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d107      	bne.n	8010666 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8010656:	4b07      	ldr	r3, [pc, #28]	@ (8010674 <vTaskDelay+0x6c>)
 8010658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801065c:	601a      	str	r2, [r3, #0]
 801065e:	f3bf 8f4f 	dsb	sy
 8010662:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010666:	bf00      	nop
 8010668:	3710      	adds	r7, #16
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}
 801066e:	bf00      	nop
 8010670:	2000337c 	.word	0x2000337c
 8010674:	e000ed04 	.word	0xe000ed04

08010678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b08a      	sub	sp, #40	@ 0x28
 801067c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801067e:	2300      	movs	r3, #0
 8010680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010682:	2300      	movs	r3, #0
 8010684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010686:	463a      	mov	r2, r7
 8010688:	1d39      	adds	r1, r7, #4
 801068a:	f107 0308 	add.w	r3, r7, #8
 801068e:	4618      	mov	r0, r3
 8010690:	f7f1 fca8 	bl	8001fe4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010694:	6839      	ldr	r1, [r7, #0]
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	68ba      	ldr	r2, [r7, #8]
 801069a:	9202      	str	r2, [sp, #8]
 801069c:	9301      	str	r3, [sp, #4]
 801069e:	2300      	movs	r3, #0
 80106a0:	9300      	str	r3, [sp, #0]
 80106a2:	2300      	movs	r3, #0
 80106a4:	460a      	mov	r2, r1
 80106a6:	4923      	ldr	r1, [pc, #140]	@ (8010734 <vTaskStartScheduler+0xbc>)
 80106a8:	4823      	ldr	r0, [pc, #140]	@ (8010738 <vTaskStartScheduler+0xc0>)
 80106aa:	f7ff fdeb 	bl	8010284 <xTaskCreateStatic>
 80106ae:	4603      	mov	r3, r0
 80106b0:	4a22      	ldr	r2, [pc, #136]	@ (801073c <vTaskStartScheduler+0xc4>)
 80106b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80106b4:	4b21      	ldr	r3, [pc, #132]	@ (801073c <vTaskStartScheduler+0xc4>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d002      	beq.n	80106c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80106bc:	2301      	movs	r3, #1
 80106be:	617b      	str	r3, [r7, #20]
 80106c0:	e001      	b.n	80106c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80106c2:	2300      	movs	r3, #0
 80106c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80106c6:	697b      	ldr	r3, [r7, #20]
 80106c8:	2b01      	cmp	r3, #1
 80106ca:	d11d      	bne.n	8010708 <vTaskStartScheduler+0x90>
	__asm volatile
 80106cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106d0:	b672      	cpsid	i
 80106d2:	f383 8811 	msr	BASEPRI, r3
 80106d6:	f3bf 8f6f 	isb	sy
 80106da:	f3bf 8f4f 	dsb	sy
 80106de:	b662      	cpsie	i
 80106e0:	613b      	str	r3, [r7, #16]
}
 80106e2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80106e4:	4b16      	ldr	r3, [pc, #88]	@ (8010740 <vTaskStartScheduler+0xc8>)
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	3350      	adds	r3, #80	@ 0x50
 80106ea:	4a16      	ldr	r2, [pc, #88]	@ (8010744 <vTaskStartScheduler+0xcc>)
 80106ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80106ee:	4b16      	ldr	r3, [pc, #88]	@ (8010748 <vTaskStartScheduler+0xd0>)
 80106f0:	f04f 32ff 	mov.w	r2, #4294967295
 80106f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80106f6:	4b15      	ldr	r3, [pc, #84]	@ (801074c <vTaskStartScheduler+0xd4>)
 80106f8:	2201      	movs	r2, #1
 80106fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80106fc:	4b14      	ldr	r3, [pc, #80]	@ (8010750 <vTaskStartScheduler+0xd8>)
 80106fe:	2200      	movs	r2, #0
 8010700:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010702:	f000 ff0d 	bl	8011520 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010706:	e011      	b.n	801072c <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010708:	697b      	ldr	r3, [r7, #20]
 801070a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801070e:	d10d      	bne.n	801072c <vTaskStartScheduler+0xb4>
	__asm volatile
 8010710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010714:	b672      	cpsid	i
 8010716:	f383 8811 	msr	BASEPRI, r3
 801071a:	f3bf 8f6f 	isb	sy
 801071e:	f3bf 8f4f 	dsb	sy
 8010722:	b662      	cpsie	i
 8010724:	60fb      	str	r3, [r7, #12]
}
 8010726:	bf00      	nop
 8010728:	bf00      	nop
 801072a:	e7fd      	b.n	8010728 <vTaskStartScheduler+0xb0>
}
 801072c:	bf00      	nop
 801072e:	3718      	adds	r7, #24
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}
 8010734:	080165dc 	.word	0x080165dc
 8010738:	08010db1 	.word	0x08010db1
 801073c:	20003378 	.word	0x20003378
 8010740:	20003254 	.word	0x20003254
 8010744:	2000018c 	.word	0x2000018c
 8010748:	20003374 	.word	0x20003374
 801074c:	20003360 	.word	0x20003360
 8010750:	20003358 	.word	0x20003358

08010754 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010754:	b480      	push	{r7}
 8010756:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010758:	4b04      	ldr	r3, [pc, #16]	@ (801076c <vTaskSuspendAll+0x18>)
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	3301      	adds	r3, #1
 801075e:	4a03      	ldr	r2, [pc, #12]	@ (801076c <vTaskSuspendAll+0x18>)
 8010760:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8010762:	bf00      	nop
 8010764:	46bd      	mov	sp, r7
 8010766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076a:	4770      	bx	lr
 801076c:	2000337c 	.word	0x2000337c

08010770 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b084      	sub	sp, #16
 8010774:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010776:	2300      	movs	r3, #0
 8010778:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801077a:	2300      	movs	r3, #0
 801077c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801077e:	4b43      	ldr	r3, [pc, #268]	@ (801088c <xTaskResumeAll+0x11c>)
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d10d      	bne.n	80107a2 <xTaskResumeAll+0x32>
	__asm volatile
 8010786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801078a:	b672      	cpsid	i
 801078c:	f383 8811 	msr	BASEPRI, r3
 8010790:	f3bf 8f6f 	isb	sy
 8010794:	f3bf 8f4f 	dsb	sy
 8010798:	b662      	cpsie	i
 801079a:	603b      	str	r3, [r7, #0]
}
 801079c:	bf00      	nop
 801079e:	bf00      	nop
 80107a0:	e7fd      	b.n	801079e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80107a2:	f000 ff3b 	bl	801161c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80107a6:	4b39      	ldr	r3, [pc, #228]	@ (801088c <xTaskResumeAll+0x11c>)
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	3b01      	subs	r3, #1
 80107ac:	4a37      	ldr	r2, [pc, #220]	@ (801088c <xTaskResumeAll+0x11c>)
 80107ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107b0:	4b36      	ldr	r3, [pc, #216]	@ (801088c <xTaskResumeAll+0x11c>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d161      	bne.n	801087c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80107b8:	4b35      	ldr	r3, [pc, #212]	@ (8010890 <xTaskResumeAll+0x120>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d05d      	beq.n	801087c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80107c0:	e02e      	b.n	8010820 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107c2:	4b34      	ldr	r3, [pc, #208]	@ (8010894 <xTaskResumeAll+0x124>)
 80107c4:	68db      	ldr	r3, [r3, #12]
 80107c6:	68db      	ldr	r3, [r3, #12]
 80107c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	3318      	adds	r3, #24
 80107ce:	4618      	mov	r0, r3
 80107d0:	f7fe fd96 	bl	800f300 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	3304      	adds	r3, #4
 80107d8:	4618      	mov	r0, r3
 80107da:	f7fe fd91 	bl	800f300 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107e2:	2201      	movs	r2, #1
 80107e4:	409a      	lsls	r2, r3
 80107e6:	4b2c      	ldr	r3, [pc, #176]	@ (8010898 <xTaskResumeAll+0x128>)
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4313      	orrs	r3, r2
 80107ec:	4a2a      	ldr	r2, [pc, #168]	@ (8010898 <xTaskResumeAll+0x128>)
 80107ee:	6013      	str	r3, [r2, #0]
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107f4:	4613      	mov	r3, r2
 80107f6:	009b      	lsls	r3, r3, #2
 80107f8:	4413      	add	r3, r2
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	4a27      	ldr	r2, [pc, #156]	@ (801089c <xTaskResumeAll+0x12c>)
 80107fe:	441a      	add	r2, r3
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	3304      	adds	r3, #4
 8010804:	4619      	mov	r1, r3
 8010806:	4610      	mov	r0, r2
 8010808:	f7fe fd1d 	bl	800f246 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010810:	4b23      	ldr	r3, [pc, #140]	@ (80108a0 <xTaskResumeAll+0x130>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010816:	429a      	cmp	r2, r3
 8010818:	d302      	bcc.n	8010820 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 801081a:	4b22      	ldr	r3, [pc, #136]	@ (80108a4 <xTaskResumeAll+0x134>)
 801081c:	2201      	movs	r2, #1
 801081e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010820:	4b1c      	ldr	r3, [pc, #112]	@ (8010894 <xTaskResumeAll+0x124>)
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	2b00      	cmp	r3, #0
 8010826:	d1cc      	bne.n	80107c2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d001      	beq.n	8010832 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801082e:	f000 fb7f 	bl	8010f30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010832:	4b1d      	ldr	r3, [pc, #116]	@ (80108a8 <xTaskResumeAll+0x138>)
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d010      	beq.n	8010860 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801083e:	f000 f859 	bl	80108f4 <xTaskIncrementTick>
 8010842:	4603      	mov	r3, r0
 8010844:	2b00      	cmp	r3, #0
 8010846:	d002      	beq.n	801084e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8010848:	4b16      	ldr	r3, [pc, #88]	@ (80108a4 <xTaskResumeAll+0x134>)
 801084a:	2201      	movs	r2, #1
 801084c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	3b01      	subs	r3, #1
 8010852:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d1f1      	bne.n	801083e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801085a:	4b13      	ldr	r3, [pc, #76]	@ (80108a8 <xTaskResumeAll+0x138>)
 801085c:	2200      	movs	r2, #0
 801085e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010860:	4b10      	ldr	r3, [pc, #64]	@ (80108a4 <xTaskResumeAll+0x134>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d009      	beq.n	801087c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010868:	2301      	movs	r3, #1
 801086a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801086c:	4b0f      	ldr	r3, [pc, #60]	@ (80108ac <xTaskResumeAll+0x13c>)
 801086e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010872:	601a      	str	r2, [r3, #0]
 8010874:	f3bf 8f4f 	dsb	sy
 8010878:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801087c:	f000 ff04 	bl	8011688 <vPortExitCritical>

	return xAlreadyYielded;
 8010880:	68bb      	ldr	r3, [r7, #8]
}
 8010882:	4618      	mov	r0, r3
 8010884:	3710      	adds	r7, #16
 8010886:	46bd      	mov	sp, r7
 8010888:	bd80      	pop	{r7, pc}
 801088a:	bf00      	nop
 801088c:	2000337c 	.word	0x2000337c
 8010890:	20003354 	.word	0x20003354
 8010894:	20003314 	.word	0x20003314
 8010898:	2000335c 	.word	0x2000335c
 801089c:	20003258 	.word	0x20003258
 80108a0:	20003254 	.word	0x20003254
 80108a4:	20003368 	.word	0x20003368
 80108a8:	20003364 	.word	0x20003364
 80108ac:	e000ed04 	.word	0xe000ed04

080108b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80108b0:	b480      	push	{r7}
 80108b2:	b083      	sub	sp, #12
 80108b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80108b6:	4b05      	ldr	r3, [pc, #20]	@ (80108cc <xTaskGetTickCount+0x1c>)
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80108bc:	687b      	ldr	r3, [r7, #4]
}
 80108be:	4618      	mov	r0, r3
 80108c0:	370c      	adds	r7, #12
 80108c2:	46bd      	mov	sp, r7
 80108c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c8:	4770      	bx	lr
 80108ca:	bf00      	nop
 80108cc:	20003358 	.word	0x20003358

080108d0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b082      	sub	sp, #8
 80108d4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80108d6:	f000 ff89 	bl	80117ec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80108da:	2300      	movs	r3, #0
 80108dc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80108de:	4b04      	ldr	r3, [pc, #16]	@ (80108f0 <xTaskGetTickCountFromISR+0x20>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80108e4:	683b      	ldr	r3, [r7, #0]
}
 80108e6:	4618      	mov	r0, r3
 80108e8:	3708      	adds	r7, #8
 80108ea:	46bd      	mov	sp, r7
 80108ec:	bd80      	pop	{r7, pc}
 80108ee:	bf00      	nop
 80108f0:	20003358 	.word	0x20003358

080108f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b086      	sub	sp, #24
 80108f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80108fa:	2300      	movs	r3, #0
 80108fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80108fe:	4b50      	ldr	r3, [pc, #320]	@ (8010a40 <xTaskIncrementTick+0x14c>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	2b00      	cmp	r3, #0
 8010904:	f040 808b 	bne.w	8010a1e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010908:	4b4e      	ldr	r3, [pc, #312]	@ (8010a44 <xTaskIncrementTick+0x150>)
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	3301      	adds	r3, #1
 801090e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010910:	4a4c      	ldr	r2, [pc, #304]	@ (8010a44 <xTaskIncrementTick+0x150>)
 8010912:	693b      	ldr	r3, [r7, #16]
 8010914:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010916:	693b      	ldr	r3, [r7, #16]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d123      	bne.n	8010964 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 801091c:	4b4a      	ldr	r3, [pc, #296]	@ (8010a48 <xTaskIncrementTick+0x154>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	2b00      	cmp	r3, #0
 8010924:	d00d      	beq.n	8010942 <xTaskIncrementTick+0x4e>
	__asm volatile
 8010926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801092a:	b672      	cpsid	i
 801092c:	f383 8811 	msr	BASEPRI, r3
 8010930:	f3bf 8f6f 	isb	sy
 8010934:	f3bf 8f4f 	dsb	sy
 8010938:	b662      	cpsie	i
 801093a:	603b      	str	r3, [r7, #0]
}
 801093c:	bf00      	nop
 801093e:	bf00      	nop
 8010940:	e7fd      	b.n	801093e <xTaskIncrementTick+0x4a>
 8010942:	4b41      	ldr	r3, [pc, #260]	@ (8010a48 <xTaskIncrementTick+0x154>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	60fb      	str	r3, [r7, #12]
 8010948:	4b40      	ldr	r3, [pc, #256]	@ (8010a4c <xTaskIncrementTick+0x158>)
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	4a3e      	ldr	r2, [pc, #248]	@ (8010a48 <xTaskIncrementTick+0x154>)
 801094e:	6013      	str	r3, [r2, #0]
 8010950:	4a3e      	ldr	r2, [pc, #248]	@ (8010a4c <xTaskIncrementTick+0x158>)
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	6013      	str	r3, [r2, #0]
 8010956:	4b3e      	ldr	r3, [pc, #248]	@ (8010a50 <xTaskIncrementTick+0x15c>)
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	3301      	adds	r3, #1
 801095c:	4a3c      	ldr	r2, [pc, #240]	@ (8010a50 <xTaskIncrementTick+0x15c>)
 801095e:	6013      	str	r3, [r2, #0]
 8010960:	f000 fae6 	bl	8010f30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010964:	4b3b      	ldr	r3, [pc, #236]	@ (8010a54 <xTaskIncrementTick+0x160>)
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	693a      	ldr	r2, [r7, #16]
 801096a:	429a      	cmp	r2, r3
 801096c:	d348      	bcc.n	8010a00 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801096e:	4b36      	ldr	r3, [pc, #216]	@ (8010a48 <xTaskIncrementTick+0x154>)
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d104      	bne.n	8010982 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010978:	4b36      	ldr	r3, [pc, #216]	@ (8010a54 <xTaskIncrementTick+0x160>)
 801097a:	f04f 32ff 	mov.w	r2, #4294967295
 801097e:	601a      	str	r2, [r3, #0]
					break;
 8010980:	e03e      	b.n	8010a00 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010982:	4b31      	ldr	r3, [pc, #196]	@ (8010a48 <xTaskIncrementTick+0x154>)
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	68db      	ldr	r3, [r3, #12]
 8010988:	68db      	ldr	r3, [r3, #12]
 801098a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801098c:	68bb      	ldr	r3, [r7, #8]
 801098e:	685b      	ldr	r3, [r3, #4]
 8010990:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010992:	693a      	ldr	r2, [r7, #16]
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	429a      	cmp	r2, r3
 8010998:	d203      	bcs.n	80109a2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801099a:	4a2e      	ldr	r2, [pc, #184]	@ (8010a54 <xTaskIncrementTick+0x160>)
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80109a0:	e02e      	b.n	8010a00 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80109a2:	68bb      	ldr	r3, [r7, #8]
 80109a4:	3304      	adds	r3, #4
 80109a6:	4618      	mov	r0, r3
 80109a8:	f7fe fcaa 	bl	800f300 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80109ac:	68bb      	ldr	r3, [r7, #8]
 80109ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d004      	beq.n	80109be <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80109b4:	68bb      	ldr	r3, [r7, #8]
 80109b6:	3318      	adds	r3, #24
 80109b8:	4618      	mov	r0, r3
 80109ba:	f7fe fca1 	bl	800f300 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80109be:	68bb      	ldr	r3, [r7, #8]
 80109c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109c2:	2201      	movs	r2, #1
 80109c4:	409a      	lsls	r2, r3
 80109c6:	4b24      	ldr	r3, [pc, #144]	@ (8010a58 <xTaskIncrementTick+0x164>)
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	4313      	orrs	r3, r2
 80109cc:	4a22      	ldr	r2, [pc, #136]	@ (8010a58 <xTaskIncrementTick+0x164>)
 80109ce:	6013      	str	r3, [r2, #0]
 80109d0:	68bb      	ldr	r3, [r7, #8]
 80109d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109d4:	4613      	mov	r3, r2
 80109d6:	009b      	lsls	r3, r3, #2
 80109d8:	4413      	add	r3, r2
 80109da:	009b      	lsls	r3, r3, #2
 80109dc:	4a1f      	ldr	r2, [pc, #124]	@ (8010a5c <xTaskIncrementTick+0x168>)
 80109de:	441a      	add	r2, r3
 80109e0:	68bb      	ldr	r3, [r7, #8]
 80109e2:	3304      	adds	r3, #4
 80109e4:	4619      	mov	r1, r3
 80109e6:	4610      	mov	r0, r2
 80109e8:	f7fe fc2d 	bl	800f246 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80109ec:	68bb      	ldr	r3, [r7, #8]
 80109ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109f0:	4b1b      	ldr	r3, [pc, #108]	@ (8010a60 <xTaskIncrementTick+0x16c>)
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109f6:	429a      	cmp	r2, r3
 80109f8:	d3b9      	bcc.n	801096e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80109fa:	2301      	movs	r3, #1
 80109fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80109fe:	e7b6      	b.n	801096e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010a00:	4b17      	ldr	r3, [pc, #92]	@ (8010a60 <xTaskIncrementTick+0x16c>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a06:	4915      	ldr	r1, [pc, #84]	@ (8010a5c <xTaskIncrementTick+0x168>)
 8010a08:	4613      	mov	r3, r2
 8010a0a:	009b      	lsls	r3, r3, #2
 8010a0c:	4413      	add	r3, r2
 8010a0e:	009b      	lsls	r3, r3, #2
 8010a10:	440b      	add	r3, r1
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	2b01      	cmp	r3, #1
 8010a16:	d907      	bls.n	8010a28 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8010a18:	2301      	movs	r3, #1
 8010a1a:	617b      	str	r3, [r7, #20]
 8010a1c:	e004      	b.n	8010a28 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010a1e:	4b11      	ldr	r3, [pc, #68]	@ (8010a64 <xTaskIncrementTick+0x170>)
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	3301      	adds	r3, #1
 8010a24:	4a0f      	ldr	r2, [pc, #60]	@ (8010a64 <xTaskIncrementTick+0x170>)
 8010a26:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010a28:	4b0f      	ldr	r3, [pc, #60]	@ (8010a68 <xTaskIncrementTick+0x174>)
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d001      	beq.n	8010a34 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8010a30:	2301      	movs	r3, #1
 8010a32:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010a34:	697b      	ldr	r3, [r7, #20]
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	3718      	adds	r7, #24
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}
 8010a3e:	bf00      	nop
 8010a40:	2000337c 	.word	0x2000337c
 8010a44:	20003358 	.word	0x20003358
 8010a48:	2000330c 	.word	0x2000330c
 8010a4c:	20003310 	.word	0x20003310
 8010a50:	2000336c 	.word	0x2000336c
 8010a54:	20003374 	.word	0x20003374
 8010a58:	2000335c 	.word	0x2000335c
 8010a5c:	20003258 	.word	0x20003258
 8010a60:	20003254 	.word	0x20003254
 8010a64:	20003364 	.word	0x20003364
 8010a68:	20003368 	.word	0x20003368

08010a6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b088      	sub	sp, #32
 8010a70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010a72:	4b3d      	ldr	r3, [pc, #244]	@ (8010b68 <vTaskSwitchContext+0xfc>)
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d003      	beq.n	8010a82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8010b6c <vTaskSwitchContext+0x100>)
 8010a7c:	2201      	movs	r2, #1
 8010a7e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010a80:	e06e      	b.n	8010b60 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8010a82:	4b3a      	ldr	r3, [pc, #232]	@ (8010b6c <vTaskSwitchContext+0x100>)
 8010a84:	2200      	movs	r2, #0
 8010a86:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8010a88:	4b39      	ldr	r3, [pc, #228]	@ (8010b70 <vTaskSwitchContext+0x104>)
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a8e:	61fb      	str	r3, [r7, #28]
 8010a90:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8010a94:	61bb      	str	r3, [r7, #24]
 8010a96:	69fb      	ldr	r3, [r7, #28]
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	69ba      	ldr	r2, [r7, #24]
 8010a9c:	429a      	cmp	r2, r3
 8010a9e:	d111      	bne.n	8010ac4 <vTaskSwitchContext+0x58>
 8010aa0:	69fb      	ldr	r3, [r7, #28]
 8010aa2:	3304      	adds	r3, #4
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	69ba      	ldr	r2, [r7, #24]
 8010aa8:	429a      	cmp	r2, r3
 8010aaa:	d10b      	bne.n	8010ac4 <vTaskSwitchContext+0x58>
 8010aac:	69fb      	ldr	r3, [r7, #28]
 8010aae:	3308      	adds	r3, #8
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	69ba      	ldr	r2, [r7, #24]
 8010ab4:	429a      	cmp	r2, r3
 8010ab6:	d105      	bne.n	8010ac4 <vTaskSwitchContext+0x58>
 8010ab8:	69fb      	ldr	r3, [r7, #28]
 8010aba:	330c      	adds	r3, #12
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	69ba      	ldr	r2, [r7, #24]
 8010ac0:	429a      	cmp	r2, r3
 8010ac2:	d008      	beq.n	8010ad6 <vTaskSwitchContext+0x6a>
 8010ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8010b70 <vTaskSwitchContext+0x104>)
 8010ac6:	681a      	ldr	r2, [r3, #0]
 8010ac8:	4b29      	ldr	r3, [pc, #164]	@ (8010b70 <vTaskSwitchContext+0x104>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	3334      	adds	r3, #52	@ 0x34
 8010ace:	4619      	mov	r1, r3
 8010ad0:	4610      	mov	r0, r2
 8010ad2:	f7f1 fa74 	bl	8001fbe <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ad6:	4b27      	ldr	r3, [pc, #156]	@ (8010b74 <vTaskSwitchContext+0x108>)
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	fab3 f383 	clz	r3, r3
 8010ae2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010ae4:	7afb      	ldrb	r3, [r7, #11]
 8010ae6:	f1c3 031f 	rsb	r3, r3, #31
 8010aea:	617b      	str	r3, [r7, #20]
 8010aec:	4922      	ldr	r1, [pc, #136]	@ (8010b78 <vTaskSwitchContext+0x10c>)
 8010aee:	697a      	ldr	r2, [r7, #20]
 8010af0:	4613      	mov	r3, r2
 8010af2:	009b      	lsls	r3, r3, #2
 8010af4:	4413      	add	r3, r2
 8010af6:	009b      	lsls	r3, r3, #2
 8010af8:	440b      	add	r3, r1
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d10d      	bne.n	8010b1c <vTaskSwitchContext+0xb0>
	__asm volatile
 8010b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b04:	b672      	cpsid	i
 8010b06:	f383 8811 	msr	BASEPRI, r3
 8010b0a:	f3bf 8f6f 	isb	sy
 8010b0e:	f3bf 8f4f 	dsb	sy
 8010b12:	b662      	cpsie	i
 8010b14:	607b      	str	r3, [r7, #4]
}
 8010b16:	bf00      	nop
 8010b18:	bf00      	nop
 8010b1a:	e7fd      	b.n	8010b18 <vTaskSwitchContext+0xac>
 8010b1c:	697a      	ldr	r2, [r7, #20]
 8010b1e:	4613      	mov	r3, r2
 8010b20:	009b      	lsls	r3, r3, #2
 8010b22:	4413      	add	r3, r2
 8010b24:	009b      	lsls	r3, r3, #2
 8010b26:	4a14      	ldr	r2, [pc, #80]	@ (8010b78 <vTaskSwitchContext+0x10c>)
 8010b28:	4413      	add	r3, r2
 8010b2a:	613b      	str	r3, [r7, #16]
 8010b2c:	693b      	ldr	r3, [r7, #16]
 8010b2e:	685b      	ldr	r3, [r3, #4]
 8010b30:	685a      	ldr	r2, [r3, #4]
 8010b32:	693b      	ldr	r3, [r7, #16]
 8010b34:	605a      	str	r2, [r3, #4]
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	685a      	ldr	r2, [r3, #4]
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	3308      	adds	r3, #8
 8010b3e:	429a      	cmp	r2, r3
 8010b40:	d104      	bne.n	8010b4c <vTaskSwitchContext+0xe0>
 8010b42:	693b      	ldr	r3, [r7, #16]
 8010b44:	685b      	ldr	r3, [r3, #4]
 8010b46:	685a      	ldr	r2, [r3, #4]
 8010b48:	693b      	ldr	r3, [r7, #16]
 8010b4a:	605a      	str	r2, [r3, #4]
 8010b4c:	693b      	ldr	r3, [r7, #16]
 8010b4e:	685b      	ldr	r3, [r3, #4]
 8010b50:	68db      	ldr	r3, [r3, #12]
 8010b52:	4a07      	ldr	r2, [pc, #28]	@ (8010b70 <vTaskSwitchContext+0x104>)
 8010b54:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010b56:	4b06      	ldr	r3, [pc, #24]	@ (8010b70 <vTaskSwitchContext+0x104>)
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	3350      	adds	r3, #80	@ 0x50
 8010b5c:	4a07      	ldr	r2, [pc, #28]	@ (8010b7c <vTaskSwitchContext+0x110>)
 8010b5e:	6013      	str	r3, [r2, #0]
}
 8010b60:	bf00      	nop
 8010b62:	3720      	adds	r7, #32
 8010b64:	46bd      	mov	sp, r7
 8010b66:	bd80      	pop	{r7, pc}
 8010b68:	2000337c 	.word	0x2000337c
 8010b6c:	20003368 	.word	0x20003368
 8010b70:	20003254 	.word	0x20003254
 8010b74:	2000335c 	.word	0x2000335c
 8010b78:	20003258 	.word	0x20003258
 8010b7c:	2000018c 	.word	0x2000018c

08010b80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b084      	sub	sp, #16
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
 8010b88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d10d      	bne.n	8010bac <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8010b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b94:	b672      	cpsid	i
 8010b96:	f383 8811 	msr	BASEPRI, r3
 8010b9a:	f3bf 8f6f 	isb	sy
 8010b9e:	f3bf 8f4f 	dsb	sy
 8010ba2:	b662      	cpsie	i
 8010ba4:	60fb      	str	r3, [r7, #12]
}
 8010ba6:	bf00      	nop
 8010ba8:	bf00      	nop
 8010baa:	e7fd      	b.n	8010ba8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010bac:	4b07      	ldr	r3, [pc, #28]	@ (8010bcc <vTaskPlaceOnEventList+0x4c>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	3318      	adds	r3, #24
 8010bb2:	4619      	mov	r1, r3
 8010bb4:	6878      	ldr	r0, [r7, #4]
 8010bb6:	f7fe fb6a 	bl	800f28e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010bba:	2101      	movs	r1, #1
 8010bbc:	6838      	ldr	r0, [r7, #0]
 8010bbe:	f000 fbb5 	bl	801132c <prvAddCurrentTaskToDelayedList>
}
 8010bc2:	bf00      	nop
 8010bc4:	3710      	adds	r7, #16
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	bd80      	pop	{r7, pc}
 8010bca:	bf00      	nop
 8010bcc:	20003254 	.word	0x20003254

08010bd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b086      	sub	sp, #24
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	68db      	ldr	r3, [r3, #12]
 8010bdc:	68db      	ldr	r3, [r3, #12]
 8010bde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d10d      	bne.n	8010c02 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8010be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bea:	b672      	cpsid	i
 8010bec:	f383 8811 	msr	BASEPRI, r3
 8010bf0:	f3bf 8f6f 	isb	sy
 8010bf4:	f3bf 8f4f 	dsb	sy
 8010bf8:	b662      	cpsie	i
 8010bfa:	60fb      	str	r3, [r7, #12]
}
 8010bfc:	bf00      	nop
 8010bfe:	bf00      	nop
 8010c00:	e7fd      	b.n	8010bfe <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010c02:	693b      	ldr	r3, [r7, #16]
 8010c04:	3318      	adds	r3, #24
 8010c06:	4618      	mov	r0, r3
 8010c08:	f7fe fb7a 	bl	800f300 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8010c84 <xTaskRemoveFromEventList+0xb4>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d11c      	bne.n	8010c4e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010c14:	693b      	ldr	r3, [r7, #16]
 8010c16:	3304      	adds	r3, #4
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f7fe fb71 	bl	800f300 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010c1e:	693b      	ldr	r3, [r7, #16]
 8010c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c22:	2201      	movs	r2, #1
 8010c24:	409a      	lsls	r2, r3
 8010c26:	4b18      	ldr	r3, [pc, #96]	@ (8010c88 <xTaskRemoveFromEventList+0xb8>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	4313      	orrs	r3, r2
 8010c2c:	4a16      	ldr	r2, [pc, #88]	@ (8010c88 <xTaskRemoveFromEventList+0xb8>)
 8010c2e:	6013      	str	r3, [r2, #0]
 8010c30:	693b      	ldr	r3, [r7, #16]
 8010c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c34:	4613      	mov	r3, r2
 8010c36:	009b      	lsls	r3, r3, #2
 8010c38:	4413      	add	r3, r2
 8010c3a:	009b      	lsls	r3, r3, #2
 8010c3c:	4a13      	ldr	r2, [pc, #76]	@ (8010c8c <xTaskRemoveFromEventList+0xbc>)
 8010c3e:	441a      	add	r2, r3
 8010c40:	693b      	ldr	r3, [r7, #16]
 8010c42:	3304      	adds	r3, #4
 8010c44:	4619      	mov	r1, r3
 8010c46:	4610      	mov	r0, r2
 8010c48:	f7fe fafd 	bl	800f246 <vListInsertEnd>
 8010c4c:	e005      	b.n	8010c5a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	3318      	adds	r3, #24
 8010c52:	4619      	mov	r1, r3
 8010c54:	480e      	ldr	r0, [pc, #56]	@ (8010c90 <xTaskRemoveFromEventList+0xc0>)
 8010c56:	f7fe faf6 	bl	800f246 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010c5a:	693b      	ldr	r3, [r7, #16]
 8010c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8010c94 <xTaskRemoveFromEventList+0xc4>)
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c64:	429a      	cmp	r2, r3
 8010c66:	d905      	bls.n	8010c74 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010c68:	2301      	movs	r3, #1
 8010c6a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8010c98 <xTaskRemoveFromEventList+0xc8>)
 8010c6e:	2201      	movs	r2, #1
 8010c70:	601a      	str	r2, [r3, #0]
 8010c72:	e001      	b.n	8010c78 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8010c74:	2300      	movs	r3, #0
 8010c76:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010c78:	697b      	ldr	r3, [r7, #20]
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3718      	adds	r7, #24
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd80      	pop	{r7, pc}
 8010c82:	bf00      	nop
 8010c84:	2000337c 	.word	0x2000337c
 8010c88:	2000335c 	.word	0x2000335c
 8010c8c:	20003258 	.word	0x20003258
 8010c90:	20003314 	.word	0x20003314
 8010c94:	20003254 	.word	0x20003254
 8010c98:	20003368 	.word	0x20003368

08010c9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010c9c:	b480      	push	{r7}
 8010c9e:	b083      	sub	sp, #12
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010ca4:	4b06      	ldr	r3, [pc, #24]	@ (8010cc0 <vTaskInternalSetTimeOutState+0x24>)
 8010ca6:	681a      	ldr	r2, [r3, #0]
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010cac:	4b05      	ldr	r3, [pc, #20]	@ (8010cc4 <vTaskInternalSetTimeOutState+0x28>)
 8010cae:	681a      	ldr	r2, [r3, #0]
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	605a      	str	r2, [r3, #4]
}
 8010cb4:	bf00      	nop
 8010cb6:	370c      	adds	r7, #12
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cbe:	4770      	bx	lr
 8010cc0:	2000336c 	.word	0x2000336c
 8010cc4:	20003358 	.word	0x20003358

08010cc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b088      	sub	sp, #32
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
 8010cd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d10d      	bne.n	8010cf4 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8010cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cdc:	b672      	cpsid	i
 8010cde:	f383 8811 	msr	BASEPRI, r3
 8010ce2:	f3bf 8f6f 	isb	sy
 8010ce6:	f3bf 8f4f 	dsb	sy
 8010cea:	b662      	cpsie	i
 8010cec:	613b      	str	r3, [r7, #16]
}
 8010cee:	bf00      	nop
 8010cf0:	bf00      	nop
 8010cf2:	e7fd      	b.n	8010cf0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8010cf4:	683b      	ldr	r3, [r7, #0]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d10d      	bne.n	8010d16 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8010cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cfe:	b672      	cpsid	i
 8010d00:	f383 8811 	msr	BASEPRI, r3
 8010d04:	f3bf 8f6f 	isb	sy
 8010d08:	f3bf 8f4f 	dsb	sy
 8010d0c:	b662      	cpsie	i
 8010d0e:	60fb      	str	r3, [r7, #12]
}
 8010d10:	bf00      	nop
 8010d12:	bf00      	nop
 8010d14:	e7fd      	b.n	8010d12 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8010d16:	f000 fc81 	bl	801161c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8010d90 <xTaskCheckForTimeOut+0xc8>)
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	69ba      	ldr	r2, [r7, #24]
 8010d26:	1ad3      	subs	r3, r2, r3
 8010d28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010d2a:	683b      	ldr	r3, [r7, #0]
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d32:	d102      	bne.n	8010d3a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010d34:	2300      	movs	r3, #0
 8010d36:	61fb      	str	r3, [r7, #28]
 8010d38:	e023      	b.n	8010d82 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	681a      	ldr	r2, [r3, #0]
 8010d3e:	4b15      	ldr	r3, [pc, #84]	@ (8010d94 <xTaskCheckForTimeOut+0xcc>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	429a      	cmp	r2, r3
 8010d44:	d007      	beq.n	8010d56 <xTaskCheckForTimeOut+0x8e>
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	685b      	ldr	r3, [r3, #4]
 8010d4a:	69ba      	ldr	r2, [r7, #24]
 8010d4c:	429a      	cmp	r2, r3
 8010d4e:	d302      	bcc.n	8010d56 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010d50:	2301      	movs	r3, #1
 8010d52:	61fb      	str	r3, [r7, #28]
 8010d54:	e015      	b.n	8010d82 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	697a      	ldr	r2, [r7, #20]
 8010d5c:	429a      	cmp	r2, r3
 8010d5e:	d20b      	bcs.n	8010d78 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	681a      	ldr	r2, [r3, #0]
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	1ad2      	subs	r2, r2, r3
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010d6c:	6878      	ldr	r0, [r7, #4]
 8010d6e:	f7ff ff95 	bl	8010c9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010d72:	2300      	movs	r3, #0
 8010d74:	61fb      	str	r3, [r7, #28]
 8010d76:	e004      	b.n	8010d82 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010d7e:	2301      	movs	r3, #1
 8010d80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010d82:	f000 fc81 	bl	8011688 <vPortExitCritical>

	return xReturn;
 8010d86:	69fb      	ldr	r3, [r7, #28]
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	3720      	adds	r7, #32
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}
 8010d90:	20003358 	.word	0x20003358
 8010d94:	2000336c 	.word	0x2000336c

08010d98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010d98:	b480      	push	{r7}
 8010d9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010d9c:	4b03      	ldr	r3, [pc, #12]	@ (8010dac <vTaskMissedYield+0x14>)
 8010d9e:	2201      	movs	r2, #1
 8010da0:	601a      	str	r2, [r3, #0]
}
 8010da2:	bf00      	nop
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr
 8010dac:	20003368 	.word	0x20003368

08010db0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010db0:	b580      	push	{r7, lr}
 8010db2:	b082      	sub	sp, #8
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010db8:	f000 f854 	bl	8010e64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010dbc:	4b07      	ldr	r3, [pc, #28]	@ (8010ddc <prvIdleTask+0x2c>)
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	2b01      	cmp	r3, #1
 8010dc2:	d907      	bls.n	8010dd4 <prvIdleTask+0x24>
			{
				taskYIELD();
 8010dc4:	4b06      	ldr	r3, [pc, #24]	@ (8010de0 <prvIdleTask+0x30>)
 8010dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010dca:	601a      	str	r2, [r3, #0]
 8010dcc:	f3bf 8f4f 	dsb	sy
 8010dd0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8010dd4:	f7f1 f8ec 	bl	8001fb0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8010dd8:	e7ee      	b.n	8010db8 <prvIdleTask+0x8>
 8010dda:	bf00      	nop
 8010ddc:	20003258 	.word	0x20003258
 8010de0:	e000ed04 	.word	0xe000ed04

08010de4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b082      	sub	sp, #8
 8010de8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010dea:	2300      	movs	r3, #0
 8010dec:	607b      	str	r3, [r7, #4]
 8010dee:	e00c      	b.n	8010e0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010df0:	687a      	ldr	r2, [r7, #4]
 8010df2:	4613      	mov	r3, r2
 8010df4:	009b      	lsls	r3, r3, #2
 8010df6:	4413      	add	r3, r2
 8010df8:	009b      	lsls	r3, r3, #2
 8010dfa:	4a12      	ldr	r2, [pc, #72]	@ (8010e44 <prvInitialiseTaskLists+0x60>)
 8010dfc:	4413      	add	r3, r2
 8010dfe:	4618      	mov	r0, r3
 8010e00:	f7fe f9f4 	bl	800f1ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	3301      	adds	r3, #1
 8010e08:	607b      	str	r3, [r7, #4]
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	2b06      	cmp	r3, #6
 8010e0e:	d9ef      	bls.n	8010df0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010e10:	480d      	ldr	r0, [pc, #52]	@ (8010e48 <prvInitialiseTaskLists+0x64>)
 8010e12:	f7fe f9eb 	bl	800f1ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010e16:	480d      	ldr	r0, [pc, #52]	@ (8010e4c <prvInitialiseTaskLists+0x68>)
 8010e18:	f7fe f9e8 	bl	800f1ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010e1c:	480c      	ldr	r0, [pc, #48]	@ (8010e50 <prvInitialiseTaskLists+0x6c>)
 8010e1e:	f7fe f9e5 	bl	800f1ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010e22:	480c      	ldr	r0, [pc, #48]	@ (8010e54 <prvInitialiseTaskLists+0x70>)
 8010e24:	f7fe f9e2 	bl	800f1ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010e28:	480b      	ldr	r0, [pc, #44]	@ (8010e58 <prvInitialiseTaskLists+0x74>)
 8010e2a:	f7fe f9df 	bl	800f1ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8010e5c <prvInitialiseTaskLists+0x78>)
 8010e30:	4a05      	ldr	r2, [pc, #20]	@ (8010e48 <prvInitialiseTaskLists+0x64>)
 8010e32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010e34:	4b0a      	ldr	r3, [pc, #40]	@ (8010e60 <prvInitialiseTaskLists+0x7c>)
 8010e36:	4a05      	ldr	r2, [pc, #20]	@ (8010e4c <prvInitialiseTaskLists+0x68>)
 8010e38:	601a      	str	r2, [r3, #0]
}
 8010e3a:	bf00      	nop
 8010e3c:	3708      	adds	r7, #8
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
 8010e42:	bf00      	nop
 8010e44:	20003258 	.word	0x20003258
 8010e48:	200032e4 	.word	0x200032e4
 8010e4c:	200032f8 	.word	0x200032f8
 8010e50:	20003314 	.word	0x20003314
 8010e54:	20003328 	.word	0x20003328
 8010e58:	20003340 	.word	0x20003340
 8010e5c:	2000330c 	.word	0x2000330c
 8010e60:	20003310 	.word	0x20003310

08010e64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b082      	sub	sp, #8
 8010e68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010e6a:	e019      	b.n	8010ea0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010e6c:	f000 fbd6 	bl	801161c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e70:	4b10      	ldr	r3, [pc, #64]	@ (8010eb4 <prvCheckTasksWaitingTermination+0x50>)
 8010e72:	68db      	ldr	r3, [r3, #12]
 8010e74:	68db      	ldr	r3, [r3, #12]
 8010e76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	3304      	adds	r3, #4
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7fe fa3f 	bl	800f300 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010e82:	4b0d      	ldr	r3, [pc, #52]	@ (8010eb8 <prvCheckTasksWaitingTermination+0x54>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	3b01      	subs	r3, #1
 8010e88:	4a0b      	ldr	r2, [pc, #44]	@ (8010eb8 <prvCheckTasksWaitingTermination+0x54>)
 8010e8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8010ebc <prvCheckTasksWaitingTermination+0x58>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	3b01      	subs	r3, #1
 8010e92:	4a0a      	ldr	r2, [pc, #40]	@ (8010ebc <prvCheckTasksWaitingTermination+0x58>)
 8010e94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010e96:	f000 fbf7 	bl	8011688 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010e9a:	6878      	ldr	r0, [r7, #4]
 8010e9c:	f000 f810 	bl	8010ec0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010ea0:	4b06      	ldr	r3, [pc, #24]	@ (8010ebc <prvCheckTasksWaitingTermination+0x58>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d1e1      	bne.n	8010e6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010ea8:	bf00      	nop
 8010eaa:	bf00      	nop
 8010eac:	3708      	adds	r7, #8
 8010eae:	46bd      	mov	sp, r7
 8010eb0:	bd80      	pop	{r7, pc}
 8010eb2:	bf00      	nop
 8010eb4:	20003328 	.word	0x20003328
 8010eb8:	20003354 	.word	0x20003354
 8010ebc:	2000333c 	.word	0x2000333c

08010ec0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b084      	sub	sp, #16
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	3350      	adds	r3, #80	@ 0x50
 8010ecc:	4618      	mov	r0, r3
 8010ece:	f002 fced 	bl	80138ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d108      	bne.n	8010eee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f000 fd9b 	bl	8011a1c <vPortFree>
				vPortFree( pxTCB );
 8010ee6:	6878      	ldr	r0, [r7, #4]
 8010ee8:	f000 fd98 	bl	8011a1c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010eec:	e01b      	b.n	8010f26 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8010ef4:	2b01      	cmp	r3, #1
 8010ef6:	d103      	bne.n	8010f00 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	f000 fd8f 	bl	8011a1c <vPortFree>
	}
 8010efe:	e012      	b.n	8010f26 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8010f06:	2b02      	cmp	r3, #2
 8010f08:	d00d      	beq.n	8010f26 <prvDeleteTCB+0x66>
	__asm volatile
 8010f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f0e:	b672      	cpsid	i
 8010f10:	f383 8811 	msr	BASEPRI, r3
 8010f14:	f3bf 8f6f 	isb	sy
 8010f18:	f3bf 8f4f 	dsb	sy
 8010f1c:	b662      	cpsie	i
 8010f1e:	60fb      	str	r3, [r7, #12]
}
 8010f20:	bf00      	nop
 8010f22:	bf00      	nop
 8010f24:	e7fd      	b.n	8010f22 <prvDeleteTCB+0x62>
	}
 8010f26:	bf00      	nop
 8010f28:	3710      	adds	r7, #16
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bd80      	pop	{r7, pc}
	...

08010f30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010f30:	b480      	push	{r7}
 8010f32:	b083      	sub	sp, #12
 8010f34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010f36:	4b0c      	ldr	r3, [pc, #48]	@ (8010f68 <prvResetNextTaskUnblockTime+0x38>)
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d104      	bne.n	8010f4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010f40:	4b0a      	ldr	r3, [pc, #40]	@ (8010f6c <prvResetNextTaskUnblockTime+0x3c>)
 8010f42:	f04f 32ff 	mov.w	r2, #4294967295
 8010f46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010f48:	e008      	b.n	8010f5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f4a:	4b07      	ldr	r3, [pc, #28]	@ (8010f68 <prvResetNextTaskUnblockTime+0x38>)
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	68db      	ldr	r3, [r3, #12]
 8010f50:	68db      	ldr	r3, [r3, #12]
 8010f52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	685b      	ldr	r3, [r3, #4]
 8010f58:	4a04      	ldr	r2, [pc, #16]	@ (8010f6c <prvResetNextTaskUnblockTime+0x3c>)
 8010f5a:	6013      	str	r3, [r2, #0]
}
 8010f5c:	bf00      	nop
 8010f5e:	370c      	adds	r7, #12
 8010f60:	46bd      	mov	sp, r7
 8010f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f66:	4770      	bx	lr
 8010f68:	2000330c 	.word	0x2000330c
 8010f6c:	20003374 	.word	0x20003374

08010f70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010f70:	b480      	push	{r7}
 8010f72:	b083      	sub	sp, #12
 8010f74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010f76:	4b0b      	ldr	r3, [pc, #44]	@ (8010fa4 <xTaskGetSchedulerState+0x34>)
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d102      	bne.n	8010f84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010f7e:	2301      	movs	r3, #1
 8010f80:	607b      	str	r3, [r7, #4]
 8010f82:	e008      	b.n	8010f96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f84:	4b08      	ldr	r3, [pc, #32]	@ (8010fa8 <xTaskGetSchedulerState+0x38>)
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d102      	bne.n	8010f92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010f8c:	2302      	movs	r3, #2
 8010f8e:	607b      	str	r3, [r7, #4]
 8010f90:	e001      	b.n	8010f96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010f92:	2300      	movs	r3, #0
 8010f94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010f96:	687b      	ldr	r3, [r7, #4]
	}
 8010f98:	4618      	mov	r0, r3
 8010f9a:	370c      	adds	r7, #12
 8010f9c:	46bd      	mov	sp, r7
 8010f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa2:	4770      	bx	lr
 8010fa4:	20003360 	.word	0x20003360
 8010fa8:	2000337c 	.word	0x2000337c

08010fac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b084      	sub	sp, #16
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010fb8:	2300      	movs	r3, #0
 8010fba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d069      	beq.n	8011096 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fc6:	4b36      	ldr	r3, [pc, #216]	@ (80110a0 <xTaskPriorityInherit+0xf4>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fcc:	429a      	cmp	r2, r3
 8010fce:	d259      	bcs.n	8011084 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010fd0:	68bb      	ldr	r3, [r7, #8]
 8010fd2:	699b      	ldr	r3, [r3, #24]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	db06      	blt.n	8010fe6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010fd8:	4b31      	ldr	r3, [pc, #196]	@ (80110a0 <xTaskPriorityInherit+0xf4>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fde:	f1c3 0207 	rsb	r2, r3, #7
 8010fe2:	68bb      	ldr	r3, [r7, #8]
 8010fe4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010fe6:	68bb      	ldr	r3, [r7, #8]
 8010fe8:	6959      	ldr	r1, [r3, #20]
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fee:	4613      	mov	r3, r2
 8010ff0:	009b      	lsls	r3, r3, #2
 8010ff2:	4413      	add	r3, r2
 8010ff4:	009b      	lsls	r3, r3, #2
 8010ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80110a4 <xTaskPriorityInherit+0xf8>)
 8010ff8:	4413      	add	r3, r2
 8010ffa:	4299      	cmp	r1, r3
 8010ffc:	d13a      	bne.n	8011074 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010ffe:	68bb      	ldr	r3, [r7, #8]
 8011000:	3304      	adds	r3, #4
 8011002:	4618      	mov	r0, r3
 8011004:	f7fe f97c 	bl	800f300 <uxListRemove>
 8011008:	4603      	mov	r3, r0
 801100a:	2b00      	cmp	r3, #0
 801100c:	d115      	bne.n	801103a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011012:	4924      	ldr	r1, [pc, #144]	@ (80110a4 <xTaskPriorityInherit+0xf8>)
 8011014:	4613      	mov	r3, r2
 8011016:	009b      	lsls	r3, r3, #2
 8011018:	4413      	add	r3, r2
 801101a:	009b      	lsls	r3, r3, #2
 801101c:	440b      	add	r3, r1
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d10a      	bne.n	801103a <xTaskPriorityInherit+0x8e>
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011028:	2201      	movs	r2, #1
 801102a:	fa02 f303 	lsl.w	r3, r2, r3
 801102e:	43da      	mvns	r2, r3
 8011030:	4b1d      	ldr	r3, [pc, #116]	@ (80110a8 <xTaskPriorityInherit+0xfc>)
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	4013      	ands	r3, r2
 8011036:	4a1c      	ldr	r2, [pc, #112]	@ (80110a8 <xTaskPriorityInherit+0xfc>)
 8011038:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801103a:	4b19      	ldr	r3, [pc, #100]	@ (80110a0 <xTaskPriorityInherit+0xf4>)
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011040:	68bb      	ldr	r3, [r7, #8]
 8011042:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011048:	2201      	movs	r2, #1
 801104a:	409a      	lsls	r2, r3
 801104c:	4b16      	ldr	r3, [pc, #88]	@ (80110a8 <xTaskPriorityInherit+0xfc>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	4313      	orrs	r3, r2
 8011052:	4a15      	ldr	r2, [pc, #84]	@ (80110a8 <xTaskPriorityInherit+0xfc>)
 8011054:	6013      	str	r3, [r2, #0]
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801105a:	4613      	mov	r3, r2
 801105c:	009b      	lsls	r3, r3, #2
 801105e:	4413      	add	r3, r2
 8011060:	009b      	lsls	r3, r3, #2
 8011062:	4a10      	ldr	r2, [pc, #64]	@ (80110a4 <xTaskPriorityInherit+0xf8>)
 8011064:	441a      	add	r2, r3
 8011066:	68bb      	ldr	r3, [r7, #8]
 8011068:	3304      	adds	r3, #4
 801106a:	4619      	mov	r1, r3
 801106c:	4610      	mov	r0, r2
 801106e:	f7fe f8ea 	bl	800f246 <vListInsertEnd>
 8011072:	e004      	b.n	801107e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011074:	4b0a      	ldr	r3, [pc, #40]	@ (80110a0 <xTaskPriorityInherit+0xf4>)
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801107a:	68bb      	ldr	r3, [r7, #8]
 801107c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801107e:	2301      	movs	r3, #1
 8011080:	60fb      	str	r3, [r7, #12]
 8011082:	e008      	b.n	8011096 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011084:	68bb      	ldr	r3, [r7, #8]
 8011086:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011088:	4b05      	ldr	r3, [pc, #20]	@ (80110a0 <xTaskPriorityInherit+0xf4>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801108e:	429a      	cmp	r2, r3
 8011090:	d201      	bcs.n	8011096 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011092:	2301      	movs	r3, #1
 8011094:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011096:	68fb      	ldr	r3, [r7, #12]
	}
 8011098:	4618      	mov	r0, r3
 801109a:	3710      	adds	r7, #16
 801109c:	46bd      	mov	sp, r7
 801109e:	bd80      	pop	{r7, pc}
 80110a0:	20003254 	.word	0x20003254
 80110a4:	20003258 	.word	0x20003258
 80110a8:	2000335c 	.word	0x2000335c

080110ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80110ac:	b580      	push	{r7, lr}
 80110ae:	b086      	sub	sp, #24
 80110b0:	af00      	add	r7, sp, #0
 80110b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80110b8:	2300      	movs	r3, #0
 80110ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d074      	beq.n	80111ac <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80110c2:	4b3d      	ldr	r3, [pc, #244]	@ (80111b8 <xTaskPriorityDisinherit+0x10c>)
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	693a      	ldr	r2, [r7, #16]
 80110c8:	429a      	cmp	r2, r3
 80110ca:	d00d      	beq.n	80110e8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80110cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110d0:	b672      	cpsid	i
 80110d2:	f383 8811 	msr	BASEPRI, r3
 80110d6:	f3bf 8f6f 	isb	sy
 80110da:	f3bf 8f4f 	dsb	sy
 80110de:	b662      	cpsie	i
 80110e0:	60fb      	str	r3, [r7, #12]
}
 80110e2:	bf00      	nop
 80110e4:	bf00      	nop
 80110e6:	e7fd      	b.n	80110e4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80110e8:	693b      	ldr	r3, [r7, #16]
 80110ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d10d      	bne.n	801110c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80110f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110f4:	b672      	cpsid	i
 80110f6:	f383 8811 	msr	BASEPRI, r3
 80110fa:	f3bf 8f6f 	isb	sy
 80110fe:	f3bf 8f4f 	dsb	sy
 8011102:	b662      	cpsie	i
 8011104:	60bb      	str	r3, [r7, #8]
}
 8011106:	bf00      	nop
 8011108:	bf00      	nop
 801110a:	e7fd      	b.n	8011108 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 801110c:	693b      	ldr	r3, [r7, #16]
 801110e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011110:	1e5a      	subs	r2, r3, #1
 8011112:	693b      	ldr	r3, [r7, #16]
 8011114:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011116:	693b      	ldr	r3, [r7, #16]
 8011118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801111a:	693b      	ldr	r3, [r7, #16]
 801111c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801111e:	429a      	cmp	r2, r3
 8011120:	d044      	beq.n	80111ac <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011122:	693b      	ldr	r3, [r7, #16]
 8011124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011126:	2b00      	cmp	r3, #0
 8011128:	d140      	bne.n	80111ac <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801112a:	693b      	ldr	r3, [r7, #16]
 801112c:	3304      	adds	r3, #4
 801112e:	4618      	mov	r0, r3
 8011130:	f7fe f8e6 	bl	800f300 <uxListRemove>
 8011134:	4603      	mov	r3, r0
 8011136:	2b00      	cmp	r3, #0
 8011138:	d115      	bne.n	8011166 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801113a:	693b      	ldr	r3, [r7, #16]
 801113c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801113e:	491f      	ldr	r1, [pc, #124]	@ (80111bc <xTaskPriorityDisinherit+0x110>)
 8011140:	4613      	mov	r3, r2
 8011142:	009b      	lsls	r3, r3, #2
 8011144:	4413      	add	r3, r2
 8011146:	009b      	lsls	r3, r3, #2
 8011148:	440b      	add	r3, r1
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	2b00      	cmp	r3, #0
 801114e:	d10a      	bne.n	8011166 <xTaskPriorityDisinherit+0xba>
 8011150:	693b      	ldr	r3, [r7, #16]
 8011152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011154:	2201      	movs	r2, #1
 8011156:	fa02 f303 	lsl.w	r3, r2, r3
 801115a:	43da      	mvns	r2, r3
 801115c:	4b18      	ldr	r3, [pc, #96]	@ (80111c0 <xTaskPriorityDisinherit+0x114>)
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	4013      	ands	r3, r2
 8011162:	4a17      	ldr	r2, [pc, #92]	@ (80111c0 <xTaskPriorityDisinherit+0x114>)
 8011164:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801116a:	693b      	ldr	r3, [r7, #16]
 801116c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801116e:	693b      	ldr	r3, [r7, #16]
 8011170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011172:	f1c3 0207 	rsb	r2, r3, #7
 8011176:	693b      	ldr	r3, [r7, #16]
 8011178:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801117a:	693b      	ldr	r3, [r7, #16]
 801117c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801117e:	2201      	movs	r2, #1
 8011180:	409a      	lsls	r2, r3
 8011182:	4b0f      	ldr	r3, [pc, #60]	@ (80111c0 <xTaskPriorityDisinherit+0x114>)
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	4313      	orrs	r3, r2
 8011188:	4a0d      	ldr	r2, [pc, #52]	@ (80111c0 <xTaskPriorityDisinherit+0x114>)
 801118a:	6013      	str	r3, [r2, #0]
 801118c:	693b      	ldr	r3, [r7, #16]
 801118e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011190:	4613      	mov	r3, r2
 8011192:	009b      	lsls	r3, r3, #2
 8011194:	4413      	add	r3, r2
 8011196:	009b      	lsls	r3, r3, #2
 8011198:	4a08      	ldr	r2, [pc, #32]	@ (80111bc <xTaskPriorityDisinherit+0x110>)
 801119a:	441a      	add	r2, r3
 801119c:	693b      	ldr	r3, [r7, #16]
 801119e:	3304      	adds	r3, #4
 80111a0:	4619      	mov	r1, r3
 80111a2:	4610      	mov	r0, r2
 80111a4:	f7fe f84f 	bl	800f246 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80111a8:	2301      	movs	r3, #1
 80111aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80111ac:	697b      	ldr	r3, [r7, #20]
	}
 80111ae:	4618      	mov	r0, r3
 80111b0:	3718      	adds	r7, #24
 80111b2:	46bd      	mov	sp, r7
 80111b4:	bd80      	pop	{r7, pc}
 80111b6:	bf00      	nop
 80111b8:	20003254 	.word	0x20003254
 80111bc:	20003258 	.word	0x20003258
 80111c0:	2000335c 	.word	0x2000335c

080111c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b088      	sub	sp, #32
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]
 80111cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80111d2:	2301      	movs	r3, #1
 80111d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	f000 8089 	beq.w	80112f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80111de:	69bb      	ldr	r3, [r7, #24]
 80111e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d10d      	bne.n	8011202 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 80111e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111ea:	b672      	cpsid	i
 80111ec:	f383 8811 	msr	BASEPRI, r3
 80111f0:	f3bf 8f6f 	isb	sy
 80111f4:	f3bf 8f4f 	dsb	sy
 80111f8:	b662      	cpsie	i
 80111fa:	60fb      	str	r3, [r7, #12]
}
 80111fc:	bf00      	nop
 80111fe:	bf00      	nop
 8011200:	e7fd      	b.n	80111fe <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011202:	69bb      	ldr	r3, [r7, #24]
 8011204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011206:	683a      	ldr	r2, [r7, #0]
 8011208:	429a      	cmp	r2, r3
 801120a:	d902      	bls.n	8011212 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801120c:	683b      	ldr	r3, [r7, #0]
 801120e:	61fb      	str	r3, [r7, #28]
 8011210:	e002      	b.n	8011218 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011212:	69bb      	ldr	r3, [r7, #24]
 8011214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011216:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011218:	69bb      	ldr	r3, [r7, #24]
 801121a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801121c:	69fa      	ldr	r2, [r7, #28]
 801121e:	429a      	cmp	r2, r3
 8011220:	d066      	beq.n	80112f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011222:	69bb      	ldr	r3, [r7, #24]
 8011224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011226:	697a      	ldr	r2, [r7, #20]
 8011228:	429a      	cmp	r2, r3
 801122a:	d161      	bne.n	80112f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801122c:	4b32      	ldr	r3, [pc, #200]	@ (80112f8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	69ba      	ldr	r2, [r7, #24]
 8011232:	429a      	cmp	r2, r3
 8011234:	d10d      	bne.n	8011252 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8011236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801123a:	b672      	cpsid	i
 801123c:	f383 8811 	msr	BASEPRI, r3
 8011240:	f3bf 8f6f 	isb	sy
 8011244:	f3bf 8f4f 	dsb	sy
 8011248:	b662      	cpsie	i
 801124a:	60bb      	str	r3, [r7, #8]
}
 801124c:	bf00      	nop
 801124e:	bf00      	nop
 8011250:	e7fd      	b.n	801124e <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011252:	69bb      	ldr	r3, [r7, #24]
 8011254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011256:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011258:	69bb      	ldr	r3, [r7, #24]
 801125a:	69fa      	ldr	r2, [r7, #28]
 801125c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801125e:	69bb      	ldr	r3, [r7, #24]
 8011260:	699b      	ldr	r3, [r3, #24]
 8011262:	2b00      	cmp	r3, #0
 8011264:	db04      	blt.n	8011270 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011266:	69fb      	ldr	r3, [r7, #28]
 8011268:	f1c3 0207 	rsb	r2, r3, #7
 801126c:	69bb      	ldr	r3, [r7, #24]
 801126e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011270:	69bb      	ldr	r3, [r7, #24]
 8011272:	6959      	ldr	r1, [r3, #20]
 8011274:	693a      	ldr	r2, [r7, #16]
 8011276:	4613      	mov	r3, r2
 8011278:	009b      	lsls	r3, r3, #2
 801127a:	4413      	add	r3, r2
 801127c:	009b      	lsls	r3, r3, #2
 801127e:	4a1f      	ldr	r2, [pc, #124]	@ (80112fc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011280:	4413      	add	r3, r2
 8011282:	4299      	cmp	r1, r3
 8011284:	d134      	bne.n	80112f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011286:	69bb      	ldr	r3, [r7, #24]
 8011288:	3304      	adds	r3, #4
 801128a:	4618      	mov	r0, r3
 801128c:	f7fe f838 	bl	800f300 <uxListRemove>
 8011290:	4603      	mov	r3, r0
 8011292:	2b00      	cmp	r3, #0
 8011294:	d115      	bne.n	80112c2 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011296:	69bb      	ldr	r3, [r7, #24]
 8011298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801129a:	4918      	ldr	r1, [pc, #96]	@ (80112fc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801129c:	4613      	mov	r3, r2
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	4413      	add	r3, r2
 80112a2:	009b      	lsls	r3, r3, #2
 80112a4:	440b      	add	r3, r1
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d10a      	bne.n	80112c2 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 80112ac:	69bb      	ldr	r3, [r7, #24]
 80112ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112b0:	2201      	movs	r2, #1
 80112b2:	fa02 f303 	lsl.w	r3, r2, r3
 80112b6:	43da      	mvns	r2, r3
 80112b8:	4b11      	ldr	r3, [pc, #68]	@ (8011300 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	4013      	ands	r3, r2
 80112be:	4a10      	ldr	r2, [pc, #64]	@ (8011300 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80112c0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80112c2:	69bb      	ldr	r3, [r7, #24]
 80112c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112c6:	2201      	movs	r2, #1
 80112c8:	409a      	lsls	r2, r3
 80112ca:	4b0d      	ldr	r3, [pc, #52]	@ (8011300 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	4313      	orrs	r3, r2
 80112d0:	4a0b      	ldr	r2, [pc, #44]	@ (8011300 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80112d2:	6013      	str	r3, [r2, #0]
 80112d4:	69bb      	ldr	r3, [r7, #24]
 80112d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112d8:	4613      	mov	r3, r2
 80112da:	009b      	lsls	r3, r3, #2
 80112dc:	4413      	add	r3, r2
 80112de:	009b      	lsls	r3, r3, #2
 80112e0:	4a06      	ldr	r2, [pc, #24]	@ (80112fc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80112e2:	441a      	add	r2, r3
 80112e4:	69bb      	ldr	r3, [r7, #24]
 80112e6:	3304      	adds	r3, #4
 80112e8:	4619      	mov	r1, r3
 80112ea:	4610      	mov	r0, r2
 80112ec:	f7fd ffab 	bl	800f246 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80112f0:	bf00      	nop
 80112f2:	3720      	adds	r7, #32
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	20003254 	.word	0x20003254
 80112fc:	20003258 	.word	0x20003258
 8011300:	2000335c 	.word	0x2000335c

08011304 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011304:	b480      	push	{r7}
 8011306:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011308:	4b07      	ldr	r3, [pc, #28]	@ (8011328 <pvTaskIncrementMutexHeldCount+0x24>)
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d004      	beq.n	801131a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011310:	4b05      	ldr	r3, [pc, #20]	@ (8011328 <pvTaskIncrementMutexHeldCount+0x24>)
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011316:	3201      	adds	r2, #1
 8011318:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801131a:	4b03      	ldr	r3, [pc, #12]	@ (8011328 <pvTaskIncrementMutexHeldCount+0x24>)
 801131c:	681b      	ldr	r3, [r3, #0]
	}
 801131e:	4618      	mov	r0, r3
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr
 8011328:	20003254 	.word	0x20003254

0801132c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b084      	sub	sp, #16
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
 8011334:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011336:	4b29      	ldr	r3, [pc, #164]	@ (80113dc <prvAddCurrentTaskToDelayedList+0xb0>)
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801133c:	4b28      	ldr	r3, [pc, #160]	@ (80113e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	3304      	adds	r3, #4
 8011342:	4618      	mov	r0, r3
 8011344:	f7fd ffdc 	bl	800f300 <uxListRemove>
 8011348:	4603      	mov	r3, r0
 801134a:	2b00      	cmp	r3, #0
 801134c:	d10b      	bne.n	8011366 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801134e:	4b24      	ldr	r3, [pc, #144]	@ (80113e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011354:	2201      	movs	r2, #1
 8011356:	fa02 f303 	lsl.w	r3, r2, r3
 801135a:	43da      	mvns	r2, r3
 801135c:	4b21      	ldr	r3, [pc, #132]	@ (80113e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	4013      	ands	r3, r2
 8011362:	4a20      	ldr	r2, [pc, #128]	@ (80113e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011364:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	f1b3 3fff 	cmp.w	r3, #4294967295
 801136c:	d10a      	bne.n	8011384 <prvAddCurrentTaskToDelayedList+0x58>
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	2b00      	cmp	r3, #0
 8011372:	d007      	beq.n	8011384 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011374:	4b1a      	ldr	r3, [pc, #104]	@ (80113e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	3304      	adds	r3, #4
 801137a:	4619      	mov	r1, r3
 801137c:	481a      	ldr	r0, [pc, #104]	@ (80113e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801137e:	f7fd ff62 	bl	800f246 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011382:	e026      	b.n	80113d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011384:	68fa      	ldr	r2, [r7, #12]
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	4413      	add	r3, r2
 801138a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801138c:	4b14      	ldr	r3, [pc, #80]	@ (80113e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	68ba      	ldr	r2, [r7, #8]
 8011392:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011394:	68ba      	ldr	r2, [r7, #8]
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	429a      	cmp	r2, r3
 801139a:	d209      	bcs.n	80113b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801139c:	4b13      	ldr	r3, [pc, #76]	@ (80113ec <prvAddCurrentTaskToDelayedList+0xc0>)
 801139e:	681a      	ldr	r2, [r3, #0]
 80113a0:	4b0f      	ldr	r3, [pc, #60]	@ (80113e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	3304      	adds	r3, #4
 80113a6:	4619      	mov	r1, r3
 80113a8:	4610      	mov	r0, r2
 80113aa:	f7fd ff70 	bl	800f28e <vListInsert>
}
 80113ae:	e010      	b.n	80113d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80113b0:	4b0f      	ldr	r3, [pc, #60]	@ (80113f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80113b2:	681a      	ldr	r2, [r3, #0]
 80113b4:	4b0a      	ldr	r3, [pc, #40]	@ (80113e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	3304      	adds	r3, #4
 80113ba:	4619      	mov	r1, r3
 80113bc:	4610      	mov	r0, r2
 80113be:	f7fd ff66 	bl	800f28e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80113c2:	4b0c      	ldr	r3, [pc, #48]	@ (80113f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	68ba      	ldr	r2, [r7, #8]
 80113c8:	429a      	cmp	r2, r3
 80113ca:	d202      	bcs.n	80113d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80113cc:	4a09      	ldr	r2, [pc, #36]	@ (80113f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80113ce:	68bb      	ldr	r3, [r7, #8]
 80113d0:	6013      	str	r3, [r2, #0]
}
 80113d2:	bf00      	nop
 80113d4:	3710      	adds	r7, #16
 80113d6:	46bd      	mov	sp, r7
 80113d8:	bd80      	pop	{r7, pc}
 80113da:	bf00      	nop
 80113dc:	20003358 	.word	0x20003358
 80113e0:	20003254 	.word	0x20003254
 80113e4:	2000335c 	.word	0x2000335c
 80113e8:	20003340 	.word	0x20003340
 80113ec:	20003310 	.word	0x20003310
 80113f0:	2000330c 	.word	0x2000330c
 80113f4:	20003374 	.word	0x20003374

080113f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80113f8:	b480      	push	{r7}
 80113fa:	b085      	sub	sp, #20
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	60f8      	str	r0, [r7, #12]
 8011400:	60b9      	str	r1, [r7, #8]
 8011402:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	3b04      	subs	r3, #4
 8011408:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	3b04      	subs	r3, #4
 8011416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011418:	68bb      	ldr	r3, [r7, #8]
 801141a:	f023 0201 	bic.w	r2, r3, #1
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	3b04      	subs	r3, #4
 8011426:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011428:	4a0c      	ldr	r2, [pc, #48]	@ (801145c <pxPortInitialiseStack+0x64>)
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	3b14      	subs	r3, #20
 8011432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011434:	687a      	ldr	r2, [r7, #4]
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	3b04      	subs	r3, #4
 801143e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	f06f 0202 	mvn.w	r2, #2
 8011446:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	3b20      	subs	r3, #32
 801144c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801144e:	68fb      	ldr	r3, [r7, #12]
}
 8011450:	4618      	mov	r0, r3
 8011452:	3714      	adds	r7, #20
 8011454:	46bd      	mov	sp, r7
 8011456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145a:	4770      	bx	lr
 801145c:	08011461 	.word	0x08011461

08011460 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011460:	b480      	push	{r7}
 8011462:	b085      	sub	sp, #20
 8011464:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011466:	2300      	movs	r3, #0
 8011468:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801146a:	4b15      	ldr	r3, [pc, #84]	@ (80114c0 <prvTaskExitError+0x60>)
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011472:	d00d      	beq.n	8011490 <prvTaskExitError+0x30>
	__asm volatile
 8011474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011478:	b672      	cpsid	i
 801147a:	f383 8811 	msr	BASEPRI, r3
 801147e:	f3bf 8f6f 	isb	sy
 8011482:	f3bf 8f4f 	dsb	sy
 8011486:	b662      	cpsie	i
 8011488:	60fb      	str	r3, [r7, #12]
}
 801148a:	bf00      	nop
 801148c:	bf00      	nop
 801148e:	e7fd      	b.n	801148c <prvTaskExitError+0x2c>
	__asm volatile
 8011490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011494:	b672      	cpsid	i
 8011496:	f383 8811 	msr	BASEPRI, r3
 801149a:	f3bf 8f6f 	isb	sy
 801149e:	f3bf 8f4f 	dsb	sy
 80114a2:	b662      	cpsie	i
 80114a4:	60bb      	str	r3, [r7, #8]
}
 80114a6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80114a8:	bf00      	nop
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d0fc      	beq.n	80114aa <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80114b0:	bf00      	nop
 80114b2:	bf00      	nop
 80114b4:	3714      	adds	r7, #20
 80114b6:	46bd      	mov	sp, r7
 80114b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114bc:	4770      	bx	lr
 80114be:	bf00      	nop
 80114c0:	20000010 	.word	0x20000010
	...

080114d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80114d0:	4b07      	ldr	r3, [pc, #28]	@ (80114f0 <pxCurrentTCBConst2>)
 80114d2:	6819      	ldr	r1, [r3, #0]
 80114d4:	6808      	ldr	r0, [r1, #0]
 80114d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114da:	f380 8809 	msr	PSP, r0
 80114de:	f3bf 8f6f 	isb	sy
 80114e2:	f04f 0000 	mov.w	r0, #0
 80114e6:	f380 8811 	msr	BASEPRI, r0
 80114ea:	4770      	bx	lr
 80114ec:	f3af 8000 	nop.w

080114f0 <pxCurrentTCBConst2>:
 80114f0:	20003254 	.word	0x20003254
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80114f4:	bf00      	nop
 80114f6:	bf00      	nop

080114f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80114f8:	4808      	ldr	r0, [pc, #32]	@ (801151c <prvPortStartFirstTask+0x24>)
 80114fa:	6800      	ldr	r0, [r0, #0]
 80114fc:	6800      	ldr	r0, [r0, #0]
 80114fe:	f380 8808 	msr	MSP, r0
 8011502:	f04f 0000 	mov.w	r0, #0
 8011506:	f380 8814 	msr	CONTROL, r0
 801150a:	b662      	cpsie	i
 801150c:	b661      	cpsie	f
 801150e:	f3bf 8f4f 	dsb	sy
 8011512:	f3bf 8f6f 	isb	sy
 8011516:	df00      	svc	0
 8011518:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801151a:	bf00      	nop
 801151c:	e000ed08 	.word	0xe000ed08

08011520 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b084      	sub	sp, #16
 8011524:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011526:	4b37      	ldr	r3, [pc, #220]	@ (8011604 <xPortStartScheduler+0xe4>)
 8011528:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	781b      	ldrb	r3, [r3, #0]
 801152e:	b2db      	uxtb	r3, r3
 8011530:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	22ff      	movs	r2, #255	@ 0xff
 8011536:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	781b      	ldrb	r3, [r3, #0]
 801153c:	b2db      	uxtb	r3, r3
 801153e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011540:	78fb      	ldrb	r3, [r7, #3]
 8011542:	b2db      	uxtb	r3, r3
 8011544:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011548:	b2da      	uxtb	r2, r3
 801154a:	4b2f      	ldr	r3, [pc, #188]	@ (8011608 <xPortStartScheduler+0xe8>)
 801154c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801154e:	4b2f      	ldr	r3, [pc, #188]	@ (801160c <xPortStartScheduler+0xec>)
 8011550:	2207      	movs	r2, #7
 8011552:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011554:	e009      	b.n	801156a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8011556:	4b2d      	ldr	r3, [pc, #180]	@ (801160c <xPortStartScheduler+0xec>)
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	3b01      	subs	r3, #1
 801155c:	4a2b      	ldr	r2, [pc, #172]	@ (801160c <xPortStartScheduler+0xec>)
 801155e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011560:	78fb      	ldrb	r3, [r7, #3]
 8011562:	b2db      	uxtb	r3, r3
 8011564:	005b      	lsls	r3, r3, #1
 8011566:	b2db      	uxtb	r3, r3
 8011568:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801156a:	78fb      	ldrb	r3, [r7, #3]
 801156c:	b2db      	uxtb	r3, r3
 801156e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011572:	2b80      	cmp	r3, #128	@ 0x80
 8011574:	d0ef      	beq.n	8011556 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011576:	4b25      	ldr	r3, [pc, #148]	@ (801160c <xPortStartScheduler+0xec>)
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	f1c3 0307 	rsb	r3, r3, #7
 801157e:	2b04      	cmp	r3, #4
 8011580:	d00d      	beq.n	801159e <xPortStartScheduler+0x7e>
	__asm volatile
 8011582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011586:	b672      	cpsid	i
 8011588:	f383 8811 	msr	BASEPRI, r3
 801158c:	f3bf 8f6f 	isb	sy
 8011590:	f3bf 8f4f 	dsb	sy
 8011594:	b662      	cpsie	i
 8011596:	60bb      	str	r3, [r7, #8]
}
 8011598:	bf00      	nop
 801159a:	bf00      	nop
 801159c:	e7fd      	b.n	801159a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801159e:	4b1b      	ldr	r3, [pc, #108]	@ (801160c <xPortStartScheduler+0xec>)
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	021b      	lsls	r3, r3, #8
 80115a4:	4a19      	ldr	r2, [pc, #100]	@ (801160c <xPortStartScheduler+0xec>)
 80115a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80115a8:	4b18      	ldr	r3, [pc, #96]	@ (801160c <xPortStartScheduler+0xec>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80115b0:	4a16      	ldr	r2, [pc, #88]	@ (801160c <xPortStartScheduler+0xec>)
 80115b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	b2da      	uxtb	r2, r3
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80115bc:	4b14      	ldr	r3, [pc, #80]	@ (8011610 <xPortStartScheduler+0xf0>)
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	4a13      	ldr	r2, [pc, #76]	@ (8011610 <xPortStartScheduler+0xf0>)
 80115c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80115c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80115c8:	4b11      	ldr	r3, [pc, #68]	@ (8011610 <xPortStartScheduler+0xf0>)
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	4a10      	ldr	r2, [pc, #64]	@ (8011610 <xPortStartScheduler+0xf0>)
 80115ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80115d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80115d4:	f000 f8dc 	bl	8011790 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80115d8:	4b0e      	ldr	r3, [pc, #56]	@ (8011614 <xPortStartScheduler+0xf4>)
 80115da:	2200      	movs	r2, #0
 80115dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80115de:	f000 f8fb 	bl	80117d8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80115e2:	4b0d      	ldr	r3, [pc, #52]	@ (8011618 <xPortStartScheduler+0xf8>)
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	4a0c      	ldr	r2, [pc, #48]	@ (8011618 <xPortStartScheduler+0xf8>)
 80115e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80115ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80115ee:	f7ff ff83 	bl	80114f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80115f2:	f7ff fa3b 	bl	8010a6c <vTaskSwitchContext>
	prvTaskExitError();
 80115f6:	f7ff ff33 	bl	8011460 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80115fa:	2300      	movs	r3, #0
}
 80115fc:	4618      	mov	r0, r3
 80115fe:	3710      	adds	r7, #16
 8011600:	46bd      	mov	sp, r7
 8011602:	bd80      	pop	{r7, pc}
 8011604:	e000e400 	.word	0xe000e400
 8011608:	20003380 	.word	0x20003380
 801160c:	20003384 	.word	0x20003384
 8011610:	e000ed20 	.word	0xe000ed20
 8011614:	20000010 	.word	0x20000010
 8011618:	e000ef34 	.word	0xe000ef34

0801161c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801161c:	b480      	push	{r7}
 801161e:	b083      	sub	sp, #12
 8011620:	af00      	add	r7, sp, #0
	__asm volatile
 8011622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011626:	b672      	cpsid	i
 8011628:	f383 8811 	msr	BASEPRI, r3
 801162c:	f3bf 8f6f 	isb	sy
 8011630:	f3bf 8f4f 	dsb	sy
 8011634:	b662      	cpsie	i
 8011636:	607b      	str	r3, [r7, #4]
}
 8011638:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801163a:	4b11      	ldr	r3, [pc, #68]	@ (8011680 <vPortEnterCritical+0x64>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	3301      	adds	r3, #1
 8011640:	4a0f      	ldr	r2, [pc, #60]	@ (8011680 <vPortEnterCritical+0x64>)
 8011642:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011644:	4b0e      	ldr	r3, [pc, #56]	@ (8011680 <vPortEnterCritical+0x64>)
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	2b01      	cmp	r3, #1
 801164a:	d112      	bne.n	8011672 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801164c:	4b0d      	ldr	r3, [pc, #52]	@ (8011684 <vPortEnterCritical+0x68>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	b2db      	uxtb	r3, r3
 8011652:	2b00      	cmp	r3, #0
 8011654:	d00d      	beq.n	8011672 <vPortEnterCritical+0x56>
	__asm volatile
 8011656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801165a:	b672      	cpsid	i
 801165c:	f383 8811 	msr	BASEPRI, r3
 8011660:	f3bf 8f6f 	isb	sy
 8011664:	f3bf 8f4f 	dsb	sy
 8011668:	b662      	cpsie	i
 801166a:	603b      	str	r3, [r7, #0]
}
 801166c:	bf00      	nop
 801166e:	bf00      	nop
 8011670:	e7fd      	b.n	801166e <vPortEnterCritical+0x52>
	}
}
 8011672:	bf00      	nop
 8011674:	370c      	adds	r7, #12
 8011676:	46bd      	mov	sp, r7
 8011678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167c:	4770      	bx	lr
 801167e:	bf00      	nop
 8011680:	20000010 	.word	0x20000010
 8011684:	e000ed04 	.word	0xe000ed04

08011688 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011688:	b480      	push	{r7}
 801168a:	b083      	sub	sp, #12
 801168c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801168e:	4b13      	ldr	r3, [pc, #76]	@ (80116dc <vPortExitCritical+0x54>)
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	2b00      	cmp	r3, #0
 8011694:	d10d      	bne.n	80116b2 <vPortExitCritical+0x2a>
	__asm volatile
 8011696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801169a:	b672      	cpsid	i
 801169c:	f383 8811 	msr	BASEPRI, r3
 80116a0:	f3bf 8f6f 	isb	sy
 80116a4:	f3bf 8f4f 	dsb	sy
 80116a8:	b662      	cpsie	i
 80116aa:	607b      	str	r3, [r7, #4]
}
 80116ac:	bf00      	nop
 80116ae:	bf00      	nop
 80116b0:	e7fd      	b.n	80116ae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80116b2:	4b0a      	ldr	r3, [pc, #40]	@ (80116dc <vPortExitCritical+0x54>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	3b01      	subs	r3, #1
 80116b8:	4a08      	ldr	r2, [pc, #32]	@ (80116dc <vPortExitCritical+0x54>)
 80116ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80116bc:	4b07      	ldr	r3, [pc, #28]	@ (80116dc <vPortExitCritical+0x54>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d105      	bne.n	80116d0 <vPortExitCritical+0x48>
 80116c4:	2300      	movs	r3, #0
 80116c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80116c8:	683b      	ldr	r3, [r7, #0]
 80116ca:	f383 8811 	msr	BASEPRI, r3
}
 80116ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80116d0:	bf00      	nop
 80116d2:	370c      	adds	r7, #12
 80116d4:	46bd      	mov	sp, r7
 80116d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116da:	4770      	bx	lr
 80116dc:	20000010 	.word	0x20000010

080116e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80116e0:	f3ef 8009 	mrs	r0, PSP
 80116e4:	f3bf 8f6f 	isb	sy
 80116e8:	4b15      	ldr	r3, [pc, #84]	@ (8011740 <pxCurrentTCBConst>)
 80116ea:	681a      	ldr	r2, [r3, #0]
 80116ec:	f01e 0f10 	tst.w	lr, #16
 80116f0:	bf08      	it	eq
 80116f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80116f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116fa:	6010      	str	r0, [r2, #0]
 80116fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011700:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011704:	b672      	cpsid	i
 8011706:	f380 8811 	msr	BASEPRI, r0
 801170a:	f3bf 8f4f 	dsb	sy
 801170e:	f3bf 8f6f 	isb	sy
 8011712:	b662      	cpsie	i
 8011714:	f7ff f9aa 	bl	8010a6c <vTaskSwitchContext>
 8011718:	f04f 0000 	mov.w	r0, #0
 801171c:	f380 8811 	msr	BASEPRI, r0
 8011720:	bc09      	pop	{r0, r3}
 8011722:	6819      	ldr	r1, [r3, #0]
 8011724:	6808      	ldr	r0, [r1, #0]
 8011726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801172a:	f01e 0f10 	tst.w	lr, #16
 801172e:	bf08      	it	eq
 8011730:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011734:	f380 8809 	msr	PSP, r0
 8011738:	f3bf 8f6f 	isb	sy
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop

08011740 <pxCurrentTCBConst>:
 8011740:	20003254 	.word	0x20003254
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011744:	bf00      	nop
 8011746:	bf00      	nop

08011748 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b082      	sub	sp, #8
 801174c:	af00      	add	r7, sp, #0
	__asm volatile
 801174e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011752:	b672      	cpsid	i
 8011754:	f383 8811 	msr	BASEPRI, r3
 8011758:	f3bf 8f6f 	isb	sy
 801175c:	f3bf 8f4f 	dsb	sy
 8011760:	b662      	cpsie	i
 8011762:	607b      	str	r3, [r7, #4]
}
 8011764:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011766:	f7ff f8c5 	bl	80108f4 <xTaskIncrementTick>
 801176a:	4603      	mov	r3, r0
 801176c:	2b00      	cmp	r3, #0
 801176e:	d003      	beq.n	8011778 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011770:	4b06      	ldr	r3, [pc, #24]	@ (801178c <SysTick_Handler+0x44>)
 8011772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011776:	601a      	str	r2, [r3, #0]
 8011778:	2300      	movs	r3, #0
 801177a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801177c:	683b      	ldr	r3, [r7, #0]
 801177e:	f383 8811 	msr	BASEPRI, r3
}
 8011782:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011784:	bf00      	nop
 8011786:	3708      	adds	r7, #8
 8011788:	46bd      	mov	sp, r7
 801178a:	bd80      	pop	{r7, pc}
 801178c:	e000ed04 	.word	0xe000ed04

08011790 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011790:	b480      	push	{r7}
 8011792:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011794:	4b0b      	ldr	r3, [pc, #44]	@ (80117c4 <vPortSetupTimerInterrupt+0x34>)
 8011796:	2200      	movs	r2, #0
 8011798:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801179a:	4b0b      	ldr	r3, [pc, #44]	@ (80117c8 <vPortSetupTimerInterrupt+0x38>)
 801179c:	2200      	movs	r2, #0
 801179e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80117a0:	4b0a      	ldr	r3, [pc, #40]	@ (80117cc <vPortSetupTimerInterrupt+0x3c>)
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	4a0a      	ldr	r2, [pc, #40]	@ (80117d0 <vPortSetupTimerInterrupt+0x40>)
 80117a6:	fba2 2303 	umull	r2, r3, r2, r3
 80117aa:	099b      	lsrs	r3, r3, #6
 80117ac:	4a09      	ldr	r2, [pc, #36]	@ (80117d4 <vPortSetupTimerInterrupt+0x44>)
 80117ae:	3b01      	subs	r3, #1
 80117b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80117b2:	4b04      	ldr	r3, [pc, #16]	@ (80117c4 <vPortSetupTimerInterrupt+0x34>)
 80117b4:	2207      	movs	r2, #7
 80117b6:	601a      	str	r2, [r3, #0]
}
 80117b8:	bf00      	nop
 80117ba:	46bd      	mov	sp, r7
 80117bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop
 80117c4:	e000e010 	.word	0xe000e010
 80117c8:	e000e018 	.word	0xe000e018
 80117cc:	20000004 	.word	0x20000004
 80117d0:	10624dd3 	.word	0x10624dd3
 80117d4:	e000e014 	.word	0xe000e014

080117d8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80117d8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80117e8 <vPortEnableVFP+0x10>
 80117dc:	6801      	ldr	r1, [r0, #0]
 80117de:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80117e2:	6001      	str	r1, [r0, #0]
 80117e4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80117e6:	bf00      	nop
 80117e8:	e000ed88 	.word	0xe000ed88

080117ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80117ec:	b480      	push	{r7}
 80117ee:	b085      	sub	sp, #20
 80117f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80117f2:	f3ef 8305 	mrs	r3, IPSR
 80117f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	2b0f      	cmp	r3, #15
 80117fc:	d917      	bls.n	801182e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80117fe:	4a1a      	ldr	r2, [pc, #104]	@ (8011868 <vPortValidateInterruptPriority+0x7c>)
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	4413      	add	r3, r2
 8011804:	781b      	ldrb	r3, [r3, #0]
 8011806:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011808:	4b18      	ldr	r3, [pc, #96]	@ (801186c <vPortValidateInterruptPriority+0x80>)
 801180a:	781b      	ldrb	r3, [r3, #0]
 801180c:	7afa      	ldrb	r2, [r7, #11]
 801180e:	429a      	cmp	r2, r3
 8011810:	d20d      	bcs.n	801182e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8011812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011816:	b672      	cpsid	i
 8011818:	f383 8811 	msr	BASEPRI, r3
 801181c:	f3bf 8f6f 	isb	sy
 8011820:	f3bf 8f4f 	dsb	sy
 8011824:	b662      	cpsie	i
 8011826:	607b      	str	r3, [r7, #4]
}
 8011828:	bf00      	nop
 801182a:	bf00      	nop
 801182c:	e7fd      	b.n	801182a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801182e:	4b10      	ldr	r3, [pc, #64]	@ (8011870 <vPortValidateInterruptPriority+0x84>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011836:	4b0f      	ldr	r3, [pc, #60]	@ (8011874 <vPortValidateInterruptPriority+0x88>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	429a      	cmp	r2, r3
 801183c:	d90d      	bls.n	801185a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801183e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011842:	b672      	cpsid	i
 8011844:	f383 8811 	msr	BASEPRI, r3
 8011848:	f3bf 8f6f 	isb	sy
 801184c:	f3bf 8f4f 	dsb	sy
 8011850:	b662      	cpsie	i
 8011852:	603b      	str	r3, [r7, #0]
}
 8011854:	bf00      	nop
 8011856:	bf00      	nop
 8011858:	e7fd      	b.n	8011856 <vPortValidateInterruptPriority+0x6a>
	}
 801185a:	bf00      	nop
 801185c:	3714      	adds	r7, #20
 801185e:	46bd      	mov	sp, r7
 8011860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011864:	4770      	bx	lr
 8011866:	bf00      	nop
 8011868:	e000e3f0 	.word	0xe000e3f0
 801186c:	20003380 	.word	0x20003380
 8011870:	e000ed0c 	.word	0xe000ed0c
 8011874:	20003384 	.word	0x20003384

08011878 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b08a      	sub	sp, #40	@ 0x28
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011880:	2300      	movs	r3, #0
 8011882:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011884:	f7fe ff66 	bl	8010754 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011888:	4b5f      	ldr	r3, [pc, #380]	@ (8011a08 <pvPortMalloc+0x190>)
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	2b00      	cmp	r3, #0
 801188e:	d101      	bne.n	8011894 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011890:	f000 f924 	bl	8011adc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011894:	4b5d      	ldr	r3, [pc, #372]	@ (8011a0c <pvPortMalloc+0x194>)
 8011896:	681a      	ldr	r2, [r3, #0]
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	4013      	ands	r3, r2
 801189c:	2b00      	cmp	r3, #0
 801189e:	f040 8094 	bne.w	80119ca <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d020      	beq.n	80118ea <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80118a8:	2208      	movs	r2, #8
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	4413      	add	r3, r2
 80118ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	f003 0307 	and.w	r3, r3, #7
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d017      	beq.n	80118ea <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	f023 0307 	bic.w	r3, r3, #7
 80118c0:	3308      	adds	r3, #8
 80118c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	f003 0307 	and.w	r3, r3, #7
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d00d      	beq.n	80118ea <pvPortMalloc+0x72>
	__asm volatile
 80118ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118d2:	b672      	cpsid	i
 80118d4:	f383 8811 	msr	BASEPRI, r3
 80118d8:	f3bf 8f6f 	isb	sy
 80118dc:	f3bf 8f4f 	dsb	sy
 80118e0:	b662      	cpsie	i
 80118e2:	617b      	str	r3, [r7, #20]
}
 80118e4:	bf00      	nop
 80118e6:	bf00      	nop
 80118e8:	e7fd      	b.n	80118e6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d06c      	beq.n	80119ca <pvPortMalloc+0x152>
 80118f0:	4b47      	ldr	r3, [pc, #284]	@ (8011a10 <pvPortMalloc+0x198>)
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	687a      	ldr	r2, [r7, #4]
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d867      	bhi.n	80119ca <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80118fa:	4b46      	ldr	r3, [pc, #280]	@ (8011a14 <pvPortMalloc+0x19c>)
 80118fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80118fe:	4b45      	ldr	r3, [pc, #276]	@ (8011a14 <pvPortMalloc+0x19c>)
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011904:	e004      	b.n	8011910 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8011906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011908:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801190a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011912:	685b      	ldr	r3, [r3, #4]
 8011914:	687a      	ldr	r2, [r7, #4]
 8011916:	429a      	cmp	r2, r3
 8011918:	d903      	bls.n	8011922 <pvPortMalloc+0xaa>
 801191a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d1f1      	bne.n	8011906 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011922:	4b39      	ldr	r3, [pc, #228]	@ (8011a08 <pvPortMalloc+0x190>)
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011928:	429a      	cmp	r2, r3
 801192a:	d04e      	beq.n	80119ca <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801192c:	6a3b      	ldr	r3, [r7, #32]
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	2208      	movs	r2, #8
 8011932:	4413      	add	r3, r2
 8011934:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011938:	681a      	ldr	r2, [r3, #0]
 801193a:	6a3b      	ldr	r3, [r7, #32]
 801193c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011940:	685a      	ldr	r2, [r3, #4]
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	1ad2      	subs	r2, r2, r3
 8011946:	2308      	movs	r3, #8
 8011948:	005b      	lsls	r3, r3, #1
 801194a:	429a      	cmp	r2, r3
 801194c:	d922      	bls.n	8011994 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801194e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	4413      	add	r3, r2
 8011954:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011956:	69bb      	ldr	r3, [r7, #24]
 8011958:	f003 0307 	and.w	r3, r3, #7
 801195c:	2b00      	cmp	r3, #0
 801195e:	d00d      	beq.n	801197c <pvPortMalloc+0x104>
	__asm volatile
 8011960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011964:	b672      	cpsid	i
 8011966:	f383 8811 	msr	BASEPRI, r3
 801196a:	f3bf 8f6f 	isb	sy
 801196e:	f3bf 8f4f 	dsb	sy
 8011972:	b662      	cpsie	i
 8011974:	613b      	str	r3, [r7, #16]
}
 8011976:	bf00      	nop
 8011978:	bf00      	nop
 801197a:	e7fd      	b.n	8011978 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801197c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801197e:	685a      	ldr	r2, [r3, #4]
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	1ad2      	subs	r2, r2, r3
 8011984:	69bb      	ldr	r3, [r7, #24]
 8011986:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801198a:	687a      	ldr	r2, [r7, #4]
 801198c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801198e:	69b8      	ldr	r0, [r7, #24]
 8011990:	f000 f906 	bl	8011ba0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011994:	4b1e      	ldr	r3, [pc, #120]	@ (8011a10 <pvPortMalloc+0x198>)
 8011996:	681a      	ldr	r2, [r3, #0]
 8011998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801199a:	685b      	ldr	r3, [r3, #4]
 801199c:	1ad3      	subs	r3, r2, r3
 801199e:	4a1c      	ldr	r2, [pc, #112]	@ (8011a10 <pvPortMalloc+0x198>)
 80119a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80119a2:	4b1b      	ldr	r3, [pc, #108]	@ (8011a10 <pvPortMalloc+0x198>)
 80119a4:	681a      	ldr	r2, [r3, #0]
 80119a6:	4b1c      	ldr	r3, [pc, #112]	@ (8011a18 <pvPortMalloc+0x1a0>)
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d203      	bcs.n	80119b6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80119ae:	4b18      	ldr	r3, [pc, #96]	@ (8011a10 <pvPortMalloc+0x198>)
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	4a19      	ldr	r2, [pc, #100]	@ (8011a18 <pvPortMalloc+0x1a0>)
 80119b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80119b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119b8:	685a      	ldr	r2, [r3, #4]
 80119ba:	4b14      	ldr	r3, [pc, #80]	@ (8011a0c <pvPortMalloc+0x194>)
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	431a      	orrs	r2, r3
 80119c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80119c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119c6:	2200      	movs	r2, #0
 80119c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80119ca:	f7fe fed1 	bl	8010770 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80119ce:	69fb      	ldr	r3, [r7, #28]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d101      	bne.n	80119d8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80119d4:	f7f0 fafe 	bl	8001fd4 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80119d8:	69fb      	ldr	r3, [r7, #28]
 80119da:	f003 0307 	and.w	r3, r3, #7
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d00d      	beq.n	80119fe <pvPortMalloc+0x186>
	__asm volatile
 80119e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119e6:	b672      	cpsid	i
 80119e8:	f383 8811 	msr	BASEPRI, r3
 80119ec:	f3bf 8f6f 	isb	sy
 80119f0:	f3bf 8f4f 	dsb	sy
 80119f4:	b662      	cpsie	i
 80119f6:	60fb      	str	r3, [r7, #12]
}
 80119f8:	bf00      	nop
 80119fa:	bf00      	nop
 80119fc:	e7fd      	b.n	80119fa <pvPortMalloc+0x182>
	return pvReturn;
 80119fe:	69fb      	ldr	r3, [r7, #28]
}
 8011a00:	4618      	mov	r0, r3
 8011a02:	3728      	adds	r7, #40	@ 0x28
 8011a04:	46bd      	mov	sp, r7
 8011a06:	bd80      	pop	{r7, pc}
 8011a08:	2000b390 	.word	0x2000b390
 8011a0c:	2000b39c 	.word	0x2000b39c
 8011a10:	2000b394 	.word	0x2000b394
 8011a14:	2000b388 	.word	0x2000b388
 8011a18:	2000b398 	.word	0x2000b398

08011a1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b086      	sub	sp, #24
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d04e      	beq.n	8011acc <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011a2e:	2308      	movs	r3, #8
 8011a30:	425b      	negs	r3, r3
 8011a32:	697a      	ldr	r2, [r7, #20]
 8011a34:	4413      	add	r3, r2
 8011a36:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011a38:	697b      	ldr	r3, [r7, #20]
 8011a3a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011a3c:	693b      	ldr	r3, [r7, #16]
 8011a3e:	685a      	ldr	r2, [r3, #4]
 8011a40:	4b24      	ldr	r3, [pc, #144]	@ (8011ad4 <vPortFree+0xb8>)
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	4013      	ands	r3, r2
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d10d      	bne.n	8011a66 <vPortFree+0x4a>
	__asm volatile
 8011a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a4e:	b672      	cpsid	i
 8011a50:	f383 8811 	msr	BASEPRI, r3
 8011a54:	f3bf 8f6f 	isb	sy
 8011a58:	f3bf 8f4f 	dsb	sy
 8011a5c:	b662      	cpsie	i
 8011a5e:	60fb      	str	r3, [r7, #12]
}
 8011a60:	bf00      	nop
 8011a62:	bf00      	nop
 8011a64:	e7fd      	b.n	8011a62 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d00d      	beq.n	8011a8a <vPortFree+0x6e>
	__asm volatile
 8011a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a72:	b672      	cpsid	i
 8011a74:	f383 8811 	msr	BASEPRI, r3
 8011a78:	f3bf 8f6f 	isb	sy
 8011a7c:	f3bf 8f4f 	dsb	sy
 8011a80:	b662      	cpsie	i
 8011a82:	60bb      	str	r3, [r7, #8]
}
 8011a84:	bf00      	nop
 8011a86:	bf00      	nop
 8011a88:	e7fd      	b.n	8011a86 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011a8a:	693b      	ldr	r3, [r7, #16]
 8011a8c:	685a      	ldr	r2, [r3, #4]
 8011a8e:	4b11      	ldr	r3, [pc, #68]	@ (8011ad4 <vPortFree+0xb8>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	4013      	ands	r3, r2
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d019      	beq.n	8011acc <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011a98:	693b      	ldr	r3, [r7, #16]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d115      	bne.n	8011acc <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011aa0:	693b      	ldr	r3, [r7, #16]
 8011aa2:	685a      	ldr	r2, [r3, #4]
 8011aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8011ad4 <vPortFree+0xb8>)
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	43db      	mvns	r3, r3
 8011aaa:	401a      	ands	r2, r3
 8011aac:	693b      	ldr	r3, [r7, #16]
 8011aae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011ab0:	f7fe fe50 	bl	8010754 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011ab4:	693b      	ldr	r3, [r7, #16]
 8011ab6:	685a      	ldr	r2, [r3, #4]
 8011ab8:	4b07      	ldr	r3, [pc, #28]	@ (8011ad8 <vPortFree+0xbc>)
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	4413      	add	r3, r2
 8011abe:	4a06      	ldr	r2, [pc, #24]	@ (8011ad8 <vPortFree+0xbc>)
 8011ac0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011ac2:	6938      	ldr	r0, [r7, #16]
 8011ac4:	f000 f86c 	bl	8011ba0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8011ac8:	f7fe fe52 	bl	8010770 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011acc:	bf00      	nop
 8011ace:	3718      	adds	r7, #24
 8011ad0:	46bd      	mov	sp, r7
 8011ad2:	bd80      	pop	{r7, pc}
 8011ad4:	2000b39c 	.word	0x2000b39c
 8011ad8:	2000b394 	.word	0x2000b394

08011adc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011adc:	b480      	push	{r7}
 8011ade:	b085      	sub	sp, #20
 8011ae0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011ae6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011ae8:	4b27      	ldr	r3, [pc, #156]	@ (8011b88 <prvHeapInit+0xac>)
 8011aea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	f003 0307 	and.w	r3, r3, #7
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d00c      	beq.n	8011b10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	3307      	adds	r3, #7
 8011afa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	f023 0307 	bic.w	r3, r3, #7
 8011b02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011b04:	68ba      	ldr	r2, [r7, #8]
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	1ad3      	subs	r3, r2, r3
 8011b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8011b88 <prvHeapInit+0xac>)
 8011b0c:	4413      	add	r3, r2
 8011b0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011b14:	4a1d      	ldr	r2, [pc, #116]	@ (8011b8c <prvHeapInit+0xb0>)
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8011b8c <prvHeapInit+0xb0>)
 8011b1c:	2200      	movs	r2, #0
 8011b1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	68ba      	ldr	r2, [r7, #8]
 8011b24:	4413      	add	r3, r2
 8011b26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011b28:	2208      	movs	r2, #8
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	1a9b      	subs	r3, r3, r2
 8011b2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	f023 0307 	bic.w	r3, r3, #7
 8011b36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	4a15      	ldr	r2, [pc, #84]	@ (8011b90 <prvHeapInit+0xb4>)
 8011b3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011b3e:	4b14      	ldr	r3, [pc, #80]	@ (8011b90 <prvHeapInit+0xb4>)
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	2200      	movs	r2, #0
 8011b44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011b46:	4b12      	ldr	r3, [pc, #72]	@ (8011b90 <prvHeapInit+0xb4>)
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	2200      	movs	r2, #0
 8011b4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	68fa      	ldr	r2, [r7, #12]
 8011b56:	1ad2      	subs	r2, r2, r3
 8011b58:	683b      	ldr	r3, [r7, #0]
 8011b5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8011b90 <prvHeapInit+0xb4>)
 8011b5e:	681a      	ldr	r2, [r3, #0]
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011b64:	683b      	ldr	r3, [r7, #0]
 8011b66:	685b      	ldr	r3, [r3, #4]
 8011b68:	4a0a      	ldr	r2, [pc, #40]	@ (8011b94 <prvHeapInit+0xb8>)
 8011b6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011b6c:	683b      	ldr	r3, [r7, #0]
 8011b6e:	685b      	ldr	r3, [r3, #4]
 8011b70:	4a09      	ldr	r2, [pc, #36]	@ (8011b98 <prvHeapInit+0xbc>)
 8011b72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011b74:	4b09      	ldr	r3, [pc, #36]	@ (8011b9c <prvHeapInit+0xc0>)
 8011b76:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011b7a:	601a      	str	r2, [r3, #0]
}
 8011b7c:	bf00      	nop
 8011b7e:	3714      	adds	r7, #20
 8011b80:	46bd      	mov	sp, r7
 8011b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b86:	4770      	bx	lr
 8011b88:	20003388 	.word	0x20003388
 8011b8c:	2000b388 	.word	0x2000b388
 8011b90:	2000b390 	.word	0x2000b390
 8011b94:	2000b398 	.word	0x2000b398
 8011b98:	2000b394 	.word	0x2000b394
 8011b9c:	2000b39c 	.word	0x2000b39c

08011ba0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011ba0:	b480      	push	{r7}
 8011ba2:	b085      	sub	sp, #20
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011ba8:	4b28      	ldr	r3, [pc, #160]	@ (8011c4c <prvInsertBlockIntoFreeList+0xac>)
 8011baa:	60fb      	str	r3, [r7, #12]
 8011bac:	e002      	b.n	8011bb4 <prvInsertBlockIntoFreeList+0x14>
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	60fb      	str	r3, [r7, #12]
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	687a      	ldr	r2, [r7, #4]
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	d8f7      	bhi.n	8011bae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	685b      	ldr	r3, [r3, #4]
 8011bc6:	68ba      	ldr	r2, [r7, #8]
 8011bc8:	4413      	add	r3, r2
 8011bca:	687a      	ldr	r2, [r7, #4]
 8011bcc:	429a      	cmp	r2, r3
 8011bce:	d108      	bne.n	8011be2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	685a      	ldr	r2, [r3, #4]
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	685b      	ldr	r3, [r3, #4]
 8011bd8:	441a      	add	r2, r3
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	685b      	ldr	r3, [r3, #4]
 8011bea:	68ba      	ldr	r2, [r7, #8]
 8011bec:	441a      	add	r2, r3
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	429a      	cmp	r2, r3
 8011bf4:	d118      	bne.n	8011c28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	681a      	ldr	r2, [r3, #0]
 8011bfa:	4b15      	ldr	r3, [pc, #84]	@ (8011c50 <prvInsertBlockIntoFreeList+0xb0>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	429a      	cmp	r2, r3
 8011c00:	d00d      	beq.n	8011c1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	685a      	ldr	r2, [r3, #4]
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	685b      	ldr	r3, [r3, #4]
 8011c0c:	441a      	add	r2, r3
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	681a      	ldr	r2, [r3, #0]
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	601a      	str	r2, [r3, #0]
 8011c1c:	e008      	b.n	8011c30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8011c50 <prvInsertBlockIntoFreeList+0xb0>)
 8011c20:	681a      	ldr	r2, [r3, #0]
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	601a      	str	r2, [r3, #0]
 8011c26:	e003      	b.n	8011c30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	681a      	ldr	r2, [r3, #0]
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011c30:	68fa      	ldr	r2, [r7, #12]
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	429a      	cmp	r2, r3
 8011c36:	d002      	beq.n	8011c3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	687a      	ldr	r2, [r7, #4]
 8011c3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011c3e:	bf00      	nop
 8011c40:	3714      	adds	r7, #20
 8011c42:	46bd      	mov	sp, r7
 8011c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c48:	4770      	bx	lr
 8011c4a:	bf00      	nop
 8011c4c:	2000b388 	.word	0x2000b388
 8011c50:	2000b390 	.word	0x2000b390

08011c54 <atof>:
 8011c54:	2100      	movs	r1, #0
 8011c56:	f000 be07 	b.w	8012868 <strtod>

08011c5a <atoi>:
 8011c5a:	220a      	movs	r2, #10
 8011c5c:	2100      	movs	r1, #0
 8011c5e:	f000 beed 	b.w	8012a3c <strtol>

08011c62 <sulp>:
 8011c62:	b570      	push	{r4, r5, r6, lr}
 8011c64:	4604      	mov	r4, r0
 8011c66:	460d      	mov	r5, r1
 8011c68:	ec45 4b10 	vmov	d0, r4, r5
 8011c6c:	4616      	mov	r6, r2
 8011c6e:	f003 fd2b 	bl	80156c8 <__ulp>
 8011c72:	ec51 0b10 	vmov	r0, r1, d0
 8011c76:	b17e      	cbz	r6, 8011c98 <sulp+0x36>
 8011c78:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011c7c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	dd09      	ble.n	8011c98 <sulp+0x36>
 8011c84:	051b      	lsls	r3, r3, #20
 8011c86:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8011c8a:	2400      	movs	r4, #0
 8011c8c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8011c90:	4622      	mov	r2, r4
 8011c92:	462b      	mov	r3, r5
 8011c94:	f7ee fcd0 	bl	8000638 <__aeabi_dmul>
 8011c98:	ec41 0b10 	vmov	d0, r0, r1
 8011c9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08011ca0 <_strtod_l>:
 8011ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ca4:	b09f      	sub	sp, #124	@ 0x7c
 8011ca6:	460c      	mov	r4, r1
 8011ca8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8011caa:	2200      	movs	r2, #0
 8011cac:	921a      	str	r2, [sp, #104]	@ 0x68
 8011cae:	9005      	str	r0, [sp, #20]
 8011cb0:	f04f 0a00 	mov.w	sl, #0
 8011cb4:	f04f 0b00 	mov.w	fp, #0
 8011cb8:	460a      	mov	r2, r1
 8011cba:	9219      	str	r2, [sp, #100]	@ 0x64
 8011cbc:	7811      	ldrb	r1, [r2, #0]
 8011cbe:	292b      	cmp	r1, #43	@ 0x2b
 8011cc0:	d04a      	beq.n	8011d58 <_strtod_l+0xb8>
 8011cc2:	d838      	bhi.n	8011d36 <_strtod_l+0x96>
 8011cc4:	290d      	cmp	r1, #13
 8011cc6:	d832      	bhi.n	8011d2e <_strtod_l+0x8e>
 8011cc8:	2908      	cmp	r1, #8
 8011cca:	d832      	bhi.n	8011d32 <_strtod_l+0x92>
 8011ccc:	2900      	cmp	r1, #0
 8011cce:	d03b      	beq.n	8011d48 <_strtod_l+0xa8>
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	920e      	str	r2, [sp, #56]	@ 0x38
 8011cd4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8011cd6:	782a      	ldrb	r2, [r5, #0]
 8011cd8:	2a30      	cmp	r2, #48	@ 0x30
 8011cda:	f040 80b2 	bne.w	8011e42 <_strtod_l+0x1a2>
 8011cde:	786a      	ldrb	r2, [r5, #1]
 8011ce0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011ce4:	2a58      	cmp	r2, #88	@ 0x58
 8011ce6:	d16e      	bne.n	8011dc6 <_strtod_l+0x126>
 8011ce8:	9302      	str	r3, [sp, #8]
 8011cea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011cec:	9301      	str	r3, [sp, #4]
 8011cee:	ab1a      	add	r3, sp, #104	@ 0x68
 8011cf0:	9300      	str	r3, [sp, #0]
 8011cf2:	4a8f      	ldr	r2, [pc, #572]	@ (8011f30 <_strtod_l+0x290>)
 8011cf4:	9805      	ldr	r0, [sp, #20]
 8011cf6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011cf8:	a919      	add	r1, sp, #100	@ 0x64
 8011cfa:	f002 fddf 	bl	80148bc <__gethex>
 8011cfe:	f010 060f 	ands.w	r6, r0, #15
 8011d02:	4604      	mov	r4, r0
 8011d04:	d005      	beq.n	8011d12 <_strtod_l+0x72>
 8011d06:	2e06      	cmp	r6, #6
 8011d08:	d128      	bne.n	8011d5c <_strtod_l+0xbc>
 8011d0a:	3501      	adds	r5, #1
 8011d0c:	2300      	movs	r3, #0
 8011d0e:	9519      	str	r5, [sp, #100]	@ 0x64
 8011d10:	930e      	str	r3, [sp, #56]	@ 0x38
 8011d12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	f040 858e 	bne.w	8012836 <_strtod_l+0xb96>
 8011d1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d1c:	b1cb      	cbz	r3, 8011d52 <_strtod_l+0xb2>
 8011d1e:	4652      	mov	r2, sl
 8011d20:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8011d24:	ec43 2b10 	vmov	d0, r2, r3
 8011d28:	b01f      	add	sp, #124	@ 0x7c
 8011d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d2e:	2920      	cmp	r1, #32
 8011d30:	d1ce      	bne.n	8011cd0 <_strtod_l+0x30>
 8011d32:	3201      	adds	r2, #1
 8011d34:	e7c1      	b.n	8011cba <_strtod_l+0x1a>
 8011d36:	292d      	cmp	r1, #45	@ 0x2d
 8011d38:	d1ca      	bne.n	8011cd0 <_strtod_l+0x30>
 8011d3a:	2101      	movs	r1, #1
 8011d3c:	910e      	str	r1, [sp, #56]	@ 0x38
 8011d3e:	1c51      	adds	r1, r2, #1
 8011d40:	9119      	str	r1, [sp, #100]	@ 0x64
 8011d42:	7852      	ldrb	r2, [r2, #1]
 8011d44:	2a00      	cmp	r2, #0
 8011d46:	d1c5      	bne.n	8011cd4 <_strtod_l+0x34>
 8011d48:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011d4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	f040 8570 	bne.w	8012832 <_strtod_l+0xb92>
 8011d52:	4652      	mov	r2, sl
 8011d54:	465b      	mov	r3, fp
 8011d56:	e7e5      	b.n	8011d24 <_strtod_l+0x84>
 8011d58:	2100      	movs	r1, #0
 8011d5a:	e7ef      	b.n	8011d3c <_strtod_l+0x9c>
 8011d5c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011d5e:	b13a      	cbz	r2, 8011d70 <_strtod_l+0xd0>
 8011d60:	2135      	movs	r1, #53	@ 0x35
 8011d62:	a81c      	add	r0, sp, #112	@ 0x70
 8011d64:	f003 fdaa 	bl	80158bc <__copybits>
 8011d68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011d6a:	9805      	ldr	r0, [sp, #20]
 8011d6c:	f003 f980 	bl	8015070 <_Bfree>
 8011d70:	3e01      	subs	r6, #1
 8011d72:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8011d74:	2e04      	cmp	r6, #4
 8011d76:	d806      	bhi.n	8011d86 <_strtod_l+0xe6>
 8011d78:	e8df f006 	tbb	[pc, r6]
 8011d7c:	201d0314 	.word	0x201d0314
 8011d80:	14          	.byte	0x14
 8011d81:	00          	.byte	0x00
 8011d82:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8011d86:	05e1      	lsls	r1, r4, #23
 8011d88:	bf48      	it	mi
 8011d8a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011d8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011d92:	0d1b      	lsrs	r3, r3, #20
 8011d94:	051b      	lsls	r3, r3, #20
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d1bb      	bne.n	8011d12 <_strtod_l+0x72>
 8011d9a:	f001 fe1b 	bl	80139d4 <__errno>
 8011d9e:	2322      	movs	r3, #34	@ 0x22
 8011da0:	6003      	str	r3, [r0, #0]
 8011da2:	e7b6      	b.n	8011d12 <_strtod_l+0x72>
 8011da4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011da8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011dac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011db0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011db4:	e7e7      	b.n	8011d86 <_strtod_l+0xe6>
 8011db6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011f38 <_strtod_l+0x298>
 8011dba:	e7e4      	b.n	8011d86 <_strtod_l+0xe6>
 8011dbc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011dc0:	f04f 3aff 	mov.w	sl, #4294967295
 8011dc4:	e7df      	b.n	8011d86 <_strtod_l+0xe6>
 8011dc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011dc8:	1c5a      	adds	r2, r3, #1
 8011dca:	9219      	str	r2, [sp, #100]	@ 0x64
 8011dcc:	785b      	ldrb	r3, [r3, #1]
 8011dce:	2b30      	cmp	r3, #48	@ 0x30
 8011dd0:	d0f9      	beq.n	8011dc6 <_strtod_l+0x126>
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d09d      	beq.n	8011d12 <_strtod_l+0x72>
 8011dd6:	2301      	movs	r3, #1
 8011dd8:	2700      	movs	r7, #0
 8011dda:	9308      	str	r3, [sp, #32]
 8011ddc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011dde:	930c      	str	r3, [sp, #48]	@ 0x30
 8011de0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011de2:	46b9      	mov	r9, r7
 8011de4:	220a      	movs	r2, #10
 8011de6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011de8:	7805      	ldrb	r5, [r0, #0]
 8011dea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011dee:	b2d9      	uxtb	r1, r3
 8011df0:	2909      	cmp	r1, #9
 8011df2:	d928      	bls.n	8011e46 <_strtod_l+0x1a6>
 8011df4:	494f      	ldr	r1, [pc, #316]	@ (8011f34 <_strtod_l+0x294>)
 8011df6:	2201      	movs	r2, #1
 8011df8:	f001 fcd5 	bl	80137a6 <strncmp>
 8011dfc:	2800      	cmp	r0, #0
 8011dfe:	d032      	beq.n	8011e66 <_strtod_l+0x1c6>
 8011e00:	2000      	movs	r0, #0
 8011e02:	462a      	mov	r2, r5
 8011e04:	900a      	str	r0, [sp, #40]	@ 0x28
 8011e06:	464d      	mov	r5, r9
 8011e08:	4603      	mov	r3, r0
 8011e0a:	2a65      	cmp	r2, #101	@ 0x65
 8011e0c:	d001      	beq.n	8011e12 <_strtod_l+0x172>
 8011e0e:	2a45      	cmp	r2, #69	@ 0x45
 8011e10:	d114      	bne.n	8011e3c <_strtod_l+0x19c>
 8011e12:	b91d      	cbnz	r5, 8011e1c <_strtod_l+0x17c>
 8011e14:	9a08      	ldr	r2, [sp, #32]
 8011e16:	4302      	orrs	r2, r0
 8011e18:	d096      	beq.n	8011d48 <_strtod_l+0xa8>
 8011e1a:	2500      	movs	r5, #0
 8011e1c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011e1e:	1c62      	adds	r2, r4, #1
 8011e20:	9219      	str	r2, [sp, #100]	@ 0x64
 8011e22:	7862      	ldrb	r2, [r4, #1]
 8011e24:	2a2b      	cmp	r2, #43	@ 0x2b
 8011e26:	d07a      	beq.n	8011f1e <_strtod_l+0x27e>
 8011e28:	2a2d      	cmp	r2, #45	@ 0x2d
 8011e2a:	d07e      	beq.n	8011f2a <_strtod_l+0x28a>
 8011e2c:	f04f 0c00 	mov.w	ip, #0
 8011e30:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8011e34:	2909      	cmp	r1, #9
 8011e36:	f240 8085 	bls.w	8011f44 <_strtod_l+0x2a4>
 8011e3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8011e3c:	f04f 0800 	mov.w	r8, #0
 8011e40:	e0a5      	b.n	8011f8e <_strtod_l+0x2ee>
 8011e42:	2300      	movs	r3, #0
 8011e44:	e7c8      	b.n	8011dd8 <_strtod_l+0x138>
 8011e46:	f1b9 0f08 	cmp.w	r9, #8
 8011e4a:	bfd8      	it	le
 8011e4c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011e4e:	f100 0001 	add.w	r0, r0, #1
 8011e52:	bfda      	itte	le
 8011e54:	fb02 3301 	mlale	r3, r2, r1, r3
 8011e58:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011e5a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011e5e:	f109 0901 	add.w	r9, r9, #1
 8011e62:	9019      	str	r0, [sp, #100]	@ 0x64
 8011e64:	e7bf      	b.n	8011de6 <_strtod_l+0x146>
 8011e66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e68:	1c5a      	adds	r2, r3, #1
 8011e6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011e6c:	785a      	ldrb	r2, [r3, #1]
 8011e6e:	f1b9 0f00 	cmp.w	r9, #0
 8011e72:	d03b      	beq.n	8011eec <_strtod_l+0x24c>
 8011e74:	900a      	str	r0, [sp, #40]	@ 0x28
 8011e76:	464d      	mov	r5, r9
 8011e78:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011e7c:	2b09      	cmp	r3, #9
 8011e7e:	d912      	bls.n	8011ea6 <_strtod_l+0x206>
 8011e80:	2301      	movs	r3, #1
 8011e82:	e7c2      	b.n	8011e0a <_strtod_l+0x16a>
 8011e84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e86:	1c5a      	adds	r2, r3, #1
 8011e88:	9219      	str	r2, [sp, #100]	@ 0x64
 8011e8a:	785a      	ldrb	r2, [r3, #1]
 8011e8c:	3001      	adds	r0, #1
 8011e8e:	2a30      	cmp	r2, #48	@ 0x30
 8011e90:	d0f8      	beq.n	8011e84 <_strtod_l+0x1e4>
 8011e92:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8011e96:	2b08      	cmp	r3, #8
 8011e98:	f200 84d2 	bhi.w	8012840 <_strtod_l+0xba0>
 8011e9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e9e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011ea0:	2000      	movs	r0, #0
 8011ea2:	930c      	str	r3, [sp, #48]	@ 0x30
 8011ea4:	4605      	mov	r5, r0
 8011ea6:	3a30      	subs	r2, #48	@ 0x30
 8011ea8:	f100 0301 	add.w	r3, r0, #1
 8011eac:	d018      	beq.n	8011ee0 <_strtod_l+0x240>
 8011eae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011eb0:	4419      	add	r1, r3
 8011eb2:	910a      	str	r1, [sp, #40]	@ 0x28
 8011eb4:	462e      	mov	r6, r5
 8011eb6:	f04f 0e0a 	mov.w	lr, #10
 8011eba:	1c71      	adds	r1, r6, #1
 8011ebc:	eba1 0c05 	sub.w	ip, r1, r5
 8011ec0:	4563      	cmp	r3, ip
 8011ec2:	dc15      	bgt.n	8011ef0 <_strtod_l+0x250>
 8011ec4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011ec8:	182b      	adds	r3, r5, r0
 8011eca:	2b08      	cmp	r3, #8
 8011ecc:	f105 0501 	add.w	r5, r5, #1
 8011ed0:	4405      	add	r5, r0
 8011ed2:	dc1a      	bgt.n	8011f0a <_strtod_l+0x26a>
 8011ed4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011ed6:	230a      	movs	r3, #10
 8011ed8:	fb03 2301 	mla	r3, r3, r1, r2
 8011edc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011ede:	2300      	movs	r3, #0
 8011ee0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011ee2:	1c51      	adds	r1, r2, #1
 8011ee4:	9119      	str	r1, [sp, #100]	@ 0x64
 8011ee6:	7852      	ldrb	r2, [r2, #1]
 8011ee8:	4618      	mov	r0, r3
 8011eea:	e7c5      	b.n	8011e78 <_strtod_l+0x1d8>
 8011eec:	4648      	mov	r0, r9
 8011eee:	e7ce      	b.n	8011e8e <_strtod_l+0x1ee>
 8011ef0:	2e08      	cmp	r6, #8
 8011ef2:	dc05      	bgt.n	8011f00 <_strtod_l+0x260>
 8011ef4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011ef6:	fb0e f606 	mul.w	r6, lr, r6
 8011efa:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011efc:	460e      	mov	r6, r1
 8011efe:	e7dc      	b.n	8011eba <_strtod_l+0x21a>
 8011f00:	2910      	cmp	r1, #16
 8011f02:	bfd8      	it	le
 8011f04:	fb0e f707 	mulle.w	r7, lr, r7
 8011f08:	e7f8      	b.n	8011efc <_strtod_l+0x25c>
 8011f0a:	2b0f      	cmp	r3, #15
 8011f0c:	bfdc      	itt	le
 8011f0e:	230a      	movle	r3, #10
 8011f10:	fb03 2707 	mlale	r7, r3, r7, r2
 8011f14:	e7e3      	b.n	8011ede <_strtod_l+0x23e>
 8011f16:	2300      	movs	r3, #0
 8011f18:	930a      	str	r3, [sp, #40]	@ 0x28
 8011f1a:	2301      	movs	r3, #1
 8011f1c:	e77a      	b.n	8011e14 <_strtod_l+0x174>
 8011f1e:	f04f 0c00 	mov.w	ip, #0
 8011f22:	1ca2      	adds	r2, r4, #2
 8011f24:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f26:	78a2      	ldrb	r2, [r4, #2]
 8011f28:	e782      	b.n	8011e30 <_strtod_l+0x190>
 8011f2a:	f04f 0c01 	mov.w	ip, #1
 8011f2e:	e7f8      	b.n	8011f22 <_strtod_l+0x282>
 8011f30:	08016850 	.word	0x08016850
 8011f34:	08016610 	.word	0x08016610
 8011f38:	7ff00000 	.word	0x7ff00000
 8011f3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011f3e:	1c51      	adds	r1, r2, #1
 8011f40:	9119      	str	r1, [sp, #100]	@ 0x64
 8011f42:	7852      	ldrb	r2, [r2, #1]
 8011f44:	2a30      	cmp	r2, #48	@ 0x30
 8011f46:	d0f9      	beq.n	8011f3c <_strtod_l+0x29c>
 8011f48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011f4c:	2908      	cmp	r1, #8
 8011f4e:	f63f af75 	bhi.w	8011e3c <_strtod_l+0x19c>
 8011f52:	3a30      	subs	r2, #48	@ 0x30
 8011f54:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011f58:	920f      	str	r2, [sp, #60]	@ 0x3c
 8011f5a:	f04f 080a 	mov.w	r8, #10
 8011f5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011f60:	1c56      	adds	r6, r2, #1
 8011f62:	9619      	str	r6, [sp, #100]	@ 0x64
 8011f64:	7852      	ldrb	r2, [r2, #1]
 8011f66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8011f6a:	f1be 0f09 	cmp.w	lr, #9
 8011f6e:	d939      	bls.n	8011fe4 <_strtod_l+0x344>
 8011f70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011f72:	1a76      	subs	r6, r6, r1
 8011f74:	2e08      	cmp	r6, #8
 8011f76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8011f7a:	dc03      	bgt.n	8011f84 <_strtod_l+0x2e4>
 8011f7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011f7e:	4588      	cmp	r8, r1
 8011f80:	bfa8      	it	ge
 8011f82:	4688      	movge	r8, r1
 8011f84:	f1bc 0f00 	cmp.w	ip, #0
 8011f88:	d001      	beq.n	8011f8e <_strtod_l+0x2ee>
 8011f8a:	f1c8 0800 	rsb	r8, r8, #0
 8011f8e:	2d00      	cmp	r5, #0
 8011f90:	d14e      	bne.n	8012030 <_strtod_l+0x390>
 8011f92:	9908      	ldr	r1, [sp, #32]
 8011f94:	4308      	orrs	r0, r1
 8011f96:	f47f aebc 	bne.w	8011d12 <_strtod_l+0x72>
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	f47f aed4 	bne.w	8011d48 <_strtod_l+0xa8>
 8011fa0:	2a69      	cmp	r2, #105	@ 0x69
 8011fa2:	d028      	beq.n	8011ff6 <_strtod_l+0x356>
 8011fa4:	dc25      	bgt.n	8011ff2 <_strtod_l+0x352>
 8011fa6:	2a49      	cmp	r2, #73	@ 0x49
 8011fa8:	d025      	beq.n	8011ff6 <_strtod_l+0x356>
 8011faa:	2a4e      	cmp	r2, #78	@ 0x4e
 8011fac:	f47f aecc 	bne.w	8011d48 <_strtod_l+0xa8>
 8011fb0:	499a      	ldr	r1, [pc, #616]	@ (801221c <_strtod_l+0x57c>)
 8011fb2:	a819      	add	r0, sp, #100	@ 0x64
 8011fb4:	f002 fea4 	bl	8014d00 <__match>
 8011fb8:	2800      	cmp	r0, #0
 8011fba:	f43f aec5 	beq.w	8011d48 <_strtod_l+0xa8>
 8011fbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011fc0:	781b      	ldrb	r3, [r3, #0]
 8011fc2:	2b28      	cmp	r3, #40	@ 0x28
 8011fc4:	d12e      	bne.n	8012024 <_strtod_l+0x384>
 8011fc6:	4996      	ldr	r1, [pc, #600]	@ (8012220 <_strtod_l+0x580>)
 8011fc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8011fca:	a819      	add	r0, sp, #100	@ 0x64
 8011fcc:	f002 feac 	bl	8014d28 <__hexnan>
 8011fd0:	2805      	cmp	r0, #5
 8011fd2:	d127      	bne.n	8012024 <_strtod_l+0x384>
 8011fd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011fd6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8011fda:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8011fde:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8011fe2:	e696      	b.n	8011d12 <_strtod_l+0x72>
 8011fe4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011fe6:	fb08 2101 	mla	r1, r8, r1, r2
 8011fea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8011fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8011ff0:	e7b5      	b.n	8011f5e <_strtod_l+0x2be>
 8011ff2:	2a6e      	cmp	r2, #110	@ 0x6e
 8011ff4:	e7da      	b.n	8011fac <_strtod_l+0x30c>
 8011ff6:	498b      	ldr	r1, [pc, #556]	@ (8012224 <_strtod_l+0x584>)
 8011ff8:	a819      	add	r0, sp, #100	@ 0x64
 8011ffa:	f002 fe81 	bl	8014d00 <__match>
 8011ffe:	2800      	cmp	r0, #0
 8012000:	f43f aea2 	beq.w	8011d48 <_strtod_l+0xa8>
 8012004:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012006:	4988      	ldr	r1, [pc, #544]	@ (8012228 <_strtod_l+0x588>)
 8012008:	3b01      	subs	r3, #1
 801200a:	a819      	add	r0, sp, #100	@ 0x64
 801200c:	9319      	str	r3, [sp, #100]	@ 0x64
 801200e:	f002 fe77 	bl	8014d00 <__match>
 8012012:	b910      	cbnz	r0, 801201a <_strtod_l+0x37a>
 8012014:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012016:	3301      	adds	r3, #1
 8012018:	9319      	str	r3, [sp, #100]	@ 0x64
 801201a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8012238 <_strtod_l+0x598>
 801201e:	f04f 0a00 	mov.w	sl, #0
 8012022:	e676      	b.n	8011d12 <_strtod_l+0x72>
 8012024:	4881      	ldr	r0, [pc, #516]	@ (801222c <_strtod_l+0x58c>)
 8012026:	f001 fd13 	bl	8013a50 <nan>
 801202a:	ec5b ab10 	vmov	sl, fp, d0
 801202e:	e670      	b.n	8011d12 <_strtod_l+0x72>
 8012030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012032:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8012034:	eba8 0303 	sub.w	r3, r8, r3
 8012038:	f1b9 0f00 	cmp.w	r9, #0
 801203c:	bf08      	it	eq
 801203e:	46a9      	moveq	r9, r5
 8012040:	2d10      	cmp	r5, #16
 8012042:	9309      	str	r3, [sp, #36]	@ 0x24
 8012044:	462c      	mov	r4, r5
 8012046:	bfa8      	it	ge
 8012048:	2410      	movge	r4, #16
 801204a:	f7ee fa7b 	bl	8000544 <__aeabi_ui2d>
 801204e:	2d09      	cmp	r5, #9
 8012050:	4682      	mov	sl, r0
 8012052:	468b      	mov	fp, r1
 8012054:	dc13      	bgt.n	801207e <_strtod_l+0x3de>
 8012056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012058:	2b00      	cmp	r3, #0
 801205a:	f43f ae5a 	beq.w	8011d12 <_strtod_l+0x72>
 801205e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012060:	dd78      	ble.n	8012154 <_strtod_l+0x4b4>
 8012062:	2b16      	cmp	r3, #22
 8012064:	dc5f      	bgt.n	8012126 <_strtod_l+0x486>
 8012066:	4972      	ldr	r1, [pc, #456]	@ (8012230 <_strtod_l+0x590>)
 8012068:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801206c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012070:	4652      	mov	r2, sl
 8012072:	465b      	mov	r3, fp
 8012074:	f7ee fae0 	bl	8000638 <__aeabi_dmul>
 8012078:	4682      	mov	sl, r0
 801207a:	468b      	mov	fp, r1
 801207c:	e649      	b.n	8011d12 <_strtod_l+0x72>
 801207e:	4b6c      	ldr	r3, [pc, #432]	@ (8012230 <_strtod_l+0x590>)
 8012080:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012084:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012088:	f7ee fad6 	bl	8000638 <__aeabi_dmul>
 801208c:	4682      	mov	sl, r0
 801208e:	4638      	mov	r0, r7
 8012090:	468b      	mov	fp, r1
 8012092:	f7ee fa57 	bl	8000544 <__aeabi_ui2d>
 8012096:	4602      	mov	r2, r0
 8012098:	460b      	mov	r3, r1
 801209a:	4650      	mov	r0, sl
 801209c:	4659      	mov	r1, fp
 801209e:	f7ee f915 	bl	80002cc <__adddf3>
 80120a2:	2d0f      	cmp	r5, #15
 80120a4:	4682      	mov	sl, r0
 80120a6:	468b      	mov	fp, r1
 80120a8:	ddd5      	ble.n	8012056 <_strtod_l+0x3b6>
 80120aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120ac:	1b2c      	subs	r4, r5, r4
 80120ae:	441c      	add	r4, r3
 80120b0:	2c00      	cmp	r4, #0
 80120b2:	f340 8093 	ble.w	80121dc <_strtod_l+0x53c>
 80120b6:	f014 030f 	ands.w	r3, r4, #15
 80120ba:	d00a      	beq.n	80120d2 <_strtod_l+0x432>
 80120bc:	495c      	ldr	r1, [pc, #368]	@ (8012230 <_strtod_l+0x590>)
 80120be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80120c2:	4652      	mov	r2, sl
 80120c4:	465b      	mov	r3, fp
 80120c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120ca:	f7ee fab5 	bl	8000638 <__aeabi_dmul>
 80120ce:	4682      	mov	sl, r0
 80120d0:	468b      	mov	fp, r1
 80120d2:	f034 040f 	bics.w	r4, r4, #15
 80120d6:	d073      	beq.n	80121c0 <_strtod_l+0x520>
 80120d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80120dc:	dd49      	ble.n	8012172 <_strtod_l+0x4d2>
 80120de:	2400      	movs	r4, #0
 80120e0:	46a0      	mov	r8, r4
 80120e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80120e4:	46a1      	mov	r9, r4
 80120e6:	9a05      	ldr	r2, [sp, #20]
 80120e8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8012238 <_strtod_l+0x598>
 80120ec:	2322      	movs	r3, #34	@ 0x22
 80120ee:	6013      	str	r3, [r2, #0]
 80120f0:	f04f 0a00 	mov.w	sl, #0
 80120f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	f43f ae0b 	beq.w	8011d12 <_strtod_l+0x72>
 80120fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80120fe:	9805      	ldr	r0, [sp, #20]
 8012100:	f002 ffb6 	bl	8015070 <_Bfree>
 8012104:	9805      	ldr	r0, [sp, #20]
 8012106:	4649      	mov	r1, r9
 8012108:	f002 ffb2 	bl	8015070 <_Bfree>
 801210c:	9805      	ldr	r0, [sp, #20]
 801210e:	4641      	mov	r1, r8
 8012110:	f002 ffae 	bl	8015070 <_Bfree>
 8012114:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012116:	9805      	ldr	r0, [sp, #20]
 8012118:	f002 ffaa 	bl	8015070 <_Bfree>
 801211c:	9805      	ldr	r0, [sp, #20]
 801211e:	4621      	mov	r1, r4
 8012120:	f002 ffa6 	bl	8015070 <_Bfree>
 8012124:	e5f5      	b.n	8011d12 <_strtod_l+0x72>
 8012126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012128:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801212c:	4293      	cmp	r3, r2
 801212e:	dbbc      	blt.n	80120aa <_strtod_l+0x40a>
 8012130:	4c3f      	ldr	r4, [pc, #252]	@ (8012230 <_strtod_l+0x590>)
 8012132:	f1c5 050f 	rsb	r5, r5, #15
 8012136:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801213a:	4652      	mov	r2, sl
 801213c:	465b      	mov	r3, fp
 801213e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012142:	f7ee fa79 	bl	8000638 <__aeabi_dmul>
 8012146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012148:	1b5d      	subs	r5, r3, r5
 801214a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801214e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012152:	e78f      	b.n	8012074 <_strtod_l+0x3d4>
 8012154:	3316      	adds	r3, #22
 8012156:	dba8      	blt.n	80120aa <_strtod_l+0x40a>
 8012158:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801215a:	eba3 0808 	sub.w	r8, r3, r8
 801215e:	4b34      	ldr	r3, [pc, #208]	@ (8012230 <_strtod_l+0x590>)
 8012160:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8012164:	e9d8 2300 	ldrd	r2, r3, [r8]
 8012168:	4650      	mov	r0, sl
 801216a:	4659      	mov	r1, fp
 801216c:	f7ee fb8e 	bl	800088c <__aeabi_ddiv>
 8012170:	e782      	b.n	8012078 <_strtod_l+0x3d8>
 8012172:	2300      	movs	r3, #0
 8012174:	4f2f      	ldr	r7, [pc, #188]	@ (8012234 <_strtod_l+0x594>)
 8012176:	1124      	asrs	r4, r4, #4
 8012178:	4650      	mov	r0, sl
 801217a:	4659      	mov	r1, fp
 801217c:	461e      	mov	r6, r3
 801217e:	2c01      	cmp	r4, #1
 8012180:	dc21      	bgt.n	80121c6 <_strtod_l+0x526>
 8012182:	b10b      	cbz	r3, 8012188 <_strtod_l+0x4e8>
 8012184:	4682      	mov	sl, r0
 8012186:	468b      	mov	fp, r1
 8012188:	492a      	ldr	r1, [pc, #168]	@ (8012234 <_strtod_l+0x594>)
 801218a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801218e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8012192:	4652      	mov	r2, sl
 8012194:	465b      	mov	r3, fp
 8012196:	e9d1 0100 	ldrd	r0, r1, [r1]
 801219a:	f7ee fa4d 	bl	8000638 <__aeabi_dmul>
 801219e:	4b26      	ldr	r3, [pc, #152]	@ (8012238 <_strtod_l+0x598>)
 80121a0:	460a      	mov	r2, r1
 80121a2:	400b      	ands	r3, r1
 80121a4:	4925      	ldr	r1, [pc, #148]	@ (801223c <_strtod_l+0x59c>)
 80121a6:	428b      	cmp	r3, r1
 80121a8:	4682      	mov	sl, r0
 80121aa:	d898      	bhi.n	80120de <_strtod_l+0x43e>
 80121ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80121b0:	428b      	cmp	r3, r1
 80121b2:	bf86      	itte	hi
 80121b4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8012240 <_strtod_l+0x5a0>
 80121b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80121bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80121c0:	2300      	movs	r3, #0
 80121c2:	9308      	str	r3, [sp, #32]
 80121c4:	e076      	b.n	80122b4 <_strtod_l+0x614>
 80121c6:	07e2      	lsls	r2, r4, #31
 80121c8:	d504      	bpl.n	80121d4 <_strtod_l+0x534>
 80121ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80121ce:	f7ee fa33 	bl	8000638 <__aeabi_dmul>
 80121d2:	2301      	movs	r3, #1
 80121d4:	3601      	adds	r6, #1
 80121d6:	1064      	asrs	r4, r4, #1
 80121d8:	3708      	adds	r7, #8
 80121da:	e7d0      	b.n	801217e <_strtod_l+0x4de>
 80121dc:	d0f0      	beq.n	80121c0 <_strtod_l+0x520>
 80121de:	4264      	negs	r4, r4
 80121e0:	f014 020f 	ands.w	r2, r4, #15
 80121e4:	d00a      	beq.n	80121fc <_strtod_l+0x55c>
 80121e6:	4b12      	ldr	r3, [pc, #72]	@ (8012230 <_strtod_l+0x590>)
 80121e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80121ec:	4650      	mov	r0, sl
 80121ee:	4659      	mov	r1, fp
 80121f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f4:	f7ee fb4a 	bl	800088c <__aeabi_ddiv>
 80121f8:	4682      	mov	sl, r0
 80121fa:	468b      	mov	fp, r1
 80121fc:	1124      	asrs	r4, r4, #4
 80121fe:	d0df      	beq.n	80121c0 <_strtod_l+0x520>
 8012200:	2c1f      	cmp	r4, #31
 8012202:	dd1f      	ble.n	8012244 <_strtod_l+0x5a4>
 8012204:	2400      	movs	r4, #0
 8012206:	46a0      	mov	r8, r4
 8012208:	940b      	str	r4, [sp, #44]	@ 0x2c
 801220a:	46a1      	mov	r9, r4
 801220c:	9a05      	ldr	r2, [sp, #20]
 801220e:	2322      	movs	r3, #34	@ 0x22
 8012210:	f04f 0a00 	mov.w	sl, #0
 8012214:	f04f 0b00 	mov.w	fp, #0
 8012218:	6013      	str	r3, [r2, #0]
 801221a:	e76b      	b.n	80120f4 <_strtod_l+0x454>
 801221c:	0801661f 	.word	0x0801661f
 8012220:	0801683c 	.word	0x0801683c
 8012224:	08016617 	.word	0x08016617
 8012228:	080166fe 	.word	0x080166fe
 801222c:	080166fa 	.word	0x080166fa
 8012230:	080169c8 	.word	0x080169c8
 8012234:	080169a0 	.word	0x080169a0
 8012238:	7ff00000 	.word	0x7ff00000
 801223c:	7ca00000 	.word	0x7ca00000
 8012240:	7fefffff 	.word	0x7fefffff
 8012244:	f014 0310 	ands.w	r3, r4, #16
 8012248:	bf18      	it	ne
 801224a:	236a      	movne	r3, #106	@ 0x6a
 801224c:	4ea9      	ldr	r6, [pc, #676]	@ (80124f4 <_strtod_l+0x854>)
 801224e:	9308      	str	r3, [sp, #32]
 8012250:	4650      	mov	r0, sl
 8012252:	4659      	mov	r1, fp
 8012254:	2300      	movs	r3, #0
 8012256:	07e7      	lsls	r7, r4, #31
 8012258:	d504      	bpl.n	8012264 <_strtod_l+0x5c4>
 801225a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801225e:	f7ee f9eb 	bl	8000638 <__aeabi_dmul>
 8012262:	2301      	movs	r3, #1
 8012264:	1064      	asrs	r4, r4, #1
 8012266:	f106 0608 	add.w	r6, r6, #8
 801226a:	d1f4      	bne.n	8012256 <_strtod_l+0x5b6>
 801226c:	b10b      	cbz	r3, 8012272 <_strtod_l+0x5d2>
 801226e:	4682      	mov	sl, r0
 8012270:	468b      	mov	fp, r1
 8012272:	9b08      	ldr	r3, [sp, #32]
 8012274:	b1b3      	cbz	r3, 80122a4 <_strtod_l+0x604>
 8012276:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801227a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801227e:	2b00      	cmp	r3, #0
 8012280:	4659      	mov	r1, fp
 8012282:	dd0f      	ble.n	80122a4 <_strtod_l+0x604>
 8012284:	2b1f      	cmp	r3, #31
 8012286:	dd56      	ble.n	8012336 <_strtod_l+0x696>
 8012288:	2b34      	cmp	r3, #52	@ 0x34
 801228a:	bfde      	ittt	le
 801228c:	f04f 33ff 	movle.w	r3, #4294967295
 8012290:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8012294:	4093      	lslle	r3, r2
 8012296:	f04f 0a00 	mov.w	sl, #0
 801229a:	bfcc      	ite	gt
 801229c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80122a0:	ea03 0b01 	andle.w	fp, r3, r1
 80122a4:	2200      	movs	r2, #0
 80122a6:	2300      	movs	r3, #0
 80122a8:	4650      	mov	r0, sl
 80122aa:	4659      	mov	r1, fp
 80122ac:	f7ee fc2c 	bl	8000b08 <__aeabi_dcmpeq>
 80122b0:	2800      	cmp	r0, #0
 80122b2:	d1a7      	bne.n	8012204 <_strtod_l+0x564>
 80122b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80122b6:	9300      	str	r3, [sp, #0]
 80122b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80122ba:	9805      	ldr	r0, [sp, #20]
 80122bc:	462b      	mov	r3, r5
 80122be:	464a      	mov	r2, r9
 80122c0:	f002 ff3e 	bl	8015140 <__s2b>
 80122c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80122c6:	2800      	cmp	r0, #0
 80122c8:	f43f af09 	beq.w	80120de <_strtod_l+0x43e>
 80122cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80122d0:	2a00      	cmp	r2, #0
 80122d2:	eba3 0308 	sub.w	r3, r3, r8
 80122d6:	bfa8      	it	ge
 80122d8:	2300      	movge	r3, #0
 80122da:	9312      	str	r3, [sp, #72]	@ 0x48
 80122dc:	2400      	movs	r4, #0
 80122de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80122e2:	9316      	str	r3, [sp, #88]	@ 0x58
 80122e4:	46a0      	mov	r8, r4
 80122e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80122e8:	9805      	ldr	r0, [sp, #20]
 80122ea:	6859      	ldr	r1, [r3, #4]
 80122ec:	f002 fe80 	bl	8014ff0 <_Balloc>
 80122f0:	4681      	mov	r9, r0
 80122f2:	2800      	cmp	r0, #0
 80122f4:	f43f aef7 	beq.w	80120e6 <_strtod_l+0x446>
 80122f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80122fa:	691a      	ldr	r2, [r3, #16]
 80122fc:	3202      	adds	r2, #2
 80122fe:	f103 010c 	add.w	r1, r3, #12
 8012302:	0092      	lsls	r2, r2, #2
 8012304:	300c      	adds	r0, #12
 8012306:	f001 fb92 	bl	8013a2e <memcpy>
 801230a:	ec4b ab10 	vmov	d0, sl, fp
 801230e:	9805      	ldr	r0, [sp, #20]
 8012310:	aa1c      	add	r2, sp, #112	@ 0x70
 8012312:	a91b      	add	r1, sp, #108	@ 0x6c
 8012314:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8012318:	f003 fa46 	bl	80157a8 <__d2b>
 801231c:	901a      	str	r0, [sp, #104]	@ 0x68
 801231e:	2800      	cmp	r0, #0
 8012320:	f43f aee1 	beq.w	80120e6 <_strtod_l+0x446>
 8012324:	9805      	ldr	r0, [sp, #20]
 8012326:	2101      	movs	r1, #1
 8012328:	f002 ffa0 	bl	801526c <__i2b>
 801232c:	4680      	mov	r8, r0
 801232e:	b948      	cbnz	r0, 8012344 <_strtod_l+0x6a4>
 8012330:	f04f 0800 	mov.w	r8, #0
 8012334:	e6d7      	b.n	80120e6 <_strtod_l+0x446>
 8012336:	f04f 32ff 	mov.w	r2, #4294967295
 801233a:	fa02 f303 	lsl.w	r3, r2, r3
 801233e:	ea03 0a0a 	and.w	sl, r3, sl
 8012342:	e7af      	b.n	80122a4 <_strtod_l+0x604>
 8012344:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8012346:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012348:	2d00      	cmp	r5, #0
 801234a:	bfab      	itete	ge
 801234c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801234e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8012350:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8012352:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8012354:	bfac      	ite	ge
 8012356:	18ef      	addge	r7, r5, r3
 8012358:	1b5e      	sublt	r6, r3, r5
 801235a:	9b08      	ldr	r3, [sp, #32]
 801235c:	1aed      	subs	r5, r5, r3
 801235e:	4415      	add	r5, r2
 8012360:	4b65      	ldr	r3, [pc, #404]	@ (80124f8 <_strtod_l+0x858>)
 8012362:	3d01      	subs	r5, #1
 8012364:	429d      	cmp	r5, r3
 8012366:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801236a:	da50      	bge.n	801240e <_strtod_l+0x76e>
 801236c:	1b5b      	subs	r3, r3, r5
 801236e:	2b1f      	cmp	r3, #31
 8012370:	eba2 0203 	sub.w	r2, r2, r3
 8012374:	f04f 0101 	mov.w	r1, #1
 8012378:	dc3d      	bgt.n	80123f6 <_strtod_l+0x756>
 801237a:	fa01 f303 	lsl.w	r3, r1, r3
 801237e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012380:	2300      	movs	r3, #0
 8012382:	9310      	str	r3, [sp, #64]	@ 0x40
 8012384:	18bd      	adds	r5, r7, r2
 8012386:	9b08      	ldr	r3, [sp, #32]
 8012388:	42af      	cmp	r7, r5
 801238a:	4416      	add	r6, r2
 801238c:	441e      	add	r6, r3
 801238e:	463b      	mov	r3, r7
 8012390:	bfa8      	it	ge
 8012392:	462b      	movge	r3, r5
 8012394:	42b3      	cmp	r3, r6
 8012396:	bfa8      	it	ge
 8012398:	4633      	movge	r3, r6
 801239a:	2b00      	cmp	r3, #0
 801239c:	bfc2      	ittt	gt
 801239e:	1aed      	subgt	r5, r5, r3
 80123a0:	1af6      	subgt	r6, r6, r3
 80123a2:	1aff      	subgt	r7, r7, r3
 80123a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	dd16      	ble.n	80123d8 <_strtod_l+0x738>
 80123aa:	4641      	mov	r1, r8
 80123ac:	9805      	ldr	r0, [sp, #20]
 80123ae:	461a      	mov	r2, r3
 80123b0:	f003 f814 	bl	80153dc <__pow5mult>
 80123b4:	4680      	mov	r8, r0
 80123b6:	2800      	cmp	r0, #0
 80123b8:	d0ba      	beq.n	8012330 <_strtod_l+0x690>
 80123ba:	4601      	mov	r1, r0
 80123bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80123be:	9805      	ldr	r0, [sp, #20]
 80123c0:	f002 ff6a 	bl	8015298 <__multiply>
 80123c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80123c6:	2800      	cmp	r0, #0
 80123c8:	f43f ae8d 	beq.w	80120e6 <_strtod_l+0x446>
 80123cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80123ce:	9805      	ldr	r0, [sp, #20]
 80123d0:	f002 fe4e 	bl	8015070 <_Bfree>
 80123d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80123d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80123d8:	2d00      	cmp	r5, #0
 80123da:	dc1d      	bgt.n	8012418 <_strtod_l+0x778>
 80123dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123de:	2b00      	cmp	r3, #0
 80123e0:	dd23      	ble.n	801242a <_strtod_l+0x78a>
 80123e2:	4649      	mov	r1, r9
 80123e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80123e6:	9805      	ldr	r0, [sp, #20]
 80123e8:	f002 fff8 	bl	80153dc <__pow5mult>
 80123ec:	4681      	mov	r9, r0
 80123ee:	b9e0      	cbnz	r0, 801242a <_strtod_l+0x78a>
 80123f0:	f04f 0900 	mov.w	r9, #0
 80123f4:	e677      	b.n	80120e6 <_strtod_l+0x446>
 80123f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80123fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80123fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8012402:	35e2      	adds	r5, #226	@ 0xe2
 8012404:	fa01 f305 	lsl.w	r3, r1, r5
 8012408:	9310      	str	r3, [sp, #64]	@ 0x40
 801240a:	9113      	str	r1, [sp, #76]	@ 0x4c
 801240c:	e7ba      	b.n	8012384 <_strtod_l+0x6e4>
 801240e:	2300      	movs	r3, #0
 8012410:	9310      	str	r3, [sp, #64]	@ 0x40
 8012412:	2301      	movs	r3, #1
 8012414:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012416:	e7b5      	b.n	8012384 <_strtod_l+0x6e4>
 8012418:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801241a:	9805      	ldr	r0, [sp, #20]
 801241c:	462a      	mov	r2, r5
 801241e:	f003 f837 	bl	8015490 <__lshift>
 8012422:	901a      	str	r0, [sp, #104]	@ 0x68
 8012424:	2800      	cmp	r0, #0
 8012426:	d1d9      	bne.n	80123dc <_strtod_l+0x73c>
 8012428:	e65d      	b.n	80120e6 <_strtod_l+0x446>
 801242a:	2e00      	cmp	r6, #0
 801242c:	dd07      	ble.n	801243e <_strtod_l+0x79e>
 801242e:	4649      	mov	r1, r9
 8012430:	9805      	ldr	r0, [sp, #20]
 8012432:	4632      	mov	r2, r6
 8012434:	f003 f82c 	bl	8015490 <__lshift>
 8012438:	4681      	mov	r9, r0
 801243a:	2800      	cmp	r0, #0
 801243c:	d0d8      	beq.n	80123f0 <_strtod_l+0x750>
 801243e:	2f00      	cmp	r7, #0
 8012440:	dd08      	ble.n	8012454 <_strtod_l+0x7b4>
 8012442:	4641      	mov	r1, r8
 8012444:	9805      	ldr	r0, [sp, #20]
 8012446:	463a      	mov	r2, r7
 8012448:	f003 f822 	bl	8015490 <__lshift>
 801244c:	4680      	mov	r8, r0
 801244e:	2800      	cmp	r0, #0
 8012450:	f43f ae49 	beq.w	80120e6 <_strtod_l+0x446>
 8012454:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012456:	9805      	ldr	r0, [sp, #20]
 8012458:	464a      	mov	r2, r9
 801245a:	f003 f8a1 	bl	80155a0 <__mdiff>
 801245e:	4604      	mov	r4, r0
 8012460:	2800      	cmp	r0, #0
 8012462:	f43f ae40 	beq.w	80120e6 <_strtod_l+0x446>
 8012466:	68c3      	ldr	r3, [r0, #12]
 8012468:	930f      	str	r3, [sp, #60]	@ 0x3c
 801246a:	2300      	movs	r3, #0
 801246c:	60c3      	str	r3, [r0, #12]
 801246e:	4641      	mov	r1, r8
 8012470:	f003 f87a 	bl	8015568 <__mcmp>
 8012474:	2800      	cmp	r0, #0
 8012476:	da45      	bge.n	8012504 <_strtod_l+0x864>
 8012478:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801247a:	ea53 030a 	orrs.w	r3, r3, sl
 801247e:	d16b      	bne.n	8012558 <_strtod_l+0x8b8>
 8012480:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012484:	2b00      	cmp	r3, #0
 8012486:	d167      	bne.n	8012558 <_strtod_l+0x8b8>
 8012488:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801248c:	0d1b      	lsrs	r3, r3, #20
 801248e:	051b      	lsls	r3, r3, #20
 8012490:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012494:	d960      	bls.n	8012558 <_strtod_l+0x8b8>
 8012496:	6963      	ldr	r3, [r4, #20]
 8012498:	b913      	cbnz	r3, 80124a0 <_strtod_l+0x800>
 801249a:	6923      	ldr	r3, [r4, #16]
 801249c:	2b01      	cmp	r3, #1
 801249e:	dd5b      	ble.n	8012558 <_strtod_l+0x8b8>
 80124a0:	4621      	mov	r1, r4
 80124a2:	2201      	movs	r2, #1
 80124a4:	9805      	ldr	r0, [sp, #20]
 80124a6:	f002 fff3 	bl	8015490 <__lshift>
 80124aa:	4641      	mov	r1, r8
 80124ac:	4604      	mov	r4, r0
 80124ae:	f003 f85b 	bl	8015568 <__mcmp>
 80124b2:	2800      	cmp	r0, #0
 80124b4:	dd50      	ble.n	8012558 <_strtod_l+0x8b8>
 80124b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80124ba:	9a08      	ldr	r2, [sp, #32]
 80124bc:	0d1b      	lsrs	r3, r3, #20
 80124be:	051b      	lsls	r3, r3, #20
 80124c0:	2a00      	cmp	r2, #0
 80124c2:	d06a      	beq.n	801259a <_strtod_l+0x8fa>
 80124c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80124c8:	d867      	bhi.n	801259a <_strtod_l+0x8fa>
 80124ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80124ce:	f67f ae9d 	bls.w	801220c <_strtod_l+0x56c>
 80124d2:	4b0a      	ldr	r3, [pc, #40]	@ (80124fc <_strtod_l+0x85c>)
 80124d4:	4650      	mov	r0, sl
 80124d6:	4659      	mov	r1, fp
 80124d8:	2200      	movs	r2, #0
 80124da:	f7ee f8ad 	bl	8000638 <__aeabi_dmul>
 80124de:	4b08      	ldr	r3, [pc, #32]	@ (8012500 <_strtod_l+0x860>)
 80124e0:	400b      	ands	r3, r1
 80124e2:	4682      	mov	sl, r0
 80124e4:	468b      	mov	fp, r1
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	f47f ae08 	bne.w	80120fc <_strtod_l+0x45c>
 80124ec:	9a05      	ldr	r2, [sp, #20]
 80124ee:	2322      	movs	r3, #34	@ 0x22
 80124f0:	6013      	str	r3, [r2, #0]
 80124f2:	e603      	b.n	80120fc <_strtod_l+0x45c>
 80124f4:	08016868 	.word	0x08016868
 80124f8:	fffffc02 	.word	0xfffffc02
 80124fc:	39500000 	.word	0x39500000
 8012500:	7ff00000 	.word	0x7ff00000
 8012504:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012508:	d165      	bne.n	80125d6 <_strtod_l+0x936>
 801250a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801250c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012510:	b35a      	cbz	r2, 801256a <_strtod_l+0x8ca>
 8012512:	4a9f      	ldr	r2, [pc, #636]	@ (8012790 <_strtod_l+0xaf0>)
 8012514:	4293      	cmp	r3, r2
 8012516:	d12b      	bne.n	8012570 <_strtod_l+0x8d0>
 8012518:	9b08      	ldr	r3, [sp, #32]
 801251a:	4651      	mov	r1, sl
 801251c:	b303      	cbz	r3, 8012560 <_strtod_l+0x8c0>
 801251e:	4b9d      	ldr	r3, [pc, #628]	@ (8012794 <_strtod_l+0xaf4>)
 8012520:	465a      	mov	r2, fp
 8012522:	4013      	ands	r3, r2
 8012524:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012528:	f04f 32ff 	mov.w	r2, #4294967295
 801252c:	d81b      	bhi.n	8012566 <_strtod_l+0x8c6>
 801252e:	0d1b      	lsrs	r3, r3, #20
 8012530:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012534:	fa02 f303 	lsl.w	r3, r2, r3
 8012538:	4299      	cmp	r1, r3
 801253a:	d119      	bne.n	8012570 <_strtod_l+0x8d0>
 801253c:	4b96      	ldr	r3, [pc, #600]	@ (8012798 <_strtod_l+0xaf8>)
 801253e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012540:	429a      	cmp	r2, r3
 8012542:	d102      	bne.n	801254a <_strtod_l+0x8aa>
 8012544:	3101      	adds	r1, #1
 8012546:	f43f adce 	beq.w	80120e6 <_strtod_l+0x446>
 801254a:	4b92      	ldr	r3, [pc, #584]	@ (8012794 <_strtod_l+0xaf4>)
 801254c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801254e:	401a      	ands	r2, r3
 8012550:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8012554:	f04f 0a00 	mov.w	sl, #0
 8012558:	9b08      	ldr	r3, [sp, #32]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d1b9      	bne.n	80124d2 <_strtod_l+0x832>
 801255e:	e5cd      	b.n	80120fc <_strtod_l+0x45c>
 8012560:	f04f 33ff 	mov.w	r3, #4294967295
 8012564:	e7e8      	b.n	8012538 <_strtod_l+0x898>
 8012566:	4613      	mov	r3, r2
 8012568:	e7e6      	b.n	8012538 <_strtod_l+0x898>
 801256a:	ea53 030a 	orrs.w	r3, r3, sl
 801256e:	d0a2      	beq.n	80124b6 <_strtod_l+0x816>
 8012570:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012572:	b1db      	cbz	r3, 80125ac <_strtod_l+0x90c>
 8012574:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012576:	4213      	tst	r3, r2
 8012578:	d0ee      	beq.n	8012558 <_strtod_l+0x8b8>
 801257a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801257c:	9a08      	ldr	r2, [sp, #32]
 801257e:	4650      	mov	r0, sl
 8012580:	4659      	mov	r1, fp
 8012582:	b1bb      	cbz	r3, 80125b4 <_strtod_l+0x914>
 8012584:	f7ff fb6d 	bl	8011c62 <sulp>
 8012588:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801258c:	ec53 2b10 	vmov	r2, r3, d0
 8012590:	f7ed fe9c 	bl	80002cc <__adddf3>
 8012594:	4682      	mov	sl, r0
 8012596:	468b      	mov	fp, r1
 8012598:	e7de      	b.n	8012558 <_strtod_l+0x8b8>
 801259a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801259e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80125a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80125a6:	f04f 3aff 	mov.w	sl, #4294967295
 80125aa:	e7d5      	b.n	8012558 <_strtod_l+0x8b8>
 80125ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80125ae:	ea13 0f0a 	tst.w	r3, sl
 80125b2:	e7e1      	b.n	8012578 <_strtod_l+0x8d8>
 80125b4:	f7ff fb55 	bl	8011c62 <sulp>
 80125b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80125bc:	ec53 2b10 	vmov	r2, r3, d0
 80125c0:	f7ed fe82 	bl	80002c8 <__aeabi_dsub>
 80125c4:	2200      	movs	r2, #0
 80125c6:	2300      	movs	r3, #0
 80125c8:	4682      	mov	sl, r0
 80125ca:	468b      	mov	fp, r1
 80125cc:	f7ee fa9c 	bl	8000b08 <__aeabi_dcmpeq>
 80125d0:	2800      	cmp	r0, #0
 80125d2:	d0c1      	beq.n	8012558 <_strtod_l+0x8b8>
 80125d4:	e61a      	b.n	801220c <_strtod_l+0x56c>
 80125d6:	4641      	mov	r1, r8
 80125d8:	4620      	mov	r0, r4
 80125da:	f003 f93d 	bl	8015858 <__ratio>
 80125de:	ec57 6b10 	vmov	r6, r7, d0
 80125e2:	2200      	movs	r2, #0
 80125e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80125e8:	4630      	mov	r0, r6
 80125ea:	4639      	mov	r1, r7
 80125ec:	f7ee faa0 	bl	8000b30 <__aeabi_dcmple>
 80125f0:	2800      	cmp	r0, #0
 80125f2:	d06f      	beq.n	80126d4 <_strtod_l+0xa34>
 80125f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d17a      	bne.n	80126f0 <_strtod_l+0xa50>
 80125fa:	f1ba 0f00 	cmp.w	sl, #0
 80125fe:	d158      	bne.n	80126b2 <_strtod_l+0xa12>
 8012600:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012602:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012606:	2b00      	cmp	r3, #0
 8012608:	d15a      	bne.n	80126c0 <_strtod_l+0xa20>
 801260a:	4b64      	ldr	r3, [pc, #400]	@ (801279c <_strtod_l+0xafc>)
 801260c:	2200      	movs	r2, #0
 801260e:	4630      	mov	r0, r6
 8012610:	4639      	mov	r1, r7
 8012612:	f7ee fa83 	bl	8000b1c <__aeabi_dcmplt>
 8012616:	2800      	cmp	r0, #0
 8012618:	d159      	bne.n	80126ce <_strtod_l+0xa2e>
 801261a:	4630      	mov	r0, r6
 801261c:	4639      	mov	r1, r7
 801261e:	4b60      	ldr	r3, [pc, #384]	@ (80127a0 <_strtod_l+0xb00>)
 8012620:	2200      	movs	r2, #0
 8012622:	f7ee f809 	bl	8000638 <__aeabi_dmul>
 8012626:	4606      	mov	r6, r0
 8012628:	460f      	mov	r7, r1
 801262a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801262e:	9606      	str	r6, [sp, #24]
 8012630:	9307      	str	r3, [sp, #28]
 8012632:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012636:	4d57      	ldr	r5, [pc, #348]	@ (8012794 <_strtod_l+0xaf4>)
 8012638:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801263c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801263e:	401d      	ands	r5, r3
 8012640:	4b58      	ldr	r3, [pc, #352]	@ (80127a4 <_strtod_l+0xb04>)
 8012642:	429d      	cmp	r5, r3
 8012644:	f040 80b2 	bne.w	80127ac <_strtod_l+0xb0c>
 8012648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801264a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801264e:	ec4b ab10 	vmov	d0, sl, fp
 8012652:	f003 f839 	bl	80156c8 <__ulp>
 8012656:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801265a:	ec51 0b10 	vmov	r0, r1, d0
 801265e:	f7ed ffeb 	bl	8000638 <__aeabi_dmul>
 8012662:	4652      	mov	r2, sl
 8012664:	465b      	mov	r3, fp
 8012666:	f7ed fe31 	bl	80002cc <__adddf3>
 801266a:	460b      	mov	r3, r1
 801266c:	4949      	ldr	r1, [pc, #292]	@ (8012794 <_strtod_l+0xaf4>)
 801266e:	4a4e      	ldr	r2, [pc, #312]	@ (80127a8 <_strtod_l+0xb08>)
 8012670:	4019      	ands	r1, r3
 8012672:	4291      	cmp	r1, r2
 8012674:	4682      	mov	sl, r0
 8012676:	d942      	bls.n	80126fe <_strtod_l+0xa5e>
 8012678:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801267a:	4b47      	ldr	r3, [pc, #284]	@ (8012798 <_strtod_l+0xaf8>)
 801267c:	429a      	cmp	r2, r3
 801267e:	d103      	bne.n	8012688 <_strtod_l+0x9e8>
 8012680:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012682:	3301      	adds	r3, #1
 8012684:	f43f ad2f 	beq.w	80120e6 <_strtod_l+0x446>
 8012688:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8012798 <_strtod_l+0xaf8>
 801268c:	f04f 3aff 	mov.w	sl, #4294967295
 8012690:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012692:	9805      	ldr	r0, [sp, #20]
 8012694:	f002 fcec 	bl	8015070 <_Bfree>
 8012698:	9805      	ldr	r0, [sp, #20]
 801269a:	4649      	mov	r1, r9
 801269c:	f002 fce8 	bl	8015070 <_Bfree>
 80126a0:	9805      	ldr	r0, [sp, #20]
 80126a2:	4641      	mov	r1, r8
 80126a4:	f002 fce4 	bl	8015070 <_Bfree>
 80126a8:	9805      	ldr	r0, [sp, #20]
 80126aa:	4621      	mov	r1, r4
 80126ac:	f002 fce0 	bl	8015070 <_Bfree>
 80126b0:	e619      	b.n	80122e6 <_strtod_l+0x646>
 80126b2:	f1ba 0f01 	cmp.w	sl, #1
 80126b6:	d103      	bne.n	80126c0 <_strtod_l+0xa20>
 80126b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	f43f ada6 	beq.w	801220c <_strtod_l+0x56c>
 80126c0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012770 <_strtod_l+0xad0>
 80126c4:	4f35      	ldr	r7, [pc, #212]	@ (801279c <_strtod_l+0xafc>)
 80126c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80126ca:	2600      	movs	r6, #0
 80126cc:	e7b1      	b.n	8012632 <_strtod_l+0x992>
 80126ce:	4f34      	ldr	r7, [pc, #208]	@ (80127a0 <_strtod_l+0xb00>)
 80126d0:	2600      	movs	r6, #0
 80126d2:	e7aa      	b.n	801262a <_strtod_l+0x98a>
 80126d4:	4b32      	ldr	r3, [pc, #200]	@ (80127a0 <_strtod_l+0xb00>)
 80126d6:	4630      	mov	r0, r6
 80126d8:	4639      	mov	r1, r7
 80126da:	2200      	movs	r2, #0
 80126dc:	f7ed ffac 	bl	8000638 <__aeabi_dmul>
 80126e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80126e2:	4606      	mov	r6, r0
 80126e4:	460f      	mov	r7, r1
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d09f      	beq.n	801262a <_strtod_l+0x98a>
 80126ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80126ee:	e7a0      	b.n	8012632 <_strtod_l+0x992>
 80126f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012778 <_strtod_l+0xad8>
 80126f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80126f8:	ec57 6b17 	vmov	r6, r7, d7
 80126fc:	e799      	b.n	8012632 <_strtod_l+0x992>
 80126fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012702:	9b08      	ldr	r3, [sp, #32]
 8012704:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012708:	2b00      	cmp	r3, #0
 801270a:	d1c1      	bne.n	8012690 <_strtod_l+0x9f0>
 801270c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012710:	0d1b      	lsrs	r3, r3, #20
 8012712:	051b      	lsls	r3, r3, #20
 8012714:	429d      	cmp	r5, r3
 8012716:	d1bb      	bne.n	8012690 <_strtod_l+0x9f0>
 8012718:	4630      	mov	r0, r6
 801271a:	4639      	mov	r1, r7
 801271c:	f7ee faec 	bl	8000cf8 <__aeabi_d2lz>
 8012720:	f7ed ff5c 	bl	80005dc <__aeabi_l2d>
 8012724:	4602      	mov	r2, r0
 8012726:	460b      	mov	r3, r1
 8012728:	4630      	mov	r0, r6
 801272a:	4639      	mov	r1, r7
 801272c:	f7ed fdcc 	bl	80002c8 <__aeabi_dsub>
 8012730:	460b      	mov	r3, r1
 8012732:	4602      	mov	r2, r0
 8012734:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8012738:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801273c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801273e:	ea46 060a 	orr.w	r6, r6, sl
 8012742:	431e      	orrs	r6, r3
 8012744:	d06f      	beq.n	8012826 <_strtod_l+0xb86>
 8012746:	a30e      	add	r3, pc, #56	@ (adr r3, 8012780 <_strtod_l+0xae0>)
 8012748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801274c:	f7ee f9e6 	bl	8000b1c <__aeabi_dcmplt>
 8012750:	2800      	cmp	r0, #0
 8012752:	f47f acd3 	bne.w	80120fc <_strtod_l+0x45c>
 8012756:	a30c      	add	r3, pc, #48	@ (adr r3, 8012788 <_strtod_l+0xae8>)
 8012758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801275c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012760:	f7ee f9fa 	bl	8000b58 <__aeabi_dcmpgt>
 8012764:	2800      	cmp	r0, #0
 8012766:	d093      	beq.n	8012690 <_strtod_l+0x9f0>
 8012768:	e4c8      	b.n	80120fc <_strtod_l+0x45c>
 801276a:	bf00      	nop
 801276c:	f3af 8000 	nop.w
 8012770:	00000000 	.word	0x00000000
 8012774:	bff00000 	.word	0xbff00000
 8012778:	00000000 	.word	0x00000000
 801277c:	3ff00000 	.word	0x3ff00000
 8012780:	94a03595 	.word	0x94a03595
 8012784:	3fdfffff 	.word	0x3fdfffff
 8012788:	35afe535 	.word	0x35afe535
 801278c:	3fe00000 	.word	0x3fe00000
 8012790:	000fffff 	.word	0x000fffff
 8012794:	7ff00000 	.word	0x7ff00000
 8012798:	7fefffff 	.word	0x7fefffff
 801279c:	3ff00000 	.word	0x3ff00000
 80127a0:	3fe00000 	.word	0x3fe00000
 80127a4:	7fe00000 	.word	0x7fe00000
 80127a8:	7c9fffff 	.word	0x7c9fffff
 80127ac:	9b08      	ldr	r3, [sp, #32]
 80127ae:	b323      	cbz	r3, 80127fa <_strtod_l+0xb5a>
 80127b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80127b4:	d821      	bhi.n	80127fa <_strtod_l+0xb5a>
 80127b6:	a328      	add	r3, pc, #160	@ (adr r3, 8012858 <_strtod_l+0xbb8>)
 80127b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127bc:	4630      	mov	r0, r6
 80127be:	4639      	mov	r1, r7
 80127c0:	f7ee f9b6 	bl	8000b30 <__aeabi_dcmple>
 80127c4:	b1a0      	cbz	r0, 80127f0 <_strtod_l+0xb50>
 80127c6:	4639      	mov	r1, r7
 80127c8:	4630      	mov	r0, r6
 80127ca:	f7ee fa0d 	bl	8000be8 <__aeabi_d2uiz>
 80127ce:	2801      	cmp	r0, #1
 80127d0:	bf38      	it	cc
 80127d2:	2001      	movcc	r0, #1
 80127d4:	f7ed feb6 	bl	8000544 <__aeabi_ui2d>
 80127d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127da:	4606      	mov	r6, r0
 80127dc:	460f      	mov	r7, r1
 80127de:	b9fb      	cbnz	r3, 8012820 <_strtod_l+0xb80>
 80127e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80127e4:	9014      	str	r0, [sp, #80]	@ 0x50
 80127e6:	9315      	str	r3, [sp, #84]	@ 0x54
 80127e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80127ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80127f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80127f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80127f6:	1b5b      	subs	r3, r3, r5
 80127f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80127fa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80127fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8012802:	f002 ff61 	bl	80156c8 <__ulp>
 8012806:	4650      	mov	r0, sl
 8012808:	ec53 2b10 	vmov	r2, r3, d0
 801280c:	4659      	mov	r1, fp
 801280e:	f7ed ff13 	bl	8000638 <__aeabi_dmul>
 8012812:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8012816:	f7ed fd59 	bl	80002cc <__adddf3>
 801281a:	4682      	mov	sl, r0
 801281c:	468b      	mov	fp, r1
 801281e:	e770      	b.n	8012702 <_strtod_l+0xa62>
 8012820:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8012824:	e7e0      	b.n	80127e8 <_strtod_l+0xb48>
 8012826:	a30e      	add	r3, pc, #56	@ (adr r3, 8012860 <_strtod_l+0xbc0>)
 8012828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801282c:	f7ee f976 	bl	8000b1c <__aeabi_dcmplt>
 8012830:	e798      	b.n	8012764 <_strtod_l+0xac4>
 8012832:	2300      	movs	r3, #0
 8012834:	930e      	str	r3, [sp, #56]	@ 0x38
 8012836:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012838:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801283a:	6013      	str	r3, [r2, #0]
 801283c:	f7ff ba6d 	b.w	8011d1a <_strtod_l+0x7a>
 8012840:	2a65      	cmp	r2, #101	@ 0x65
 8012842:	f43f ab68 	beq.w	8011f16 <_strtod_l+0x276>
 8012846:	2a45      	cmp	r2, #69	@ 0x45
 8012848:	f43f ab65 	beq.w	8011f16 <_strtod_l+0x276>
 801284c:	2301      	movs	r3, #1
 801284e:	f7ff bba0 	b.w	8011f92 <_strtod_l+0x2f2>
 8012852:	bf00      	nop
 8012854:	f3af 8000 	nop.w
 8012858:	ffc00000 	.word	0xffc00000
 801285c:	41dfffff 	.word	0x41dfffff
 8012860:	94a03595 	.word	0x94a03595
 8012864:	3fcfffff 	.word	0x3fcfffff

08012868 <strtod>:
 8012868:	460a      	mov	r2, r1
 801286a:	4601      	mov	r1, r0
 801286c:	4802      	ldr	r0, [pc, #8]	@ (8012878 <strtod+0x10>)
 801286e:	4b03      	ldr	r3, [pc, #12]	@ (801287c <strtod+0x14>)
 8012870:	6800      	ldr	r0, [r0, #0]
 8012872:	f7ff ba15 	b.w	8011ca0 <_strtod_l>
 8012876:	bf00      	nop
 8012878:	2000018c 	.word	0x2000018c
 801287c:	20000020 	.word	0x20000020

08012880 <strtof>:
 8012880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012884:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8012944 <strtof+0xc4>
 8012888:	4b29      	ldr	r3, [pc, #164]	@ (8012930 <strtof+0xb0>)
 801288a:	460a      	mov	r2, r1
 801288c:	ed2d 8b02 	vpush	{d8}
 8012890:	4601      	mov	r1, r0
 8012892:	f8d8 0000 	ldr.w	r0, [r8]
 8012896:	f7ff fa03 	bl	8011ca0 <_strtod_l>
 801289a:	ec55 4b10 	vmov	r4, r5, d0
 801289e:	4622      	mov	r2, r4
 80128a0:	462b      	mov	r3, r5
 80128a2:	4620      	mov	r0, r4
 80128a4:	4629      	mov	r1, r5
 80128a6:	f7ee f961 	bl	8000b6c <__aeabi_dcmpun>
 80128aa:	b190      	cbz	r0, 80128d2 <strtof+0x52>
 80128ac:	2d00      	cmp	r5, #0
 80128ae:	4821      	ldr	r0, [pc, #132]	@ (8012934 <strtof+0xb4>)
 80128b0:	da09      	bge.n	80128c6 <strtof+0x46>
 80128b2:	f001 f8d5 	bl	8013a60 <nanf>
 80128b6:	eeb1 8a40 	vneg.f32	s16, s0
 80128ba:	eeb0 0a48 	vmov.f32	s0, s16
 80128be:	ecbd 8b02 	vpop	{d8}
 80128c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128c6:	ecbd 8b02 	vpop	{d8}
 80128ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128ce:	f001 b8c7 	b.w	8013a60 <nanf>
 80128d2:	4620      	mov	r0, r4
 80128d4:	4629      	mov	r1, r5
 80128d6:	f7ee f9a7 	bl	8000c28 <__aeabi_d2f>
 80128da:	ee08 0a10 	vmov	s16, r0
 80128de:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8012938 <strtof+0xb8>
 80128e2:	eeb0 7ac8 	vabs.f32	s14, s16
 80128e6:	eeb4 7a67 	vcmp.f32	s14, s15
 80128ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128ee:	dd11      	ble.n	8012914 <strtof+0x94>
 80128f0:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80128f4:	4b11      	ldr	r3, [pc, #68]	@ (801293c <strtof+0xbc>)
 80128f6:	f04f 32ff 	mov.w	r2, #4294967295
 80128fa:	4620      	mov	r0, r4
 80128fc:	4639      	mov	r1, r7
 80128fe:	f7ee f935 	bl	8000b6c <__aeabi_dcmpun>
 8012902:	b980      	cbnz	r0, 8012926 <strtof+0xa6>
 8012904:	4b0d      	ldr	r3, [pc, #52]	@ (801293c <strtof+0xbc>)
 8012906:	f04f 32ff 	mov.w	r2, #4294967295
 801290a:	4620      	mov	r0, r4
 801290c:	4639      	mov	r1, r7
 801290e:	f7ee f90f 	bl	8000b30 <__aeabi_dcmple>
 8012912:	b940      	cbnz	r0, 8012926 <strtof+0xa6>
 8012914:	ee18 3a10 	vmov	r3, s16
 8012918:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801291c:	d1cd      	bne.n	80128ba <strtof+0x3a>
 801291e:	4b08      	ldr	r3, [pc, #32]	@ (8012940 <strtof+0xc0>)
 8012920:	402b      	ands	r3, r5
 8012922:	2b00      	cmp	r3, #0
 8012924:	d0c9      	beq.n	80128ba <strtof+0x3a>
 8012926:	f8d8 3000 	ldr.w	r3, [r8]
 801292a:	2222      	movs	r2, #34	@ 0x22
 801292c:	601a      	str	r2, [r3, #0]
 801292e:	e7c4      	b.n	80128ba <strtof+0x3a>
 8012930:	20000020 	.word	0x20000020
 8012934:	080166fa 	.word	0x080166fa
 8012938:	7f7fffff 	.word	0x7f7fffff
 801293c:	7fefffff 	.word	0x7fefffff
 8012940:	7ff00000 	.word	0x7ff00000
 8012944:	2000018c 	.word	0x2000018c

08012948 <_strtol_l.isra.0>:
 8012948:	2b24      	cmp	r3, #36	@ 0x24
 801294a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801294e:	4686      	mov	lr, r0
 8012950:	4690      	mov	r8, r2
 8012952:	d801      	bhi.n	8012958 <_strtol_l.isra.0+0x10>
 8012954:	2b01      	cmp	r3, #1
 8012956:	d106      	bne.n	8012966 <_strtol_l.isra.0+0x1e>
 8012958:	f001 f83c 	bl	80139d4 <__errno>
 801295c:	2316      	movs	r3, #22
 801295e:	6003      	str	r3, [r0, #0]
 8012960:	2000      	movs	r0, #0
 8012962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012966:	4834      	ldr	r0, [pc, #208]	@ (8012a38 <_strtol_l.isra.0+0xf0>)
 8012968:	460d      	mov	r5, r1
 801296a:	462a      	mov	r2, r5
 801296c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012970:	5d06      	ldrb	r6, [r0, r4]
 8012972:	f016 0608 	ands.w	r6, r6, #8
 8012976:	d1f8      	bne.n	801296a <_strtol_l.isra.0+0x22>
 8012978:	2c2d      	cmp	r4, #45	@ 0x2d
 801297a:	d110      	bne.n	801299e <_strtol_l.isra.0+0x56>
 801297c:	782c      	ldrb	r4, [r5, #0]
 801297e:	2601      	movs	r6, #1
 8012980:	1c95      	adds	r5, r2, #2
 8012982:	f033 0210 	bics.w	r2, r3, #16
 8012986:	d115      	bne.n	80129b4 <_strtol_l.isra.0+0x6c>
 8012988:	2c30      	cmp	r4, #48	@ 0x30
 801298a:	d10d      	bne.n	80129a8 <_strtol_l.isra.0+0x60>
 801298c:	782a      	ldrb	r2, [r5, #0]
 801298e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012992:	2a58      	cmp	r2, #88	@ 0x58
 8012994:	d108      	bne.n	80129a8 <_strtol_l.isra.0+0x60>
 8012996:	786c      	ldrb	r4, [r5, #1]
 8012998:	3502      	adds	r5, #2
 801299a:	2310      	movs	r3, #16
 801299c:	e00a      	b.n	80129b4 <_strtol_l.isra.0+0x6c>
 801299e:	2c2b      	cmp	r4, #43	@ 0x2b
 80129a0:	bf04      	itt	eq
 80129a2:	782c      	ldrbeq	r4, [r5, #0]
 80129a4:	1c95      	addeq	r5, r2, #2
 80129a6:	e7ec      	b.n	8012982 <_strtol_l.isra.0+0x3a>
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d1f6      	bne.n	801299a <_strtol_l.isra.0+0x52>
 80129ac:	2c30      	cmp	r4, #48	@ 0x30
 80129ae:	bf14      	ite	ne
 80129b0:	230a      	movne	r3, #10
 80129b2:	2308      	moveq	r3, #8
 80129b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80129b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80129bc:	2200      	movs	r2, #0
 80129be:	fbbc f9f3 	udiv	r9, ip, r3
 80129c2:	4610      	mov	r0, r2
 80129c4:	fb03 ca19 	mls	sl, r3, r9, ip
 80129c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80129cc:	2f09      	cmp	r7, #9
 80129ce:	d80f      	bhi.n	80129f0 <_strtol_l.isra.0+0xa8>
 80129d0:	463c      	mov	r4, r7
 80129d2:	42a3      	cmp	r3, r4
 80129d4:	dd1b      	ble.n	8012a0e <_strtol_l.isra.0+0xc6>
 80129d6:	1c57      	adds	r7, r2, #1
 80129d8:	d007      	beq.n	80129ea <_strtol_l.isra.0+0xa2>
 80129da:	4581      	cmp	r9, r0
 80129dc:	d314      	bcc.n	8012a08 <_strtol_l.isra.0+0xc0>
 80129de:	d101      	bne.n	80129e4 <_strtol_l.isra.0+0x9c>
 80129e0:	45a2      	cmp	sl, r4
 80129e2:	db11      	blt.n	8012a08 <_strtol_l.isra.0+0xc0>
 80129e4:	fb00 4003 	mla	r0, r0, r3, r4
 80129e8:	2201      	movs	r2, #1
 80129ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80129ee:	e7eb      	b.n	80129c8 <_strtol_l.isra.0+0x80>
 80129f0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80129f4:	2f19      	cmp	r7, #25
 80129f6:	d801      	bhi.n	80129fc <_strtol_l.isra.0+0xb4>
 80129f8:	3c37      	subs	r4, #55	@ 0x37
 80129fa:	e7ea      	b.n	80129d2 <_strtol_l.isra.0+0x8a>
 80129fc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012a00:	2f19      	cmp	r7, #25
 8012a02:	d804      	bhi.n	8012a0e <_strtol_l.isra.0+0xc6>
 8012a04:	3c57      	subs	r4, #87	@ 0x57
 8012a06:	e7e4      	b.n	80129d2 <_strtol_l.isra.0+0x8a>
 8012a08:	f04f 32ff 	mov.w	r2, #4294967295
 8012a0c:	e7ed      	b.n	80129ea <_strtol_l.isra.0+0xa2>
 8012a0e:	1c53      	adds	r3, r2, #1
 8012a10:	d108      	bne.n	8012a24 <_strtol_l.isra.0+0xdc>
 8012a12:	2322      	movs	r3, #34	@ 0x22
 8012a14:	f8ce 3000 	str.w	r3, [lr]
 8012a18:	4660      	mov	r0, ip
 8012a1a:	f1b8 0f00 	cmp.w	r8, #0
 8012a1e:	d0a0      	beq.n	8012962 <_strtol_l.isra.0+0x1a>
 8012a20:	1e69      	subs	r1, r5, #1
 8012a22:	e006      	b.n	8012a32 <_strtol_l.isra.0+0xea>
 8012a24:	b106      	cbz	r6, 8012a28 <_strtol_l.isra.0+0xe0>
 8012a26:	4240      	negs	r0, r0
 8012a28:	f1b8 0f00 	cmp.w	r8, #0
 8012a2c:	d099      	beq.n	8012962 <_strtol_l.isra.0+0x1a>
 8012a2e:	2a00      	cmp	r2, #0
 8012a30:	d1f6      	bne.n	8012a20 <_strtol_l.isra.0+0xd8>
 8012a32:	f8c8 1000 	str.w	r1, [r8]
 8012a36:	e794      	b.n	8012962 <_strtol_l.isra.0+0x1a>
 8012a38:	08016891 	.word	0x08016891

08012a3c <strtol>:
 8012a3c:	4613      	mov	r3, r2
 8012a3e:	460a      	mov	r2, r1
 8012a40:	4601      	mov	r1, r0
 8012a42:	4802      	ldr	r0, [pc, #8]	@ (8012a4c <strtol+0x10>)
 8012a44:	6800      	ldr	r0, [r0, #0]
 8012a46:	f7ff bf7f 	b.w	8012948 <_strtol_l.isra.0>
 8012a4a:	bf00      	nop
 8012a4c:	2000018c 	.word	0x2000018c

08012a50 <__cvt>:
 8012a50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012a54:	ec57 6b10 	vmov	r6, r7, d0
 8012a58:	2f00      	cmp	r7, #0
 8012a5a:	460c      	mov	r4, r1
 8012a5c:	4619      	mov	r1, r3
 8012a5e:	463b      	mov	r3, r7
 8012a60:	bfbb      	ittet	lt
 8012a62:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012a66:	461f      	movlt	r7, r3
 8012a68:	2300      	movge	r3, #0
 8012a6a:	232d      	movlt	r3, #45	@ 0x2d
 8012a6c:	700b      	strb	r3, [r1, #0]
 8012a6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a70:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012a74:	4691      	mov	r9, r2
 8012a76:	f023 0820 	bic.w	r8, r3, #32
 8012a7a:	bfbc      	itt	lt
 8012a7c:	4632      	movlt	r2, r6
 8012a7e:	4616      	movlt	r6, r2
 8012a80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012a84:	d005      	beq.n	8012a92 <__cvt+0x42>
 8012a86:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012a8a:	d100      	bne.n	8012a8e <__cvt+0x3e>
 8012a8c:	3401      	adds	r4, #1
 8012a8e:	2102      	movs	r1, #2
 8012a90:	e000      	b.n	8012a94 <__cvt+0x44>
 8012a92:	2103      	movs	r1, #3
 8012a94:	ab03      	add	r3, sp, #12
 8012a96:	9301      	str	r3, [sp, #4]
 8012a98:	ab02      	add	r3, sp, #8
 8012a9a:	9300      	str	r3, [sp, #0]
 8012a9c:	ec47 6b10 	vmov	d0, r6, r7
 8012aa0:	4653      	mov	r3, sl
 8012aa2:	4622      	mov	r2, r4
 8012aa4:	f001 f888 	bl	8013bb8 <_dtoa_r>
 8012aa8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012aac:	4605      	mov	r5, r0
 8012aae:	d119      	bne.n	8012ae4 <__cvt+0x94>
 8012ab0:	f019 0f01 	tst.w	r9, #1
 8012ab4:	d00e      	beq.n	8012ad4 <__cvt+0x84>
 8012ab6:	eb00 0904 	add.w	r9, r0, r4
 8012aba:	2200      	movs	r2, #0
 8012abc:	2300      	movs	r3, #0
 8012abe:	4630      	mov	r0, r6
 8012ac0:	4639      	mov	r1, r7
 8012ac2:	f7ee f821 	bl	8000b08 <__aeabi_dcmpeq>
 8012ac6:	b108      	cbz	r0, 8012acc <__cvt+0x7c>
 8012ac8:	f8cd 900c 	str.w	r9, [sp, #12]
 8012acc:	2230      	movs	r2, #48	@ 0x30
 8012ace:	9b03      	ldr	r3, [sp, #12]
 8012ad0:	454b      	cmp	r3, r9
 8012ad2:	d31e      	bcc.n	8012b12 <__cvt+0xc2>
 8012ad4:	9b03      	ldr	r3, [sp, #12]
 8012ad6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ad8:	1b5b      	subs	r3, r3, r5
 8012ada:	4628      	mov	r0, r5
 8012adc:	6013      	str	r3, [r2, #0]
 8012ade:	b004      	add	sp, #16
 8012ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ae4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012ae8:	eb00 0904 	add.w	r9, r0, r4
 8012aec:	d1e5      	bne.n	8012aba <__cvt+0x6a>
 8012aee:	7803      	ldrb	r3, [r0, #0]
 8012af0:	2b30      	cmp	r3, #48	@ 0x30
 8012af2:	d10a      	bne.n	8012b0a <__cvt+0xba>
 8012af4:	2200      	movs	r2, #0
 8012af6:	2300      	movs	r3, #0
 8012af8:	4630      	mov	r0, r6
 8012afa:	4639      	mov	r1, r7
 8012afc:	f7ee f804 	bl	8000b08 <__aeabi_dcmpeq>
 8012b00:	b918      	cbnz	r0, 8012b0a <__cvt+0xba>
 8012b02:	f1c4 0401 	rsb	r4, r4, #1
 8012b06:	f8ca 4000 	str.w	r4, [sl]
 8012b0a:	f8da 3000 	ldr.w	r3, [sl]
 8012b0e:	4499      	add	r9, r3
 8012b10:	e7d3      	b.n	8012aba <__cvt+0x6a>
 8012b12:	1c59      	adds	r1, r3, #1
 8012b14:	9103      	str	r1, [sp, #12]
 8012b16:	701a      	strb	r2, [r3, #0]
 8012b18:	e7d9      	b.n	8012ace <__cvt+0x7e>

08012b1a <__exponent>:
 8012b1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012b1c:	2900      	cmp	r1, #0
 8012b1e:	bfba      	itte	lt
 8012b20:	4249      	neglt	r1, r1
 8012b22:	232d      	movlt	r3, #45	@ 0x2d
 8012b24:	232b      	movge	r3, #43	@ 0x2b
 8012b26:	2909      	cmp	r1, #9
 8012b28:	7002      	strb	r2, [r0, #0]
 8012b2a:	7043      	strb	r3, [r0, #1]
 8012b2c:	dd29      	ble.n	8012b82 <__exponent+0x68>
 8012b2e:	f10d 0307 	add.w	r3, sp, #7
 8012b32:	461d      	mov	r5, r3
 8012b34:	270a      	movs	r7, #10
 8012b36:	461a      	mov	r2, r3
 8012b38:	fbb1 f6f7 	udiv	r6, r1, r7
 8012b3c:	fb07 1416 	mls	r4, r7, r6, r1
 8012b40:	3430      	adds	r4, #48	@ 0x30
 8012b42:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012b46:	460c      	mov	r4, r1
 8012b48:	2c63      	cmp	r4, #99	@ 0x63
 8012b4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8012b4e:	4631      	mov	r1, r6
 8012b50:	dcf1      	bgt.n	8012b36 <__exponent+0x1c>
 8012b52:	3130      	adds	r1, #48	@ 0x30
 8012b54:	1e94      	subs	r4, r2, #2
 8012b56:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012b5a:	1c41      	adds	r1, r0, #1
 8012b5c:	4623      	mov	r3, r4
 8012b5e:	42ab      	cmp	r3, r5
 8012b60:	d30a      	bcc.n	8012b78 <__exponent+0x5e>
 8012b62:	f10d 0309 	add.w	r3, sp, #9
 8012b66:	1a9b      	subs	r3, r3, r2
 8012b68:	42ac      	cmp	r4, r5
 8012b6a:	bf88      	it	hi
 8012b6c:	2300      	movhi	r3, #0
 8012b6e:	3302      	adds	r3, #2
 8012b70:	4403      	add	r3, r0
 8012b72:	1a18      	subs	r0, r3, r0
 8012b74:	b003      	add	sp, #12
 8012b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b78:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012b7c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012b80:	e7ed      	b.n	8012b5e <__exponent+0x44>
 8012b82:	2330      	movs	r3, #48	@ 0x30
 8012b84:	3130      	adds	r1, #48	@ 0x30
 8012b86:	7083      	strb	r3, [r0, #2]
 8012b88:	70c1      	strb	r1, [r0, #3]
 8012b8a:	1d03      	adds	r3, r0, #4
 8012b8c:	e7f1      	b.n	8012b72 <__exponent+0x58>
	...

08012b90 <_printf_float>:
 8012b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b94:	b08d      	sub	sp, #52	@ 0x34
 8012b96:	460c      	mov	r4, r1
 8012b98:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012b9c:	4616      	mov	r6, r2
 8012b9e:	461f      	mov	r7, r3
 8012ba0:	4605      	mov	r5, r0
 8012ba2:	f000 fe6f 	bl	8013884 <_localeconv_r>
 8012ba6:	6803      	ldr	r3, [r0, #0]
 8012ba8:	9304      	str	r3, [sp, #16]
 8012baa:	4618      	mov	r0, r3
 8012bac:	f7ed fb80 	bl	80002b0 <strlen>
 8012bb0:	2300      	movs	r3, #0
 8012bb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8012bb4:	f8d8 3000 	ldr.w	r3, [r8]
 8012bb8:	9005      	str	r0, [sp, #20]
 8012bba:	3307      	adds	r3, #7
 8012bbc:	f023 0307 	bic.w	r3, r3, #7
 8012bc0:	f103 0208 	add.w	r2, r3, #8
 8012bc4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012bc8:	f8d4 b000 	ldr.w	fp, [r4]
 8012bcc:	f8c8 2000 	str.w	r2, [r8]
 8012bd0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012bd4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012bd8:	9307      	str	r3, [sp, #28]
 8012bda:	f8cd 8018 	str.w	r8, [sp, #24]
 8012bde:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012be2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012be6:	4b9c      	ldr	r3, [pc, #624]	@ (8012e58 <_printf_float+0x2c8>)
 8012be8:	f04f 32ff 	mov.w	r2, #4294967295
 8012bec:	f7ed ffbe 	bl	8000b6c <__aeabi_dcmpun>
 8012bf0:	bb70      	cbnz	r0, 8012c50 <_printf_float+0xc0>
 8012bf2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012bf6:	4b98      	ldr	r3, [pc, #608]	@ (8012e58 <_printf_float+0x2c8>)
 8012bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8012bfc:	f7ed ff98 	bl	8000b30 <__aeabi_dcmple>
 8012c00:	bb30      	cbnz	r0, 8012c50 <_printf_float+0xc0>
 8012c02:	2200      	movs	r2, #0
 8012c04:	2300      	movs	r3, #0
 8012c06:	4640      	mov	r0, r8
 8012c08:	4649      	mov	r1, r9
 8012c0a:	f7ed ff87 	bl	8000b1c <__aeabi_dcmplt>
 8012c0e:	b110      	cbz	r0, 8012c16 <_printf_float+0x86>
 8012c10:	232d      	movs	r3, #45	@ 0x2d
 8012c12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012c16:	4a91      	ldr	r2, [pc, #580]	@ (8012e5c <_printf_float+0x2cc>)
 8012c18:	4b91      	ldr	r3, [pc, #580]	@ (8012e60 <_printf_float+0x2d0>)
 8012c1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012c1e:	bf8c      	ite	hi
 8012c20:	4690      	movhi	r8, r2
 8012c22:	4698      	movls	r8, r3
 8012c24:	2303      	movs	r3, #3
 8012c26:	6123      	str	r3, [r4, #16]
 8012c28:	f02b 0304 	bic.w	r3, fp, #4
 8012c2c:	6023      	str	r3, [r4, #0]
 8012c2e:	f04f 0900 	mov.w	r9, #0
 8012c32:	9700      	str	r7, [sp, #0]
 8012c34:	4633      	mov	r3, r6
 8012c36:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012c38:	4621      	mov	r1, r4
 8012c3a:	4628      	mov	r0, r5
 8012c3c:	f000 f9d2 	bl	8012fe4 <_printf_common>
 8012c40:	3001      	adds	r0, #1
 8012c42:	f040 808d 	bne.w	8012d60 <_printf_float+0x1d0>
 8012c46:	f04f 30ff 	mov.w	r0, #4294967295
 8012c4a:	b00d      	add	sp, #52	@ 0x34
 8012c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c50:	4642      	mov	r2, r8
 8012c52:	464b      	mov	r3, r9
 8012c54:	4640      	mov	r0, r8
 8012c56:	4649      	mov	r1, r9
 8012c58:	f7ed ff88 	bl	8000b6c <__aeabi_dcmpun>
 8012c5c:	b140      	cbz	r0, 8012c70 <_printf_float+0xe0>
 8012c5e:	464b      	mov	r3, r9
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	bfbc      	itt	lt
 8012c64:	232d      	movlt	r3, #45	@ 0x2d
 8012c66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012c6a:	4a7e      	ldr	r2, [pc, #504]	@ (8012e64 <_printf_float+0x2d4>)
 8012c6c:	4b7e      	ldr	r3, [pc, #504]	@ (8012e68 <_printf_float+0x2d8>)
 8012c6e:	e7d4      	b.n	8012c1a <_printf_float+0x8a>
 8012c70:	6863      	ldr	r3, [r4, #4]
 8012c72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012c76:	9206      	str	r2, [sp, #24]
 8012c78:	1c5a      	adds	r2, r3, #1
 8012c7a:	d13b      	bne.n	8012cf4 <_printf_float+0x164>
 8012c7c:	2306      	movs	r3, #6
 8012c7e:	6063      	str	r3, [r4, #4]
 8012c80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012c84:	2300      	movs	r3, #0
 8012c86:	6022      	str	r2, [r4, #0]
 8012c88:	9303      	str	r3, [sp, #12]
 8012c8a:	ab0a      	add	r3, sp, #40	@ 0x28
 8012c8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012c90:	ab09      	add	r3, sp, #36	@ 0x24
 8012c92:	9300      	str	r3, [sp, #0]
 8012c94:	6861      	ldr	r1, [r4, #4]
 8012c96:	ec49 8b10 	vmov	d0, r8, r9
 8012c9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012c9e:	4628      	mov	r0, r5
 8012ca0:	f7ff fed6 	bl	8012a50 <__cvt>
 8012ca4:	9b06      	ldr	r3, [sp, #24]
 8012ca6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012ca8:	2b47      	cmp	r3, #71	@ 0x47
 8012caa:	4680      	mov	r8, r0
 8012cac:	d129      	bne.n	8012d02 <_printf_float+0x172>
 8012cae:	1cc8      	adds	r0, r1, #3
 8012cb0:	db02      	blt.n	8012cb8 <_printf_float+0x128>
 8012cb2:	6863      	ldr	r3, [r4, #4]
 8012cb4:	4299      	cmp	r1, r3
 8012cb6:	dd41      	ble.n	8012d3c <_printf_float+0x1ac>
 8012cb8:	f1aa 0a02 	sub.w	sl, sl, #2
 8012cbc:	fa5f fa8a 	uxtb.w	sl, sl
 8012cc0:	3901      	subs	r1, #1
 8012cc2:	4652      	mov	r2, sl
 8012cc4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012cc8:	9109      	str	r1, [sp, #36]	@ 0x24
 8012cca:	f7ff ff26 	bl	8012b1a <__exponent>
 8012cce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012cd0:	1813      	adds	r3, r2, r0
 8012cd2:	2a01      	cmp	r2, #1
 8012cd4:	4681      	mov	r9, r0
 8012cd6:	6123      	str	r3, [r4, #16]
 8012cd8:	dc02      	bgt.n	8012ce0 <_printf_float+0x150>
 8012cda:	6822      	ldr	r2, [r4, #0]
 8012cdc:	07d2      	lsls	r2, r2, #31
 8012cde:	d501      	bpl.n	8012ce4 <_printf_float+0x154>
 8012ce0:	3301      	adds	r3, #1
 8012ce2:	6123      	str	r3, [r4, #16]
 8012ce4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d0a2      	beq.n	8012c32 <_printf_float+0xa2>
 8012cec:	232d      	movs	r3, #45	@ 0x2d
 8012cee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012cf2:	e79e      	b.n	8012c32 <_printf_float+0xa2>
 8012cf4:	9a06      	ldr	r2, [sp, #24]
 8012cf6:	2a47      	cmp	r2, #71	@ 0x47
 8012cf8:	d1c2      	bne.n	8012c80 <_printf_float+0xf0>
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d1c0      	bne.n	8012c80 <_printf_float+0xf0>
 8012cfe:	2301      	movs	r3, #1
 8012d00:	e7bd      	b.n	8012c7e <_printf_float+0xee>
 8012d02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012d06:	d9db      	bls.n	8012cc0 <_printf_float+0x130>
 8012d08:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012d0c:	d118      	bne.n	8012d40 <_printf_float+0x1b0>
 8012d0e:	2900      	cmp	r1, #0
 8012d10:	6863      	ldr	r3, [r4, #4]
 8012d12:	dd0b      	ble.n	8012d2c <_printf_float+0x19c>
 8012d14:	6121      	str	r1, [r4, #16]
 8012d16:	b913      	cbnz	r3, 8012d1e <_printf_float+0x18e>
 8012d18:	6822      	ldr	r2, [r4, #0]
 8012d1a:	07d0      	lsls	r0, r2, #31
 8012d1c:	d502      	bpl.n	8012d24 <_printf_float+0x194>
 8012d1e:	3301      	adds	r3, #1
 8012d20:	440b      	add	r3, r1
 8012d22:	6123      	str	r3, [r4, #16]
 8012d24:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012d26:	f04f 0900 	mov.w	r9, #0
 8012d2a:	e7db      	b.n	8012ce4 <_printf_float+0x154>
 8012d2c:	b913      	cbnz	r3, 8012d34 <_printf_float+0x1a4>
 8012d2e:	6822      	ldr	r2, [r4, #0]
 8012d30:	07d2      	lsls	r2, r2, #31
 8012d32:	d501      	bpl.n	8012d38 <_printf_float+0x1a8>
 8012d34:	3302      	adds	r3, #2
 8012d36:	e7f4      	b.n	8012d22 <_printf_float+0x192>
 8012d38:	2301      	movs	r3, #1
 8012d3a:	e7f2      	b.n	8012d22 <_printf_float+0x192>
 8012d3c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012d40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d42:	4299      	cmp	r1, r3
 8012d44:	db05      	blt.n	8012d52 <_printf_float+0x1c2>
 8012d46:	6823      	ldr	r3, [r4, #0]
 8012d48:	6121      	str	r1, [r4, #16]
 8012d4a:	07d8      	lsls	r0, r3, #31
 8012d4c:	d5ea      	bpl.n	8012d24 <_printf_float+0x194>
 8012d4e:	1c4b      	adds	r3, r1, #1
 8012d50:	e7e7      	b.n	8012d22 <_printf_float+0x192>
 8012d52:	2900      	cmp	r1, #0
 8012d54:	bfd4      	ite	le
 8012d56:	f1c1 0202 	rsble	r2, r1, #2
 8012d5a:	2201      	movgt	r2, #1
 8012d5c:	4413      	add	r3, r2
 8012d5e:	e7e0      	b.n	8012d22 <_printf_float+0x192>
 8012d60:	6823      	ldr	r3, [r4, #0]
 8012d62:	055a      	lsls	r2, r3, #21
 8012d64:	d407      	bmi.n	8012d76 <_printf_float+0x1e6>
 8012d66:	6923      	ldr	r3, [r4, #16]
 8012d68:	4642      	mov	r2, r8
 8012d6a:	4631      	mov	r1, r6
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	47b8      	blx	r7
 8012d70:	3001      	adds	r0, #1
 8012d72:	d12b      	bne.n	8012dcc <_printf_float+0x23c>
 8012d74:	e767      	b.n	8012c46 <_printf_float+0xb6>
 8012d76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012d7a:	f240 80dd 	bls.w	8012f38 <_printf_float+0x3a8>
 8012d7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012d82:	2200      	movs	r2, #0
 8012d84:	2300      	movs	r3, #0
 8012d86:	f7ed febf 	bl	8000b08 <__aeabi_dcmpeq>
 8012d8a:	2800      	cmp	r0, #0
 8012d8c:	d033      	beq.n	8012df6 <_printf_float+0x266>
 8012d8e:	4a37      	ldr	r2, [pc, #220]	@ (8012e6c <_printf_float+0x2dc>)
 8012d90:	2301      	movs	r3, #1
 8012d92:	4631      	mov	r1, r6
 8012d94:	4628      	mov	r0, r5
 8012d96:	47b8      	blx	r7
 8012d98:	3001      	adds	r0, #1
 8012d9a:	f43f af54 	beq.w	8012c46 <_printf_float+0xb6>
 8012d9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012da2:	4543      	cmp	r3, r8
 8012da4:	db02      	blt.n	8012dac <_printf_float+0x21c>
 8012da6:	6823      	ldr	r3, [r4, #0]
 8012da8:	07d8      	lsls	r0, r3, #31
 8012daa:	d50f      	bpl.n	8012dcc <_printf_float+0x23c>
 8012dac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012db0:	4631      	mov	r1, r6
 8012db2:	4628      	mov	r0, r5
 8012db4:	47b8      	blx	r7
 8012db6:	3001      	adds	r0, #1
 8012db8:	f43f af45 	beq.w	8012c46 <_printf_float+0xb6>
 8012dbc:	f04f 0900 	mov.w	r9, #0
 8012dc0:	f108 38ff 	add.w	r8, r8, #4294967295
 8012dc4:	f104 0a1a 	add.w	sl, r4, #26
 8012dc8:	45c8      	cmp	r8, r9
 8012dca:	dc09      	bgt.n	8012de0 <_printf_float+0x250>
 8012dcc:	6823      	ldr	r3, [r4, #0]
 8012dce:	079b      	lsls	r3, r3, #30
 8012dd0:	f100 8103 	bmi.w	8012fda <_printf_float+0x44a>
 8012dd4:	68e0      	ldr	r0, [r4, #12]
 8012dd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012dd8:	4298      	cmp	r0, r3
 8012dda:	bfb8      	it	lt
 8012ddc:	4618      	movlt	r0, r3
 8012dde:	e734      	b.n	8012c4a <_printf_float+0xba>
 8012de0:	2301      	movs	r3, #1
 8012de2:	4652      	mov	r2, sl
 8012de4:	4631      	mov	r1, r6
 8012de6:	4628      	mov	r0, r5
 8012de8:	47b8      	blx	r7
 8012dea:	3001      	adds	r0, #1
 8012dec:	f43f af2b 	beq.w	8012c46 <_printf_float+0xb6>
 8012df0:	f109 0901 	add.w	r9, r9, #1
 8012df4:	e7e8      	b.n	8012dc8 <_printf_float+0x238>
 8012df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	dc39      	bgt.n	8012e70 <_printf_float+0x2e0>
 8012dfc:	4a1b      	ldr	r2, [pc, #108]	@ (8012e6c <_printf_float+0x2dc>)
 8012dfe:	2301      	movs	r3, #1
 8012e00:	4631      	mov	r1, r6
 8012e02:	4628      	mov	r0, r5
 8012e04:	47b8      	blx	r7
 8012e06:	3001      	adds	r0, #1
 8012e08:	f43f af1d 	beq.w	8012c46 <_printf_float+0xb6>
 8012e0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012e10:	ea59 0303 	orrs.w	r3, r9, r3
 8012e14:	d102      	bne.n	8012e1c <_printf_float+0x28c>
 8012e16:	6823      	ldr	r3, [r4, #0]
 8012e18:	07d9      	lsls	r1, r3, #31
 8012e1a:	d5d7      	bpl.n	8012dcc <_printf_float+0x23c>
 8012e1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e20:	4631      	mov	r1, r6
 8012e22:	4628      	mov	r0, r5
 8012e24:	47b8      	blx	r7
 8012e26:	3001      	adds	r0, #1
 8012e28:	f43f af0d 	beq.w	8012c46 <_printf_float+0xb6>
 8012e2c:	f04f 0a00 	mov.w	sl, #0
 8012e30:	f104 0b1a 	add.w	fp, r4, #26
 8012e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e36:	425b      	negs	r3, r3
 8012e38:	4553      	cmp	r3, sl
 8012e3a:	dc01      	bgt.n	8012e40 <_printf_float+0x2b0>
 8012e3c:	464b      	mov	r3, r9
 8012e3e:	e793      	b.n	8012d68 <_printf_float+0x1d8>
 8012e40:	2301      	movs	r3, #1
 8012e42:	465a      	mov	r2, fp
 8012e44:	4631      	mov	r1, r6
 8012e46:	4628      	mov	r0, r5
 8012e48:	47b8      	blx	r7
 8012e4a:	3001      	adds	r0, #1
 8012e4c:	f43f aefb 	beq.w	8012c46 <_printf_float+0xb6>
 8012e50:	f10a 0a01 	add.w	sl, sl, #1
 8012e54:	e7ee      	b.n	8012e34 <_printf_float+0x2a4>
 8012e56:	bf00      	nop
 8012e58:	7fefffff 	.word	0x7fefffff
 8012e5c:	08016616 	.word	0x08016616
 8012e60:	08016612 	.word	0x08016612
 8012e64:	0801661e 	.word	0x0801661e
 8012e68:	0801661a 	.word	0x0801661a
 8012e6c:	08016622 	.word	0x08016622
 8012e70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012e72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012e76:	4553      	cmp	r3, sl
 8012e78:	bfa8      	it	ge
 8012e7a:	4653      	movge	r3, sl
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	4699      	mov	r9, r3
 8012e80:	dc36      	bgt.n	8012ef0 <_printf_float+0x360>
 8012e82:	f04f 0b00 	mov.w	fp, #0
 8012e86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012e8a:	f104 021a 	add.w	r2, r4, #26
 8012e8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012e90:	9306      	str	r3, [sp, #24]
 8012e92:	eba3 0309 	sub.w	r3, r3, r9
 8012e96:	455b      	cmp	r3, fp
 8012e98:	dc31      	bgt.n	8012efe <_printf_float+0x36e>
 8012e9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e9c:	459a      	cmp	sl, r3
 8012e9e:	dc3a      	bgt.n	8012f16 <_printf_float+0x386>
 8012ea0:	6823      	ldr	r3, [r4, #0]
 8012ea2:	07da      	lsls	r2, r3, #31
 8012ea4:	d437      	bmi.n	8012f16 <_printf_float+0x386>
 8012ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ea8:	ebaa 0903 	sub.w	r9, sl, r3
 8012eac:	9b06      	ldr	r3, [sp, #24]
 8012eae:	ebaa 0303 	sub.w	r3, sl, r3
 8012eb2:	4599      	cmp	r9, r3
 8012eb4:	bfa8      	it	ge
 8012eb6:	4699      	movge	r9, r3
 8012eb8:	f1b9 0f00 	cmp.w	r9, #0
 8012ebc:	dc33      	bgt.n	8012f26 <_printf_float+0x396>
 8012ebe:	f04f 0800 	mov.w	r8, #0
 8012ec2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012ec6:	f104 0b1a 	add.w	fp, r4, #26
 8012eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ecc:	ebaa 0303 	sub.w	r3, sl, r3
 8012ed0:	eba3 0309 	sub.w	r3, r3, r9
 8012ed4:	4543      	cmp	r3, r8
 8012ed6:	f77f af79 	ble.w	8012dcc <_printf_float+0x23c>
 8012eda:	2301      	movs	r3, #1
 8012edc:	465a      	mov	r2, fp
 8012ede:	4631      	mov	r1, r6
 8012ee0:	4628      	mov	r0, r5
 8012ee2:	47b8      	blx	r7
 8012ee4:	3001      	adds	r0, #1
 8012ee6:	f43f aeae 	beq.w	8012c46 <_printf_float+0xb6>
 8012eea:	f108 0801 	add.w	r8, r8, #1
 8012eee:	e7ec      	b.n	8012eca <_printf_float+0x33a>
 8012ef0:	4642      	mov	r2, r8
 8012ef2:	4631      	mov	r1, r6
 8012ef4:	4628      	mov	r0, r5
 8012ef6:	47b8      	blx	r7
 8012ef8:	3001      	adds	r0, #1
 8012efa:	d1c2      	bne.n	8012e82 <_printf_float+0x2f2>
 8012efc:	e6a3      	b.n	8012c46 <_printf_float+0xb6>
 8012efe:	2301      	movs	r3, #1
 8012f00:	4631      	mov	r1, r6
 8012f02:	4628      	mov	r0, r5
 8012f04:	9206      	str	r2, [sp, #24]
 8012f06:	47b8      	blx	r7
 8012f08:	3001      	adds	r0, #1
 8012f0a:	f43f ae9c 	beq.w	8012c46 <_printf_float+0xb6>
 8012f0e:	9a06      	ldr	r2, [sp, #24]
 8012f10:	f10b 0b01 	add.w	fp, fp, #1
 8012f14:	e7bb      	b.n	8012e8e <_printf_float+0x2fe>
 8012f16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f1a:	4631      	mov	r1, r6
 8012f1c:	4628      	mov	r0, r5
 8012f1e:	47b8      	blx	r7
 8012f20:	3001      	adds	r0, #1
 8012f22:	d1c0      	bne.n	8012ea6 <_printf_float+0x316>
 8012f24:	e68f      	b.n	8012c46 <_printf_float+0xb6>
 8012f26:	9a06      	ldr	r2, [sp, #24]
 8012f28:	464b      	mov	r3, r9
 8012f2a:	4442      	add	r2, r8
 8012f2c:	4631      	mov	r1, r6
 8012f2e:	4628      	mov	r0, r5
 8012f30:	47b8      	blx	r7
 8012f32:	3001      	adds	r0, #1
 8012f34:	d1c3      	bne.n	8012ebe <_printf_float+0x32e>
 8012f36:	e686      	b.n	8012c46 <_printf_float+0xb6>
 8012f38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012f3c:	f1ba 0f01 	cmp.w	sl, #1
 8012f40:	dc01      	bgt.n	8012f46 <_printf_float+0x3b6>
 8012f42:	07db      	lsls	r3, r3, #31
 8012f44:	d536      	bpl.n	8012fb4 <_printf_float+0x424>
 8012f46:	2301      	movs	r3, #1
 8012f48:	4642      	mov	r2, r8
 8012f4a:	4631      	mov	r1, r6
 8012f4c:	4628      	mov	r0, r5
 8012f4e:	47b8      	blx	r7
 8012f50:	3001      	adds	r0, #1
 8012f52:	f43f ae78 	beq.w	8012c46 <_printf_float+0xb6>
 8012f56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f5a:	4631      	mov	r1, r6
 8012f5c:	4628      	mov	r0, r5
 8012f5e:	47b8      	blx	r7
 8012f60:	3001      	adds	r0, #1
 8012f62:	f43f ae70 	beq.w	8012c46 <_printf_float+0xb6>
 8012f66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012f6a:	2200      	movs	r2, #0
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012f72:	f7ed fdc9 	bl	8000b08 <__aeabi_dcmpeq>
 8012f76:	b9c0      	cbnz	r0, 8012faa <_printf_float+0x41a>
 8012f78:	4653      	mov	r3, sl
 8012f7a:	f108 0201 	add.w	r2, r8, #1
 8012f7e:	4631      	mov	r1, r6
 8012f80:	4628      	mov	r0, r5
 8012f82:	47b8      	blx	r7
 8012f84:	3001      	adds	r0, #1
 8012f86:	d10c      	bne.n	8012fa2 <_printf_float+0x412>
 8012f88:	e65d      	b.n	8012c46 <_printf_float+0xb6>
 8012f8a:	2301      	movs	r3, #1
 8012f8c:	465a      	mov	r2, fp
 8012f8e:	4631      	mov	r1, r6
 8012f90:	4628      	mov	r0, r5
 8012f92:	47b8      	blx	r7
 8012f94:	3001      	adds	r0, #1
 8012f96:	f43f ae56 	beq.w	8012c46 <_printf_float+0xb6>
 8012f9a:	f108 0801 	add.w	r8, r8, #1
 8012f9e:	45d0      	cmp	r8, sl
 8012fa0:	dbf3      	blt.n	8012f8a <_printf_float+0x3fa>
 8012fa2:	464b      	mov	r3, r9
 8012fa4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012fa8:	e6df      	b.n	8012d6a <_printf_float+0x1da>
 8012faa:	f04f 0800 	mov.w	r8, #0
 8012fae:	f104 0b1a 	add.w	fp, r4, #26
 8012fb2:	e7f4      	b.n	8012f9e <_printf_float+0x40e>
 8012fb4:	2301      	movs	r3, #1
 8012fb6:	4642      	mov	r2, r8
 8012fb8:	e7e1      	b.n	8012f7e <_printf_float+0x3ee>
 8012fba:	2301      	movs	r3, #1
 8012fbc:	464a      	mov	r2, r9
 8012fbe:	4631      	mov	r1, r6
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	47b8      	blx	r7
 8012fc4:	3001      	adds	r0, #1
 8012fc6:	f43f ae3e 	beq.w	8012c46 <_printf_float+0xb6>
 8012fca:	f108 0801 	add.w	r8, r8, #1
 8012fce:	68e3      	ldr	r3, [r4, #12]
 8012fd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012fd2:	1a5b      	subs	r3, r3, r1
 8012fd4:	4543      	cmp	r3, r8
 8012fd6:	dcf0      	bgt.n	8012fba <_printf_float+0x42a>
 8012fd8:	e6fc      	b.n	8012dd4 <_printf_float+0x244>
 8012fda:	f04f 0800 	mov.w	r8, #0
 8012fde:	f104 0919 	add.w	r9, r4, #25
 8012fe2:	e7f4      	b.n	8012fce <_printf_float+0x43e>

08012fe4 <_printf_common>:
 8012fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012fe8:	4616      	mov	r6, r2
 8012fea:	4698      	mov	r8, r3
 8012fec:	688a      	ldr	r2, [r1, #8]
 8012fee:	690b      	ldr	r3, [r1, #16]
 8012ff0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012ff4:	4293      	cmp	r3, r2
 8012ff6:	bfb8      	it	lt
 8012ff8:	4613      	movlt	r3, r2
 8012ffa:	6033      	str	r3, [r6, #0]
 8012ffc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013000:	4607      	mov	r7, r0
 8013002:	460c      	mov	r4, r1
 8013004:	b10a      	cbz	r2, 801300a <_printf_common+0x26>
 8013006:	3301      	adds	r3, #1
 8013008:	6033      	str	r3, [r6, #0]
 801300a:	6823      	ldr	r3, [r4, #0]
 801300c:	0699      	lsls	r1, r3, #26
 801300e:	bf42      	ittt	mi
 8013010:	6833      	ldrmi	r3, [r6, #0]
 8013012:	3302      	addmi	r3, #2
 8013014:	6033      	strmi	r3, [r6, #0]
 8013016:	6825      	ldr	r5, [r4, #0]
 8013018:	f015 0506 	ands.w	r5, r5, #6
 801301c:	d106      	bne.n	801302c <_printf_common+0x48>
 801301e:	f104 0a19 	add.w	sl, r4, #25
 8013022:	68e3      	ldr	r3, [r4, #12]
 8013024:	6832      	ldr	r2, [r6, #0]
 8013026:	1a9b      	subs	r3, r3, r2
 8013028:	42ab      	cmp	r3, r5
 801302a:	dc26      	bgt.n	801307a <_printf_common+0x96>
 801302c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013030:	6822      	ldr	r2, [r4, #0]
 8013032:	3b00      	subs	r3, #0
 8013034:	bf18      	it	ne
 8013036:	2301      	movne	r3, #1
 8013038:	0692      	lsls	r2, r2, #26
 801303a:	d42b      	bmi.n	8013094 <_printf_common+0xb0>
 801303c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013040:	4641      	mov	r1, r8
 8013042:	4638      	mov	r0, r7
 8013044:	47c8      	blx	r9
 8013046:	3001      	adds	r0, #1
 8013048:	d01e      	beq.n	8013088 <_printf_common+0xa4>
 801304a:	6823      	ldr	r3, [r4, #0]
 801304c:	6922      	ldr	r2, [r4, #16]
 801304e:	f003 0306 	and.w	r3, r3, #6
 8013052:	2b04      	cmp	r3, #4
 8013054:	bf02      	ittt	eq
 8013056:	68e5      	ldreq	r5, [r4, #12]
 8013058:	6833      	ldreq	r3, [r6, #0]
 801305a:	1aed      	subeq	r5, r5, r3
 801305c:	68a3      	ldr	r3, [r4, #8]
 801305e:	bf0c      	ite	eq
 8013060:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013064:	2500      	movne	r5, #0
 8013066:	4293      	cmp	r3, r2
 8013068:	bfc4      	itt	gt
 801306a:	1a9b      	subgt	r3, r3, r2
 801306c:	18ed      	addgt	r5, r5, r3
 801306e:	2600      	movs	r6, #0
 8013070:	341a      	adds	r4, #26
 8013072:	42b5      	cmp	r5, r6
 8013074:	d11a      	bne.n	80130ac <_printf_common+0xc8>
 8013076:	2000      	movs	r0, #0
 8013078:	e008      	b.n	801308c <_printf_common+0xa8>
 801307a:	2301      	movs	r3, #1
 801307c:	4652      	mov	r2, sl
 801307e:	4641      	mov	r1, r8
 8013080:	4638      	mov	r0, r7
 8013082:	47c8      	blx	r9
 8013084:	3001      	adds	r0, #1
 8013086:	d103      	bne.n	8013090 <_printf_common+0xac>
 8013088:	f04f 30ff 	mov.w	r0, #4294967295
 801308c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013090:	3501      	adds	r5, #1
 8013092:	e7c6      	b.n	8013022 <_printf_common+0x3e>
 8013094:	18e1      	adds	r1, r4, r3
 8013096:	1c5a      	adds	r2, r3, #1
 8013098:	2030      	movs	r0, #48	@ 0x30
 801309a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801309e:	4422      	add	r2, r4
 80130a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80130a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80130a8:	3302      	adds	r3, #2
 80130aa:	e7c7      	b.n	801303c <_printf_common+0x58>
 80130ac:	2301      	movs	r3, #1
 80130ae:	4622      	mov	r2, r4
 80130b0:	4641      	mov	r1, r8
 80130b2:	4638      	mov	r0, r7
 80130b4:	47c8      	blx	r9
 80130b6:	3001      	adds	r0, #1
 80130b8:	d0e6      	beq.n	8013088 <_printf_common+0xa4>
 80130ba:	3601      	adds	r6, #1
 80130bc:	e7d9      	b.n	8013072 <_printf_common+0x8e>
	...

080130c0 <_printf_i>:
 80130c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80130c4:	7e0f      	ldrb	r7, [r1, #24]
 80130c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80130c8:	2f78      	cmp	r7, #120	@ 0x78
 80130ca:	4691      	mov	r9, r2
 80130cc:	4680      	mov	r8, r0
 80130ce:	460c      	mov	r4, r1
 80130d0:	469a      	mov	sl, r3
 80130d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80130d6:	d807      	bhi.n	80130e8 <_printf_i+0x28>
 80130d8:	2f62      	cmp	r7, #98	@ 0x62
 80130da:	d80a      	bhi.n	80130f2 <_printf_i+0x32>
 80130dc:	2f00      	cmp	r7, #0
 80130de:	f000 80d1 	beq.w	8013284 <_printf_i+0x1c4>
 80130e2:	2f58      	cmp	r7, #88	@ 0x58
 80130e4:	f000 80b8 	beq.w	8013258 <_printf_i+0x198>
 80130e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80130ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80130f0:	e03a      	b.n	8013168 <_printf_i+0xa8>
 80130f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80130f6:	2b15      	cmp	r3, #21
 80130f8:	d8f6      	bhi.n	80130e8 <_printf_i+0x28>
 80130fa:	a101      	add	r1, pc, #4	@ (adr r1, 8013100 <_printf_i+0x40>)
 80130fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013100:	08013159 	.word	0x08013159
 8013104:	0801316d 	.word	0x0801316d
 8013108:	080130e9 	.word	0x080130e9
 801310c:	080130e9 	.word	0x080130e9
 8013110:	080130e9 	.word	0x080130e9
 8013114:	080130e9 	.word	0x080130e9
 8013118:	0801316d 	.word	0x0801316d
 801311c:	080130e9 	.word	0x080130e9
 8013120:	080130e9 	.word	0x080130e9
 8013124:	080130e9 	.word	0x080130e9
 8013128:	080130e9 	.word	0x080130e9
 801312c:	0801326b 	.word	0x0801326b
 8013130:	08013197 	.word	0x08013197
 8013134:	08013225 	.word	0x08013225
 8013138:	080130e9 	.word	0x080130e9
 801313c:	080130e9 	.word	0x080130e9
 8013140:	0801328d 	.word	0x0801328d
 8013144:	080130e9 	.word	0x080130e9
 8013148:	08013197 	.word	0x08013197
 801314c:	080130e9 	.word	0x080130e9
 8013150:	080130e9 	.word	0x080130e9
 8013154:	0801322d 	.word	0x0801322d
 8013158:	6833      	ldr	r3, [r6, #0]
 801315a:	1d1a      	adds	r2, r3, #4
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	6032      	str	r2, [r6, #0]
 8013160:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013164:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013168:	2301      	movs	r3, #1
 801316a:	e09c      	b.n	80132a6 <_printf_i+0x1e6>
 801316c:	6833      	ldr	r3, [r6, #0]
 801316e:	6820      	ldr	r0, [r4, #0]
 8013170:	1d19      	adds	r1, r3, #4
 8013172:	6031      	str	r1, [r6, #0]
 8013174:	0606      	lsls	r6, r0, #24
 8013176:	d501      	bpl.n	801317c <_printf_i+0xbc>
 8013178:	681d      	ldr	r5, [r3, #0]
 801317a:	e003      	b.n	8013184 <_printf_i+0xc4>
 801317c:	0645      	lsls	r5, r0, #25
 801317e:	d5fb      	bpl.n	8013178 <_printf_i+0xb8>
 8013180:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013184:	2d00      	cmp	r5, #0
 8013186:	da03      	bge.n	8013190 <_printf_i+0xd0>
 8013188:	232d      	movs	r3, #45	@ 0x2d
 801318a:	426d      	negs	r5, r5
 801318c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013190:	4858      	ldr	r0, [pc, #352]	@ (80132f4 <_printf_i+0x234>)
 8013192:	230a      	movs	r3, #10
 8013194:	e011      	b.n	80131ba <_printf_i+0xfa>
 8013196:	6821      	ldr	r1, [r4, #0]
 8013198:	6833      	ldr	r3, [r6, #0]
 801319a:	0608      	lsls	r0, r1, #24
 801319c:	f853 5b04 	ldr.w	r5, [r3], #4
 80131a0:	d402      	bmi.n	80131a8 <_printf_i+0xe8>
 80131a2:	0649      	lsls	r1, r1, #25
 80131a4:	bf48      	it	mi
 80131a6:	b2ad      	uxthmi	r5, r5
 80131a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80131aa:	4852      	ldr	r0, [pc, #328]	@ (80132f4 <_printf_i+0x234>)
 80131ac:	6033      	str	r3, [r6, #0]
 80131ae:	bf14      	ite	ne
 80131b0:	230a      	movne	r3, #10
 80131b2:	2308      	moveq	r3, #8
 80131b4:	2100      	movs	r1, #0
 80131b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80131ba:	6866      	ldr	r6, [r4, #4]
 80131bc:	60a6      	str	r6, [r4, #8]
 80131be:	2e00      	cmp	r6, #0
 80131c0:	db05      	blt.n	80131ce <_printf_i+0x10e>
 80131c2:	6821      	ldr	r1, [r4, #0]
 80131c4:	432e      	orrs	r6, r5
 80131c6:	f021 0104 	bic.w	r1, r1, #4
 80131ca:	6021      	str	r1, [r4, #0]
 80131cc:	d04b      	beq.n	8013266 <_printf_i+0x1a6>
 80131ce:	4616      	mov	r6, r2
 80131d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80131d4:	fb03 5711 	mls	r7, r3, r1, r5
 80131d8:	5dc7      	ldrb	r7, [r0, r7]
 80131da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80131de:	462f      	mov	r7, r5
 80131e0:	42bb      	cmp	r3, r7
 80131e2:	460d      	mov	r5, r1
 80131e4:	d9f4      	bls.n	80131d0 <_printf_i+0x110>
 80131e6:	2b08      	cmp	r3, #8
 80131e8:	d10b      	bne.n	8013202 <_printf_i+0x142>
 80131ea:	6823      	ldr	r3, [r4, #0]
 80131ec:	07df      	lsls	r7, r3, #31
 80131ee:	d508      	bpl.n	8013202 <_printf_i+0x142>
 80131f0:	6923      	ldr	r3, [r4, #16]
 80131f2:	6861      	ldr	r1, [r4, #4]
 80131f4:	4299      	cmp	r1, r3
 80131f6:	bfde      	ittt	le
 80131f8:	2330      	movle	r3, #48	@ 0x30
 80131fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80131fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013202:	1b92      	subs	r2, r2, r6
 8013204:	6122      	str	r2, [r4, #16]
 8013206:	f8cd a000 	str.w	sl, [sp]
 801320a:	464b      	mov	r3, r9
 801320c:	aa03      	add	r2, sp, #12
 801320e:	4621      	mov	r1, r4
 8013210:	4640      	mov	r0, r8
 8013212:	f7ff fee7 	bl	8012fe4 <_printf_common>
 8013216:	3001      	adds	r0, #1
 8013218:	d14a      	bne.n	80132b0 <_printf_i+0x1f0>
 801321a:	f04f 30ff 	mov.w	r0, #4294967295
 801321e:	b004      	add	sp, #16
 8013220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013224:	6823      	ldr	r3, [r4, #0]
 8013226:	f043 0320 	orr.w	r3, r3, #32
 801322a:	6023      	str	r3, [r4, #0]
 801322c:	4832      	ldr	r0, [pc, #200]	@ (80132f8 <_printf_i+0x238>)
 801322e:	2778      	movs	r7, #120	@ 0x78
 8013230:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013234:	6823      	ldr	r3, [r4, #0]
 8013236:	6831      	ldr	r1, [r6, #0]
 8013238:	061f      	lsls	r7, r3, #24
 801323a:	f851 5b04 	ldr.w	r5, [r1], #4
 801323e:	d402      	bmi.n	8013246 <_printf_i+0x186>
 8013240:	065f      	lsls	r7, r3, #25
 8013242:	bf48      	it	mi
 8013244:	b2ad      	uxthmi	r5, r5
 8013246:	6031      	str	r1, [r6, #0]
 8013248:	07d9      	lsls	r1, r3, #31
 801324a:	bf44      	itt	mi
 801324c:	f043 0320 	orrmi.w	r3, r3, #32
 8013250:	6023      	strmi	r3, [r4, #0]
 8013252:	b11d      	cbz	r5, 801325c <_printf_i+0x19c>
 8013254:	2310      	movs	r3, #16
 8013256:	e7ad      	b.n	80131b4 <_printf_i+0xf4>
 8013258:	4826      	ldr	r0, [pc, #152]	@ (80132f4 <_printf_i+0x234>)
 801325a:	e7e9      	b.n	8013230 <_printf_i+0x170>
 801325c:	6823      	ldr	r3, [r4, #0]
 801325e:	f023 0320 	bic.w	r3, r3, #32
 8013262:	6023      	str	r3, [r4, #0]
 8013264:	e7f6      	b.n	8013254 <_printf_i+0x194>
 8013266:	4616      	mov	r6, r2
 8013268:	e7bd      	b.n	80131e6 <_printf_i+0x126>
 801326a:	6833      	ldr	r3, [r6, #0]
 801326c:	6825      	ldr	r5, [r4, #0]
 801326e:	6961      	ldr	r1, [r4, #20]
 8013270:	1d18      	adds	r0, r3, #4
 8013272:	6030      	str	r0, [r6, #0]
 8013274:	062e      	lsls	r6, r5, #24
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	d501      	bpl.n	801327e <_printf_i+0x1be>
 801327a:	6019      	str	r1, [r3, #0]
 801327c:	e002      	b.n	8013284 <_printf_i+0x1c4>
 801327e:	0668      	lsls	r0, r5, #25
 8013280:	d5fb      	bpl.n	801327a <_printf_i+0x1ba>
 8013282:	8019      	strh	r1, [r3, #0]
 8013284:	2300      	movs	r3, #0
 8013286:	6123      	str	r3, [r4, #16]
 8013288:	4616      	mov	r6, r2
 801328a:	e7bc      	b.n	8013206 <_printf_i+0x146>
 801328c:	6833      	ldr	r3, [r6, #0]
 801328e:	1d1a      	adds	r2, r3, #4
 8013290:	6032      	str	r2, [r6, #0]
 8013292:	681e      	ldr	r6, [r3, #0]
 8013294:	6862      	ldr	r2, [r4, #4]
 8013296:	2100      	movs	r1, #0
 8013298:	4630      	mov	r0, r6
 801329a:	f7ec ffb9 	bl	8000210 <memchr>
 801329e:	b108      	cbz	r0, 80132a4 <_printf_i+0x1e4>
 80132a0:	1b80      	subs	r0, r0, r6
 80132a2:	6060      	str	r0, [r4, #4]
 80132a4:	6863      	ldr	r3, [r4, #4]
 80132a6:	6123      	str	r3, [r4, #16]
 80132a8:	2300      	movs	r3, #0
 80132aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80132ae:	e7aa      	b.n	8013206 <_printf_i+0x146>
 80132b0:	6923      	ldr	r3, [r4, #16]
 80132b2:	4632      	mov	r2, r6
 80132b4:	4649      	mov	r1, r9
 80132b6:	4640      	mov	r0, r8
 80132b8:	47d0      	blx	sl
 80132ba:	3001      	adds	r0, #1
 80132bc:	d0ad      	beq.n	801321a <_printf_i+0x15a>
 80132be:	6823      	ldr	r3, [r4, #0]
 80132c0:	079b      	lsls	r3, r3, #30
 80132c2:	d413      	bmi.n	80132ec <_printf_i+0x22c>
 80132c4:	68e0      	ldr	r0, [r4, #12]
 80132c6:	9b03      	ldr	r3, [sp, #12]
 80132c8:	4298      	cmp	r0, r3
 80132ca:	bfb8      	it	lt
 80132cc:	4618      	movlt	r0, r3
 80132ce:	e7a6      	b.n	801321e <_printf_i+0x15e>
 80132d0:	2301      	movs	r3, #1
 80132d2:	4632      	mov	r2, r6
 80132d4:	4649      	mov	r1, r9
 80132d6:	4640      	mov	r0, r8
 80132d8:	47d0      	blx	sl
 80132da:	3001      	adds	r0, #1
 80132dc:	d09d      	beq.n	801321a <_printf_i+0x15a>
 80132de:	3501      	adds	r5, #1
 80132e0:	68e3      	ldr	r3, [r4, #12]
 80132e2:	9903      	ldr	r1, [sp, #12]
 80132e4:	1a5b      	subs	r3, r3, r1
 80132e6:	42ab      	cmp	r3, r5
 80132e8:	dcf2      	bgt.n	80132d0 <_printf_i+0x210>
 80132ea:	e7eb      	b.n	80132c4 <_printf_i+0x204>
 80132ec:	2500      	movs	r5, #0
 80132ee:	f104 0619 	add.w	r6, r4, #25
 80132f2:	e7f5      	b.n	80132e0 <_printf_i+0x220>
 80132f4:	08016624 	.word	0x08016624
 80132f8:	08016635 	.word	0x08016635

080132fc <std>:
 80132fc:	2300      	movs	r3, #0
 80132fe:	b510      	push	{r4, lr}
 8013300:	4604      	mov	r4, r0
 8013302:	e9c0 3300 	strd	r3, r3, [r0]
 8013306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801330a:	6083      	str	r3, [r0, #8]
 801330c:	8181      	strh	r1, [r0, #12]
 801330e:	6643      	str	r3, [r0, #100]	@ 0x64
 8013310:	81c2      	strh	r2, [r0, #14]
 8013312:	6183      	str	r3, [r0, #24]
 8013314:	4619      	mov	r1, r3
 8013316:	2208      	movs	r2, #8
 8013318:	305c      	adds	r0, #92	@ 0x5c
 801331a:	f000 fa2f 	bl	801377c <memset>
 801331e:	4b0d      	ldr	r3, [pc, #52]	@ (8013354 <std+0x58>)
 8013320:	6263      	str	r3, [r4, #36]	@ 0x24
 8013322:	4b0d      	ldr	r3, [pc, #52]	@ (8013358 <std+0x5c>)
 8013324:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013326:	4b0d      	ldr	r3, [pc, #52]	@ (801335c <std+0x60>)
 8013328:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801332a:	4b0d      	ldr	r3, [pc, #52]	@ (8013360 <std+0x64>)
 801332c:	6323      	str	r3, [r4, #48]	@ 0x30
 801332e:	4b0d      	ldr	r3, [pc, #52]	@ (8013364 <std+0x68>)
 8013330:	6224      	str	r4, [r4, #32]
 8013332:	429c      	cmp	r4, r3
 8013334:	d006      	beq.n	8013344 <std+0x48>
 8013336:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801333a:	4294      	cmp	r4, r2
 801333c:	d002      	beq.n	8013344 <std+0x48>
 801333e:	33d0      	adds	r3, #208	@ 0xd0
 8013340:	429c      	cmp	r4, r3
 8013342:	d105      	bne.n	8013350 <std+0x54>
 8013344:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801334c:	f000 bb6c 	b.w	8013a28 <__retarget_lock_init_recursive>
 8013350:	bd10      	pop	{r4, pc}
 8013352:	bf00      	nop
 8013354:	080135cd 	.word	0x080135cd
 8013358:	080135ef 	.word	0x080135ef
 801335c:	08013627 	.word	0x08013627
 8013360:	0801364b 	.word	0x0801364b
 8013364:	2000b3a0 	.word	0x2000b3a0

08013368 <stdio_exit_handler>:
 8013368:	4a02      	ldr	r2, [pc, #8]	@ (8013374 <stdio_exit_handler+0xc>)
 801336a:	4903      	ldr	r1, [pc, #12]	@ (8013378 <stdio_exit_handler+0x10>)
 801336c:	4803      	ldr	r0, [pc, #12]	@ (801337c <stdio_exit_handler+0x14>)
 801336e:	f000 b869 	b.w	8013444 <_fwalk_sglue>
 8013372:	bf00      	nop
 8013374:	20000014 	.word	0x20000014
 8013378:	08015f99 	.word	0x08015f99
 801337c:	20000190 	.word	0x20000190

08013380 <cleanup_stdio>:
 8013380:	6841      	ldr	r1, [r0, #4]
 8013382:	4b0c      	ldr	r3, [pc, #48]	@ (80133b4 <cleanup_stdio+0x34>)
 8013384:	4299      	cmp	r1, r3
 8013386:	b510      	push	{r4, lr}
 8013388:	4604      	mov	r4, r0
 801338a:	d001      	beq.n	8013390 <cleanup_stdio+0x10>
 801338c:	f002 fe04 	bl	8015f98 <_fflush_r>
 8013390:	68a1      	ldr	r1, [r4, #8]
 8013392:	4b09      	ldr	r3, [pc, #36]	@ (80133b8 <cleanup_stdio+0x38>)
 8013394:	4299      	cmp	r1, r3
 8013396:	d002      	beq.n	801339e <cleanup_stdio+0x1e>
 8013398:	4620      	mov	r0, r4
 801339a:	f002 fdfd 	bl	8015f98 <_fflush_r>
 801339e:	68e1      	ldr	r1, [r4, #12]
 80133a0:	4b06      	ldr	r3, [pc, #24]	@ (80133bc <cleanup_stdio+0x3c>)
 80133a2:	4299      	cmp	r1, r3
 80133a4:	d004      	beq.n	80133b0 <cleanup_stdio+0x30>
 80133a6:	4620      	mov	r0, r4
 80133a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80133ac:	f002 bdf4 	b.w	8015f98 <_fflush_r>
 80133b0:	bd10      	pop	{r4, pc}
 80133b2:	bf00      	nop
 80133b4:	2000b3a0 	.word	0x2000b3a0
 80133b8:	2000b408 	.word	0x2000b408
 80133bc:	2000b470 	.word	0x2000b470

080133c0 <global_stdio_init.part.0>:
 80133c0:	b510      	push	{r4, lr}
 80133c2:	4b0b      	ldr	r3, [pc, #44]	@ (80133f0 <global_stdio_init.part.0+0x30>)
 80133c4:	4c0b      	ldr	r4, [pc, #44]	@ (80133f4 <global_stdio_init.part.0+0x34>)
 80133c6:	4a0c      	ldr	r2, [pc, #48]	@ (80133f8 <global_stdio_init.part.0+0x38>)
 80133c8:	601a      	str	r2, [r3, #0]
 80133ca:	4620      	mov	r0, r4
 80133cc:	2200      	movs	r2, #0
 80133ce:	2104      	movs	r1, #4
 80133d0:	f7ff ff94 	bl	80132fc <std>
 80133d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80133d8:	2201      	movs	r2, #1
 80133da:	2109      	movs	r1, #9
 80133dc:	f7ff ff8e 	bl	80132fc <std>
 80133e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80133e4:	2202      	movs	r2, #2
 80133e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80133ea:	2112      	movs	r1, #18
 80133ec:	f7ff bf86 	b.w	80132fc <std>
 80133f0:	2000b4d8 	.word	0x2000b4d8
 80133f4:	2000b3a0 	.word	0x2000b3a0
 80133f8:	08013369 	.word	0x08013369

080133fc <__sfp_lock_acquire>:
 80133fc:	4801      	ldr	r0, [pc, #4]	@ (8013404 <__sfp_lock_acquire+0x8>)
 80133fe:	f000 bb14 	b.w	8013a2a <__retarget_lock_acquire_recursive>
 8013402:	bf00      	nop
 8013404:	2000b4e1 	.word	0x2000b4e1

08013408 <__sfp_lock_release>:
 8013408:	4801      	ldr	r0, [pc, #4]	@ (8013410 <__sfp_lock_release+0x8>)
 801340a:	f000 bb0f 	b.w	8013a2c <__retarget_lock_release_recursive>
 801340e:	bf00      	nop
 8013410:	2000b4e1 	.word	0x2000b4e1

08013414 <__sinit>:
 8013414:	b510      	push	{r4, lr}
 8013416:	4604      	mov	r4, r0
 8013418:	f7ff fff0 	bl	80133fc <__sfp_lock_acquire>
 801341c:	6a23      	ldr	r3, [r4, #32]
 801341e:	b11b      	cbz	r3, 8013428 <__sinit+0x14>
 8013420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013424:	f7ff bff0 	b.w	8013408 <__sfp_lock_release>
 8013428:	4b04      	ldr	r3, [pc, #16]	@ (801343c <__sinit+0x28>)
 801342a:	6223      	str	r3, [r4, #32]
 801342c:	4b04      	ldr	r3, [pc, #16]	@ (8013440 <__sinit+0x2c>)
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d1f5      	bne.n	8013420 <__sinit+0xc>
 8013434:	f7ff ffc4 	bl	80133c0 <global_stdio_init.part.0>
 8013438:	e7f2      	b.n	8013420 <__sinit+0xc>
 801343a:	bf00      	nop
 801343c:	08013381 	.word	0x08013381
 8013440:	2000b4d8 	.word	0x2000b4d8

08013444 <_fwalk_sglue>:
 8013444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013448:	4607      	mov	r7, r0
 801344a:	4688      	mov	r8, r1
 801344c:	4614      	mov	r4, r2
 801344e:	2600      	movs	r6, #0
 8013450:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013454:	f1b9 0901 	subs.w	r9, r9, #1
 8013458:	d505      	bpl.n	8013466 <_fwalk_sglue+0x22>
 801345a:	6824      	ldr	r4, [r4, #0]
 801345c:	2c00      	cmp	r4, #0
 801345e:	d1f7      	bne.n	8013450 <_fwalk_sglue+0xc>
 8013460:	4630      	mov	r0, r6
 8013462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013466:	89ab      	ldrh	r3, [r5, #12]
 8013468:	2b01      	cmp	r3, #1
 801346a:	d907      	bls.n	801347c <_fwalk_sglue+0x38>
 801346c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013470:	3301      	adds	r3, #1
 8013472:	d003      	beq.n	801347c <_fwalk_sglue+0x38>
 8013474:	4629      	mov	r1, r5
 8013476:	4638      	mov	r0, r7
 8013478:	47c0      	blx	r8
 801347a:	4306      	orrs	r6, r0
 801347c:	3568      	adds	r5, #104	@ 0x68
 801347e:	e7e9      	b.n	8013454 <_fwalk_sglue+0x10>

08013480 <iprintf>:
 8013480:	b40f      	push	{r0, r1, r2, r3}
 8013482:	b507      	push	{r0, r1, r2, lr}
 8013484:	4906      	ldr	r1, [pc, #24]	@ (80134a0 <iprintf+0x20>)
 8013486:	ab04      	add	r3, sp, #16
 8013488:	6808      	ldr	r0, [r1, #0]
 801348a:	f853 2b04 	ldr.w	r2, [r3], #4
 801348e:	6881      	ldr	r1, [r0, #8]
 8013490:	9301      	str	r3, [sp, #4]
 8013492:	f002 fbe5 	bl	8015c60 <_vfiprintf_r>
 8013496:	b003      	add	sp, #12
 8013498:	f85d eb04 	ldr.w	lr, [sp], #4
 801349c:	b004      	add	sp, #16
 801349e:	4770      	bx	lr
 80134a0:	2000018c 	.word	0x2000018c

080134a4 <_puts_r>:
 80134a4:	6a03      	ldr	r3, [r0, #32]
 80134a6:	b570      	push	{r4, r5, r6, lr}
 80134a8:	6884      	ldr	r4, [r0, #8]
 80134aa:	4605      	mov	r5, r0
 80134ac:	460e      	mov	r6, r1
 80134ae:	b90b      	cbnz	r3, 80134b4 <_puts_r+0x10>
 80134b0:	f7ff ffb0 	bl	8013414 <__sinit>
 80134b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80134b6:	07db      	lsls	r3, r3, #31
 80134b8:	d405      	bmi.n	80134c6 <_puts_r+0x22>
 80134ba:	89a3      	ldrh	r3, [r4, #12]
 80134bc:	0598      	lsls	r0, r3, #22
 80134be:	d402      	bmi.n	80134c6 <_puts_r+0x22>
 80134c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80134c2:	f000 fab2 	bl	8013a2a <__retarget_lock_acquire_recursive>
 80134c6:	89a3      	ldrh	r3, [r4, #12]
 80134c8:	0719      	lsls	r1, r3, #28
 80134ca:	d502      	bpl.n	80134d2 <_puts_r+0x2e>
 80134cc:	6923      	ldr	r3, [r4, #16]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d135      	bne.n	801353e <_puts_r+0x9a>
 80134d2:	4621      	mov	r1, r4
 80134d4:	4628      	mov	r0, r5
 80134d6:	f000 f8fb 	bl	80136d0 <__swsetup_r>
 80134da:	b380      	cbz	r0, 801353e <_puts_r+0x9a>
 80134dc:	f04f 35ff 	mov.w	r5, #4294967295
 80134e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80134e2:	07da      	lsls	r2, r3, #31
 80134e4:	d405      	bmi.n	80134f2 <_puts_r+0x4e>
 80134e6:	89a3      	ldrh	r3, [r4, #12]
 80134e8:	059b      	lsls	r3, r3, #22
 80134ea:	d402      	bmi.n	80134f2 <_puts_r+0x4e>
 80134ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80134ee:	f000 fa9d 	bl	8013a2c <__retarget_lock_release_recursive>
 80134f2:	4628      	mov	r0, r5
 80134f4:	bd70      	pop	{r4, r5, r6, pc}
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	da04      	bge.n	8013504 <_puts_r+0x60>
 80134fa:	69a2      	ldr	r2, [r4, #24]
 80134fc:	429a      	cmp	r2, r3
 80134fe:	dc17      	bgt.n	8013530 <_puts_r+0x8c>
 8013500:	290a      	cmp	r1, #10
 8013502:	d015      	beq.n	8013530 <_puts_r+0x8c>
 8013504:	6823      	ldr	r3, [r4, #0]
 8013506:	1c5a      	adds	r2, r3, #1
 8013508:	6022      	str	r2, [r4, #0]
 801350a:	7019      	strb	r1, [r3, #0]
 801350c:	68a3      	ldr	r3, [r4, #8]
 801350e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013512:	3b01      	subs	r3, #1
 8013514:	60a3      	str	r3, [r4, #8]
 8013516:	2900      	cmp	r1, #0
 8013518:	d1ed      	bne.n	80134f6 <_puts_r+0x52>
 801351a:	2b00      	cmp	r3, #0
 801351c:	da11      	bge.n	8013542 <_puts_r+0x9e>
 801351e:	4622      	mov	r2, r4
 8013520:	210a      	movs	r1, #10
 8013522:	4628      	mov	r0, r5
 8013524:	f000 f895 	bl	8013652 <__swbuf_r>
 8013528:	3001      	adds	r0, #1
 801352a:	d0d7      	beq.n	80134dc <_puts_r+0x38>
 801352c:	250a      	movs	r5, #10
 801352e:	e7d7      	b.n	80134e0 <_puts_r+0x3c>
 8013530:	4622      	mov	r2, r4
 8013532:	4628      	mov	r0, r5
 8013534:	f000 f88d 	bl	8013652 <__swbuf_r>
 8013538:	3001      	adds	r0, #1
 801353a:	d1e7      	bne.n	801350c <_puts_r+0x68>
 801353c:	e7ce      	b.n	80134dc <_puts_r+0x38>
 801353e:	3e01      	subs	r6, #1
 8013540:	e7e4      	b.n	801350c <_puts_r+0x68>
 8013542:	6823      	ldr	r3, [r4, #0]
 8013544:	1c5a      	adds	r2, r3, #1
 8013546:	6022      	str	r2, [r4, #0]
 8013548:	220a      	movs	r2, #10
 801354a:	701a      	strb	r2, [r3, #0]
 801354c:	e7ee      	b.n	801352c <_puts_r+0x88>
	...

08013550 <puts>:
 8013550:	4b02      	ldr	r3, [pc, #8]	@ (801355c <puts+0xc>)
 8013552:	4601      	mov	r1, r0
 8013554:	6818      	ldr	r0, [r3, #0]
 8013556:	f7ff bfa5 	b.w	80134a4 <_puts_r>
 801355a:	bf00      	nop
 801355c:	2000018c 	.word	0x2000018c

08013560 <sniprintf>:
 8013560:	b40c      	push	{r2, r3}
 8013562:	b530      	push	{r4, r5, lr}
 8013564:	4b18      	ldr	r3, [pc, #96]	@ (80135c8 <sniprintf+0x68>)
 8013566:	1e0c      	subs	r4, r1, #0
 8013568:	681d      	ldr	r5, [r3, #0]
 801356a:	b09d      	sub	sp, #116	@ 0x74
 801356c:	da08      	bge.n	8013580 <sniprintf+0x20>
 801356e:	238b      	movs	r3, #139	@ 0x8b
 8013570:	602b      	str	r3, [r5, #0]
 8013572:	f04f 30ff 	mov.w	r0, #4294967295
 8013576:	b01d      	add	sp, #116	@ 0x74
 8013578:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801357c:	b002      	add	sp, #8
 801357e:	4770      	bx	lr
 8013580:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013584:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013588:	f04f 0300 	mov.w	r3, #0
 801358c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801358e:	bf14      	ite	ne
 8013590:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013594:	4623      	moveq	r3, r4
 8013596:	9304      	str	r3, [sp, #16]
 8013598:	9307      	str	r3, [sp, #28]
 801359a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801359e:	9002      	str	r0, [sp, #8]
 80135a0:	9006      	str	r0, [sp, #24]
 80135a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80135a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80135a8:	ab21      	add	r3, sp, #132	@ 0x84
 80135aa:	a902      	add	r1, sp, #8
 80135ac:	4628      	mov	r0, r5
 80135ae:	9301      	str	r3, [sp, #4]
 80135b0:	f002 fa30 	bl	8015a14 <_svfiprintf_r>
 80135b4:	1c43      	adds	r3, r0, #1
 80135b6:	bfbc      	itt	lt
 80135b8:	238b      	movlt	r3, #139	@ 0x8b
 80135ba:	602b      	strlt	r3, [r5, #0]
 80135bc:	2c00      	cmp	r4, #0
 80135be:	d0da      	beq.n	8013576 <sniprintf+0x16>
 80135c0:	9b02      	ldr	r3, [sp, #8]
 80135c2:	2200      	movs	r2, #0
 80135c4:	701a      	strb	r2, [r3, #0]
 80135c6:	e7d6      	b.n	8013576 <sniprintf+0x16>
 80135c8:	2000018c 	.word	0x2000018c

080135cc <__sread>:
 80135cc:	b510      	push	{r4, lr}
 80135ce:	460c      	mov	r4, r1
 80135d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135d4:	f000 f9da 	bl	801398c <_read_r>
 80135d8:	2800      	cmp	r0, #0
 80135da:	bfab      	itete	ge
 80135dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80135de:	89a3      	ldrhlt	r3, [r4, #12]
 80135e0:	181b      	addge	r3, r3, r0
 80135e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80135e6:	bfac      	ite	ge
 80135e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80135ea:	81a3      	strhlt	r3, [r4, #12]
 80135ec:	bd10      	pop	{r4, pc}

080135ee <__swrite>:
 80135ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135f2:	461f      	mov	r7, r3
 80135f4:	898b      	ldrh	r3, [r1, #12]
 80135f6:	05db      	lsls	r3, r3, #23
 80135f8:	4605      	mov	r5, r0
 80135fa:	460c      	mov	r4, r1
 80135fc:	4616      	mov	r6, r2
 80135fe:	d505      	bpl.n	801360c <__swrite+0x1e>
 8013600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013604:	2302      	movs	r3, #2
 8013606:	2200      	movs	r2, #0
 8013608:	f000 f9ae 	bl	8013968 <_lseek_r>
 801360c:	89a3      	ldrh	r3, [r4, #12]
 801360e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013612:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013616:	81a3      	strh	r3, [r4, #12]
 8013618:	4632      	mov	r2, r6
 801361a:	463b      	mov	r3, r7
 801361c:	4628      	mov	r0, r5
 801361e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013622:	f000 b9c5 	b.w	80139b0 <_write_r>

08013626 <__sseek>:
 8013626:	b510      	push	{r4, lr}
 8013628:	460c      	mov	r4, r1
 801362a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801362e:	f000 f99b 	bl	8013968 <_lseek_r>
 8013632:	1c43      	adds	r3, r0, #1
 8013634:	89a3      	ldrh	r3, [r4, #12]
 8013636:	bf15      	itete	ne
 8013638:	6560      	strne	r0, [r4, #84]	@ 0x54
 801363a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801363e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013642:	81a3      	strheq	r3, [r4, #12]
 8013644:	bf18      	it	ne
 8013646:	81a3      	strhne	r3, [r4, #12]
 8013648:	bd10      	pop	{r4, pc}

0801364a <__sclose>:
 801364a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801364e:	f000 b91d 	b.w	801388c <_close_r>

08013652 <__swbuf_r>:
 8013652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013654:	460e      	mov	r6, r1
 8013656:	4614      	mov	r4, r2
 8013658:	4605      	mov	r5, r0
 801365a:	b118      	cbz	r0, 8013664 <__swbuf_r+0x12>
 801365c:	6a03      	ldr	r3, [r0, #32]
 801365e:	b90b      	cbnz	r3, 8013664 <__swbuf_r+0x12>
 8013660:	f7ff fed8 	bl	8013414 <__sinit>
 8013664:	69a3      	ldr	r3, [r4, #24]
 8013666:	60a3      	str	r3, [r4, #8]
 8013668:	89a3      	ldrh	r3, [r4, #12]
 801366a:	071a      	lsls	r2, r3, #28
 801366c:	d501      	bpl.n	8013672 <__swbuf_r+0x20>
 801366e:	6923      	ldr	r3, [r4, #16]
 8013670:	b943      	cbnz	r3, 8013684 <__swbuf_r+0x32>
 8013672:	4621      	mov	r1, r4
 8013674:	4628      	mov	r0, r5
 8013676:	f000 f82b 	bl	80136d0 <__swsetup_r>
 801367a:	b118      	cbz	r0, 8013684 <__swbuf_r+0x32>
 801367c:	f04f 37ff 	mov.w	r7, #4294967295
 8013680:	4638      	mov	r0, r7
 8013682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013684:	6823      	ldr	r3, [r4, #0]
 8013686:	6922      	ldr	r2, [r4, #16]
 8013688:	1a98      	subs	r0, r3, r2
 801368a:	6963      	ldr	r3, [r4, #20]
 801368c:	b2f6      	uxtb	r6, r6
 801368e:	4283      	cmp	r3, r0
 8013690:	4637      	mov	r7, r6
 8013692:	dc05      	bgt.n	80136a0 <__swbuf_r+0x4e>
 8013694:	4621      	mov	r1, r4
 8013696:	4628      	mov	r0, r5
 8013698:	f002 fc7e 	bl	8015f98 <_fflush_r>
 801369c:	2800      	cmp	r0, #0
 801369e:	d1ed      	bne.n	801367c <__swbuf_r+0x2a>
 80136a0:	68a3      	ldr	r3, [r4, #8]
 80136a2:	3b01      	subs	r3, #1
 80136a4:	60a3      	str	r3, [r4, #8]
 80136a6:	6823      	ldr	r3, [r4, #0]
 80136a8:	1c5a      	adds	r2, r3, #1
 80136aa:	6022      	str	r2, [r4, #0]
 80136ac:	701e      	strb	r6, [r3, #0]
 80136ae:	6962      	ldr	r2, [r4, #20]
 80136b0:	1c43      	adds	r3, r0, #1
 80136b2:	429a      	cmp	r2, r3
 80136b4:	d004      	beq.n	80136c0 <__swbuf_r+0x6e>
 80136b6:	89a3      	ldrh	r3, [r4, #12]
 80136b8:	07db      	lsls	r3, r3, #31
 80136ba:	d5e1      	bpl.n	8013680 <__swbuf_r+0x2e>
 80136bc:	2e0a      	cmp	r6, #10
 80136be:	d1df      	bne.n	8013680 <__swbuf_r+0x2e>
 80136c0:	4621      	mov	r1, r4
 80136c2:	4628      	mov	r0, r5
 80136c4:	f002 fc68 	bl	8015f98 <_fflush_r>
 80136c8:	2800      	cmp	r0, #0
 80136ca:	d0d9      	beq.n	8013680 <__swbuf_r+0x2e>
 80136cc:	e7d6      	b.n	801367c <__swbuf_r+0x2a>
	...

080136d0 <__swsetup_r>:
 80136d0:	b538      	push	{r3, r4, r5, lr}
 80136d2:	4b29      	ldr	r3, [pc, #164]	@ (8013778 <__swsetup_r+0xa8>)
 80136d4:	4605      	mov	r5, r0
 80136d6:	6818      	ldr	r0, [r3, #0]
 80136d8:	460c      	mov	r4, r1
 80136da:	b118      	cbz	r0, 80136e4 <__swsetup_r+0x14>
 80136dc:	6a03      	ldr	r3, [r0, #32]
 80136de:	b90b      	cbnz	r3, 80136e4 <__swsetup_r+0x14>
 80136e0:	f7ff fe98 	bl	8013414 <__sinit>
 80136e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136e8:	0719      	lsls	r1, r3, #28
 80136ea:	d422      	bmi.n	8013732 <__swsetup_r+0x62>
 80136ec:	06da      	lsls	r2, r3, #27
 80136ee:	d407      	bmi.n	8013700 <__swsetup_r+0x30>
 80136f0:	2209      	movs	r2, #9
 80136f2:	602a      	str	r2, [r5, #0]
 80136f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80136f8:	81a3      	strh	r3, [r4, #12]
 80136fa:	f04f 30ff 	mov.w	r0, #4294967295
 80136fe:	e033      	b.n	8013768 <__swsetup_r+0x98>
 8013700:	0758      	lsls	r0, r3, #29
 8013702:	d512      	bpl.n	801372a <__swsetup_r+0x5a>
 8013704:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013706:	b141      	cbz	r1, 801371a <__swsetup_r+0x4a>
 8013708:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801370c:	4299      	cmp	r1, r3
 801370e:	d002      	beq.n	8013716 <__swsetup_r+0x46>
 8013710:	4628      	mov	r0, r5
 8013712:	f001 f821 	bl	8014758 <_free_r>
 8013716:	2300      	movs	r3, #0
 8013718:	6363      	str	r3, [r4, #52]	@ 0x34
 801371a:	89a3      	ldrh	r3, [r4, #12]
 801371c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013720:	81a3      	strh	r3, [r4, #12]
 8013722:	2300      	movs	r3, #0
 8013724:	6063      	str	r3, [r4, #4]
 8013726:	6923      	ldr	r3, [r4, #16]
 8013728:	6023      	str	r3, [r4, #0]
 801372a:	89a3      	ldrh	r3, [r4, #12]
 801372c:	f043 0308 	orr.w	r3, r3, #8
 8013730:	81a3      	strh	r3, [r4, #12]
 8013732:	6923      	ldr	r3, [r4, #16]
 8013734:	b94b      	cbnz	r3, 801374a <__swsetup_r+0x7a>
 8013736:	89a3      	ldrh	r3, [r4, #12]
 8013738:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801373c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013740:	d003      	beq.n	801374a <__swsetup_r+0x7a>
 8013742:	4621      	mov	r1, r4
 8013744:	4628      	mov	r0, r5
 8013746:	f002 fc87 	bl	8016058 <__smakebuf_r>
 801374a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801374e:	f013 0201 	ands.w	r2, r3, #1
 8013752:	d00a      	beq.n	801376a <__swsetup_r+0x9a>
 8013754:	2200      	movs	r2, #0
 8013756:	60a2      	str	r2, [r4, #8]
 8013758:	6962      	ldr	r2, [r4, #20]
 801375a:	4252      	negs	r2, r2
 801375c:	61a2      	str	r2, [r4, #24]
 801375e:	6922      	ldr	r2, [r4, #16]
 8013760:	b942      	cbnz	r2, 8013774 <__swsetup_r+0xa4>
 8013762:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013766:	d1c5      	bne.n	80136f4 <__swsetup_r+0x24>
 8013768:	bd38      	pop	{r3, r4, r5, pc}
 801376a:	0799      	lsls	r1, r3, #30
 801376c:	bf58      	it	pl
 801376e:	6962      	ldrpl	r2, [r4, #20]
 8013770:	60a2      	str	r2, [r4, #8]
 8013772:	e7f4      	b.n	801375e <__swsetup_r+0x8e>
 8013774:	2000      	movs	r0, #0
 8013776:	e7f7      	b.n	8013768 <__swsetup_r+0x98>
 8013778:	2000018c 	.word	0x2000018c

0801377c <memset>:
 801377c:	4402      	add	r2, r0
 801377e:	4603      	mov	r3, r0
 8013780:	4293      	cmp	r3, r2
 8013782:	d100      	bne.n	8013786 <memset+0xa>
 8013784:	4770      	bx	lr
 8013786:	f803 1b01 	strb.w	r1, [r3], #1
 801378a:	e7f9      	b.n	8013780 <memset+0x4>

0801378c <strchr>:
 801378c:	b2c9      	uxtb	r1, r1
 801378e:	4603      	mov	r3, r0
 8013790:	4618      	mov	r0, r3
 8013792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013796:	b112      	cbz	r2, 801379e <strchr+0x12>
 8013798:	428a      	cmp	r2, r1
 801379a:	d1f9      	bne.n	8013790 <strchr+0x4>
 801379c:	4770      	bx	lr
 801379e:	2900      	cmp	r1, #0
 80137a0:	bf18      	it	ne
 80137a2:	2000      	movne	r0, #0
 80137a4:	4770      	bx	lr

080137a6 <strncmp>:
 80137a6:	b510      	push	{r4, lr}
 80137a8:	b16a      	cbz	r2, 80137c6 <strncmp+0x20>
 80137aa:	3901      	subs	r1, #1
 80137ac:	1884      	adds	r4, r0, r2
 80137ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80137b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d103      	bne.n	80137c2 <strncmp+0x1c>
 80137ba:	42a0      	cmp	r0, r4
 80137bc:	d001      	beq.n	80137c2 <strncmp+0x1c>
 80137be:	2a00      	cmp	r2, #0
 80137c0:	d1f5      	bne.n	80137ae <strncmp+0x8>
 80137c2:	1ad0      	subs	r0, r2, r3
 80137c4:	bd10      	pop	{r4, pc}
 80137c6:	4610      	mov	r0, r2
 80137c8:	e7fc      	b.n	80137c4 <strncmp+0x1e>
	...

080137cc <strtok>:
 80137cc:	4b16      	ldr	r3, [pc, #88]	@ (8013828 <strtok+0x5c>)
 80137ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137d2:	681f      	ldr	r7, [r3, #0]
 80137d4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80137d6:	4605      	mov	r5, r0
 80137d8:	460e      	mov	r6, r1
 80137da:	b9ec      	cbnz	r4, 8013818 <strtok+0x4c>
 80137dc:	2050      	movs	r0, #80	@ 0x50
 80137de:	f001 fb3f 	bl	8014e60 <malloc>
 80137e2:	4602      	mov	r2, r0
 80137e4:	6478      	str	r0, [r7, #68]	@ 0x44
 80137e6:	b920      	cbnz	r0, 80137f2 <strtok+0x26>
 80137e8:	4b10      	ldr	r3, [pc, #64]	@ (801382c <strtok+0x60>)
 80137ea:	4811      	ldr	r0, [pc, #68]	@ (8013830 <strtok+0x64>)
 80137ec:	215b      	movs	r1, #91	@ 0x5b
 80137ee:	f000 f93d 	bl	8013a6c <__assert_func>
 80137f2:	e9c0 4400 	strd	r4, r4, [r0]
 80137f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80137fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80137fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8013802:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8013806:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801380a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801380e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8013812:	6184      	str	r4, [r0, #24]
 8013814:	7704      	strb	r4, [r0, #28]
 8013816:	6244      	str	r4, [r0, #36]	@ 0x24
 8013818:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801381a:	4631      	mov	r1, r6
 801381c:	4628      	mov	r0, r5
 801381e:	2301      	movs	r3, #1
 8013820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013824:	f000 b806 	b.w	8013834 <__strtok_r>
 8013828:	2000018c 	.word	0x2000018c
 801382c:	08016646 	.word	0x08016646
 8013830:	0801665d 	.word	0x0801665d

08013834 <__strtok_r>:
 8013834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013836:	4604      	mov	r4, r0
 8013838:	b908      	cbnz	r0, 801383e <__strtok_r+0xa>
 801383a:	6814      	ldr	r4, [r2, #0]
 801383c:	b144      	cbz	r4, 8013850 <__strtok_r+0x1c>
 801383e:	4620      	mov	r0, r4
 8013840:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013844:	460f      	mov	r7, r1
 8013846:	f817 6b01 	ldrb.w	r6, [r7], #1
 801384a:	b91e      	cbnz	r6, 8013854 <__strtok_r+0x20>
 801384c:	b965      	cbnz	r5, 8013868 <__strtok_r+0x34>
 801384e:	6015      	str	r5, [r2, #0]
 8013850:	2000      	movs	r0, #0
 8013852:	e005      	b.n	8013860 <__strtok_r+0x2c>
 8013854:	42b5      	cmp	r5, r6
 8013856:	d1f6      	bne.n	8013846 <__strtok_r+0x12>
 8013858:	2b00      	cmp	r3, #0
 801385a:	d1f0      	bne.n	801383e <__strtok_r+0xa>
 801385c:	6014      	str	r4, [r2, #0]
 801385e:	7003      	strb	r3, [r0, #0]
 8013860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013862:	461c      	mov	r4, r3
 8013864:	e00c      	b.n	8013880 <__strtok_r+0x4c>
 8013866:	b91d      	cbnz	r5, 8013870 <__strtok_r+0x3c>
 8013868:	4627      	mov	r7, r4
 801386a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801386e:	460e      	mov	r6, r1
 8013870:	f816 5b01 	ldrb.w	r5, [r6], #1
 8013874:	42ab      	cmp	r3, r5
 8013876:	d1f6      	bne.n	8013866 <__strtok_r+0x32>
 8013878:	2b00      	cmp	r3, #0
 801387a:	d0f2      	beq.n	8013862 <__strtok_r+0x2e>
 801387c:	2300      	movs	r3, #0
 801387e:	703b      	strb	r3, [r7, #0]
 8013880:	6014      	str	r4, [r2, #0]
 8013882:	e7ed      	b.n	8013860 <__strtok_r+0x2c>

08013884 <_localeconv_r>:
 8013884:	4800      	ldr	r0, [pc, #0]	@ (8013888 <_localeconv_r+0x4>)
 8013886:	4770      	bx	lr
 8013888:	20000110 	.word	0x20000110

0801388c <_close_r>:
 801388c:	b538      	push	{r3, r4, r5, lr}
 801388e:	4d06      	ldr	r5, [pc, #24]	@ (80138a8 <_close_r+0x1c>)
 8013890:	2300      	movs	r3, #0
 8013892:	4604      	mov	r4, r0
 8013894:	4608      	mov	r0, r1
 8013896:	602b      	str	r3, [r5, #0]
 8013898:	f7f0 fd9c 	bl	80043d4 <_close>
 801389c:	1c43      	adds	r3, r0, #1
 801389e:	d102      	bne.n	80138a6 <_close_r+0x1a>
 80138a0:	682b      	ldr	r3, [r5, #0]
 80138a2:	b103      	cbz	r3, 80138a6 <_close_r+0x1a>
 80138a4:	6023      	str	r3, [r4, #0]
 80138a6:	bd38      	pop	{r3, r4, r5, pc}
 80138a8:	2000b4dc 	.word	0x2000b4dc

080138ac <_reclaim_reent>:
 80138ac:	4b2d      	ldr	r3, [pc, #180]	@ (8013964 <_reclaim_reent+0xb8>)
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	4283      	cmp	r3, r0
 80138b2:	b570      	push	{r4, r5, r6, lr}
 80138b4:	4604      	mov	r4, r0
 80138b6:	d053      	beq.n	8013960 <_reclaim_reent+0xb4>
 80138b8:	69c3      	ldr	r3, [r0, #28]
 80138ba:	b31b      	cbz	r3, 8013904 <_reclaim_reent+0x58>
 80138bc:	68db      	ldr	r3, [r3, #12]
 80138be:	b163      	cbz	r3, 80138da <_reclaim_reent+0x2e>
 80138c0:	2500      	movs	r5, #0
 80138c2:	69e3      	ldr	r3, [r4, #28]
 80138c4:	68db      	ldr	r3, [r3, #12]
 80138c6:	5959      	ldr	r1, [r3, r5]
 80138c8:	b9b1      	cbnz	r1, 80138f8 <_reclaim_reent+0x4c>
 80138ca:	3504      	adds	r5, #4
 80138cc:	2d80      	cmp	r5, #128	@ 0x80
 80138ce:	d1f8      	bne.n	80138c2 <_reclaim_reent+0x16>
 80138d0:	69e3      	ldr	r3, [r4, #28]
 80138d2:	4620      	mov	r0, r4
 80138d4:	68d9      	ldr	r1, [r3, #12]
 80138d6:	f000 ff3f 	bl	8014758 <_free_r>
 80138da:	69e3      	ldr	r3, [r4, #28]
 80138dc:	6819      	ldr	r1, [r3, #0]
 80138de:	b111      	cbz	r1, 80138e6 <_reclaim_reent+0x3a>
 80138e0:	4620      	mov	r0, r4
 80138e2:	f000 ff39 	bl	8014758 <_free_r>
 80138e6:	69e3      	ldr	r3, [r4, #28]
 80138e8:	689d      	ldr	r5, [r3, #8]
 80138ea:	b15d      	cbz	r5, 8013904 <_reclaim_reent+0x58>
 80138ec:	4629      	mov	r1, r5
 80138ee:	4620      	mov	r0, r4
 80138f0:	682d      	ldr	r5, [r5, #0]
 80138f2:	f000 ff31 	bl	8014758 <_free_r>
 80138f6:	e7f8      	b.n	80138ea <_reclaim_reent+0x3e>
 80138f8:	680e      	ldr	r6, [r1, #0]
 80138fa:	4620      	mov	r0, r4
 80138fc:	f000 ff2c 	bl	8014758 <_free_r>
 8013900:	4631      	mov	r1, r6
 8013902:	e7e1      	b.n	80138c8 <_reclaim_reent+0x1c>
 8013904:	6961      	ldr	r1, [r4, #20]
 8013906:	b111      	cbz	r1, 801390e <_reclaim_reent+0x62>
 8013908:	4620      	mov	r0, r4
 801390a:	f000 ff25 	bl	8014758 <_free_r>
 801390e:	69e1      	ldr	r1, [r4, #28]
 8013910:	b111      	cbz	r1, 8013918 <_reclaim_reent+0x6c>
 8013912:	4620      	mov	r0, r4
 8013914:	f000 ff20 	bl	8014758 <_free_r>
 8013918:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801391a:	b111      	cbz	r1, 8013922 <_reclaim_reent+0x76>
 801391c:	4620      	mov	r0, r4
 801391e:	f000 ff1b 	bl	8014758 <_free_r>
 8013922:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013924:	b111      	cbz	r1, 801392c <_reclaim_reent+0x80>
 8013926:	4620      	mov	r0, r4
 8013928:	f000 ff16 	bl	8014758 <_free_r>
 801392c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801392e:	b111      	cbz	r1, 8013936 <_reclaim_reent+0x8a>
 8013930:	4620      	mov	r0, r4
 8013932:	f000 ff11 	bl	8014758 <_free_r>
 8013936:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8013938:	b111      	cbz	r1, 8013940 <_reclaim_reent+0x94>
 801393a:	4620      	mov	r0, r4
 801393c:	f000 ff0c 	bl	8014758 <_free_r>
 8013940:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013942:	b111      	cbz	r1, 801394a <_reclaim_reent+0x9e>
 8013944:	4620      	mov	r0, r4
 8013946:	f000 ff07 	bl	8014758 <_free_r>
 801394a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801394c:	b111      	cbz	r1, 8013954 <_reclaim_reent+0xa8>
 801394e:	4620      	mov	r0, r4
 8013950:	f000 ff02 	bl	8014758 <_free_r>
 8013954:	6a23      	ldr	r3, [r4, #32]
 8013956:	b11b      	cbz	r3, 8013960 <_reclaim_reent+0xb4>
 8013958:	4620      	mov	r0, r4
 801395a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801395e:	4718      	bx	r3
 8013960:	bd70      	pop	{r4, r5, r6, pc}
 8013962:	bf00      	nop
 8013964:	2000018c 	.word	0x2000018c

08013968 <_lseek_r>:
 8013968:	b538      	push	{r3, r4, r5, lr}
 801396a:	4d07      	ldr	r5, [pc, #28]	@ (8013988 <_lseek_r+0x20>)
 801396c:	4604      	mov	r4, r0
 801396e:	4608      	mov	r0, r1
 8013970:	4611      	mov	r1, r2
 8013972:	2200      	movs	r2, #0
 8013974:	602a      	str	r2, [r5, #0]
 8013976:	461a      	mov	r2, r3
 8013978:	f7f0 fd53 	bl	8004422 <_lseek>
 801397c:	1c43      	adds	r3, r0, #1
 801397e:	d102      	bne.n	8013986 <_lseek_r+0x1e>
 8013980:	682b      	ldr	r3, [r5, #0]
 8013982:	b103      	cbz	r3, 8013986 <_lseek_r+0x1e>
 8013984:	6023      	str	r3, [r4, #0]
 8013986:	bd38      	pop	{r3, r4, r5, pc}
 8013988:	2000b4dc 	.word	0x2000b4dc

0801398c <_read_r>:
 801398c:	b538      	push	{r3, r4, r5, lr}
 801398e:	4d07      	ldr	r5, [pc, #28]	@ (80139ac <_read_r+0x20>)
 8013990:	4604      	mov	r4, r0
 8013992:	4608      	mov	r0, r1
 8013994:	4611      	mov	r1, r2
 8013996:	2200      	movs	r2, #0
 8013998:	602a      	str	r2, [r5, #0]
 801399a:	461a      	mov	r2, r3
 801399c:	f7f0 fce1 	bl	8004362 <_read>
 80139a0:	1c43      	adds	r3, r0, #1
 80139a2:	d102      	bne.n	80139aa <_read_r+0x1e>
 80139a4:	682b      	ldr	r3, [r5, #0]
 80139a6:	b103      	cbz	r3, 80139aa <_read_r+0x1e>
 80139a8:	6023      	str	r3, [r4, #0]
 80139aa:	bd38      	pop	{r3, r4, r5, pc}
 80139ac:	2000b4dc 	.word	0x2000b4dc

080139b0 <_write_r>:
 80139b0:	b538      	push	{r3, r4, r5, lr}
 80139b2:	4d07      	ldr	r5, [pc, #28]	@ (80139d0 <_write_r+0x20>)
 80139b4:	4604      	mov	r4, r0
 80139b6:	4608      	mov	r0, r1
 80139b8:	4611      	mov	r1, r2
 80139ba:	2200      	movs	r2, #0
 80139bc:	602a      	str	r2, [r5, #0]
 80139be:	461a      	mov	r2, r3
 80139c0:	f7f0 fcec 	bl	800439c <_write>
 80139c4:	1c43      	adds	r3, r0, #1
 80139c6:	d102      	bne.n	80139ce <_write_r+0x1e>
 80139c8:	682b      	ldr	r3, [r5, #0]
 80139ca:	b103      	cbz	r3, 80139ce <_write_r+0x1e>
 80139cc:	6023      	str	r3, [r4, #0]
 80139ce:	bd38      	pop	{r3, r4, r5, pc}
 80139d0:	2000b4dc 	.word	0x2000b4dc

080139d4 <__errno>:
 80139d4:	4b01      	ldr	r3, [pc, #4]	@ (80139dc <__errno+0x8>)
 80139d6:	6818      	ldr	r0, [r3, #0]
 80139d8:	4770      	bx	lr
 80139da:	bf00      	nop
 80139dc:	2000018c 	.word	0x2000018c

080139e0 <__libc_init_array>:
 80139e0:	b570      	push	{r4, r5, r6, lr}
 80139e2:	4d0d      	ldr	r5, [pc, #52]	@ (8013a18 <__libc_init_array+0x38>)
 80139e4:	4c0d      	ldr	r4, [pc, #52]	@ (8013a1c <__libc_init_array+0x3c>)
 80139e6:	1b64      	subs	r4, r4, r5
 80139e8:	10a4      	asrs	r4, r4, #2
 80139ea:	2600      	movs	r6, #0
 80139ec:	42a6      	cmp	r6, r4
 80139ee:	d109      	bne.n	8013a04 <__libc_init_array+0x24>
 80139f0:	4d0b      	ldr	r5, [pc, #44]	@ (8013a20 <__libc_init_array+0x40>)
 80139f2:	4c0c      	ldr	r4, [pc, #48]	@ (8013a24 <__libc_init_array+0x44>)
 80139f4:	f002 fc4e 	bl	8016294 <_init>
 80139f8:	1b64      	subs	r4, r4, r5
 80139fa:	10a4      	asrs	r4, r4, #2
 80139fc:	2600      	movs	r6, #0
 80139fe:	42a6      	cmp	r6, r4
 8013a00:	d105      	bne.n	8013a0e <__libc_init_array+0x2e>
 8013a02:	bd70      	pop	{r4, r5, r6, pc}
 8013a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a08:	4798      	blx	r3
 8013a0a:	3601      	adds	r6, #1
 8013a0c:	e7ee      	b.n	80139ec <__libc_init_array+0xc>
 8013a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a12:	4798      	blx	r3
 8013a14:	3601      	adds	r6, #1
 8013a16:	e7f2      	b.n	80139fe <__libc_init_array+0x1e>
 8013a18:	08016a98 	.word	0x08016a98
 8013a1c:	08016a98 	.word	0x08016a98
 8013a20:	08016a98 	.word	0x08016a98
 8013a24:	08016a9c 	.word	0x08016a9c

08013a28 <__retarget_lock_init_recursive>:
 8013a28:	4770      	bx	lr

08013a2a <__retarget_lock_acquire_recursive>:
 8013a2a:	4770      	bx	lr

08013a2c <__retarget_lock_release_recursive>:
 8013a2c:	4770      	bx	lr

08013a2e <memcpy>:
 8013a2e:	440a      	add	r2, r1
 8013a30:	4291      	cmp	r1, r2
 8013a32:	f100 33ff 	add.w	r3, r0, #4294967295
 8013a36:	d100      	bne.n	8013a3a <memcpy+0xc>
 8013a38:	4770      	bx	lr
 8013a3a:	b510      	push	{r4, lr}
 8013a3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a44:	4291      	cmp	r1, r2
 8013a46:	d1f9      	bne.n	8013a3c <memcpy+0xe>
 8013a48:	bd10      	pop	{r4, pc}
 8013a4a:	0000      	movs	r0, r0
 8013a4c:	0000      	movs	r0, r0
	...

08013a50 <nan>:
 8013a50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013a58 <nan+0x8>
 8013a54:	4770      	bx	lr
 8013a56:	bf00      	nop
 8013a58:	00000000 	.word	0x00000000
 8013a5c:	7ff80000 	.word	0x7ff80000

08013a60 <nanf>:
 8013a60:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013a68 <nanf+0x8>
 8013a64:	4770      	bx	lr
 8013a66:	bf00      	nop
 8013a68:	7fc00000 	.word	0x7fc00000

08013a6c <__assert_func>:
 8013a6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013a6e:	4614      	mov	r4, r2
 8013a70:	461a      	mov	r2, r3
 8013a72:	4b09      	ldr	r3, [pc, #36]	@ (8013a98 <__assert_func+0x2c>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	4605      	mov	r5, r0
 8013a78:	68d8      	ldr	r0, [r3, #12]
 8013a7a:	b14c      	cbz	r4, 8013a90 <__assert_func+0x24>
 8013a7c:	4b07      	ldr	r3, [pc, #28]	@ (8013a9c <__assert_func+0x30>)
 8013a7e:	9100      	str	r1, [sp, #0]
 8013a80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013a84:	4906      	ldr	r1, [pc, #24]	@ (8013aa0 <__assert_func+0x34>)
 8013a86:	462b      	mov	r3, r5
 8013a88:	f002 faae 	bl	8015fe8 <fiprintf>
 8013a8c:	f002 fb6c 	bl	8016168 <abort>
 8013a90:	4b04      	ldr	r3, [pc, #16]	@ (8013aa4 <__assert_func+0x38>)
 8013a92:	461c      	mov	r4, r3
 8013a94:	e7f3      	b.n	8013a7e <__assert_func+0x12>
 8013a96:	bf00      	nop
 8013a98:	2000018c 	.word	0x2000018c
 8013a9c:	080166bf 	.word	0x080166bf
 8013aa0:	080166cc 	.word	0x080166cc
 8013aa4:	080166fa 	.word	0x080166fa

08013aa8 <quorem>:
 8013aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aac:	6903      	ldr	r3, [r0, #16]
 8013aae:	690c      	ldr	r4, [r1, #16]
 8013ab0:	42a3      	cmp	r3, r4
 8013ab2:	4607      	mov	r7, r0
 8013ab4:	db7e      	blt.n	8013bb4 <quorem+0x10c>
 8013ab6:	3c01      	subs	r4, #1
 8013ab8:	f101 0814 	add.w	r8, r1, #20
 8013abc:	00a3      	lsls	r3, r4, #2
 8013abe:	f100 0514 	add.w	r5, r0, #20
 8013ac2:	9300      	str	r3, [sp, #0]
 8013ac4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013ac8:	9301      	str	r3, [sp, #4]
 8013aca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013ace:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013ad2:	3301      	adds	r3, #1
 8013ad4:	429a      	cmp	r2, r3
 8013ad6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013ada:	fbb2 f6f3 	udiv	r6, r2, r3
 8013ade:	d32e      	bcc.n	8013b3e <quorem+0x96>
 8013ae0:	f04f 0a00 	mov.w	sl, #0
 8013ae4:	46c4      	mov	ip, r8
 8013ae6:	46ae      	mov	lr, r5
 8013ae8:	46d3      	mov	fp, sl
 8013aea:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013aee:	b298      	uxth	r0, r3
 8013af0:	fb06 a000 	mla	r0, r6, r0, sl
 8013af4:	0c02      	lsrs	r2, r0, #16
 8013af6:	0c1b      	lsrs	r3, r3, #16
 8013af8:	fb06 2303 	mla	r3, r6, r3, r2
 8013afc:	f8de 2000 	ldr.w	r2, [lr]
 8013b00:	b280      	uxth	r0, r0
 8013b02:	b292      	uxth	r2, r2
 8013b04:	1a12      	subs	r2, r2, r0
 8013b06:	445a      	add	r2, fp
 8013b08:	f8de 0000 	ldr.w	r0, [lr]
 8013b0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013b10:	b29b      	uxth	r3, r3
 8013b12:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013b16:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013b1a:	b292      	uxth	r2, r2
 8013b1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013b20:	45e1      	cmp	r9, ip
 8013b22:	f84e 2b04 	str.w	r2, [lr], #4
 8013b26:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013b2a:	d2de      	bcs.n	8013aea <quorem+0x42>
 8013b2c:	9b00      	ldr	r3, [sp, #0]
 8013b2e:	58eb      	ldr	r3, [r5, r3]
 8013b30:	b92b      	cbnz	r3, 8013b3e <quorem+0x96>
 8013b32:	9b01      	ldr	r3, [sp, #4]
 8013b34:	3b04      	subs	r3, #4
 8013b36:	429d      	cmp	r5, r3
 8013b38:	461a      	mov	r2, r3
 8013b3a:	d32f      	bcc.n	8013b9c <quorem+0xf4>
 8013b3c:	613c      	str	r4, [r7, #16]
 8013b3e:	4638      	mov	r0, r7
 8013b40:	f001 fd12 	bl	8015568 <__mcmp>
 8013b44:	2800      	cmp	r0, #0
 8013b46:	db25      	blt.n	8013b94 <quorem+0xec>
 8013b48:	4629      	mov	r1, r5
 8013b4a:	2000      	movs	r0, #0
 8013b4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8013b50:	f8d1 c000 	ldr.w	ip, [r1]
 8013b54:	fa1f fe82 	uxth.w	lr, r2
 8013b58:	fa1f f38c 	uxth.w	r3, ip
 8013b5c:	eba3 030e 	sub.w	r3, r3, lr
 8013b60:	4403      	add	r3, r0
 8013b62:	0c12      	lsrs	r2, r2, #16
 8013b64:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013b68:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013b6c:	b29b      	uxth	r3, r3
 8013b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b72:	45c1      	cmp	r9, r8
 8013b74:	f841 3b04 	str.w	r3, [r1], #4
 8013b78:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013b7c:	d2e6      	bcs.n	8013b4c <quorem+0xa4>
 8013b7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013b82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013b86:	b922      	cbnz	r2, 8013b92 <quorem+0xea>
 8013b88:	3b04      	subs	r3, #4
 8013b8a:	429d      	cmp	r5, r3
 8013b8c:	461a      	mov	r2, r3
 8013b8e:	d30b      	bcc.n	8013ba8 <quorem+0x100>
 8013b90:	613c      	str	r4, [r7, #16]
 8013b92:	3601      	adds	r6, #1
 8013b94:	4630      	mov	r0, r6
 8013b96:	b003      	add	sp, #12
 8013b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b9c:	6812      	ldr	r2, [r2, #0]
 8013b9e:	3b04      	subs	r3, #4
 8013ba0:	2a00      	cmp	r2, #0
 8013ba2:	d1cb      	bne.n	8013b3c <quorem+0x94>
 8013ba4:	3c01      	subs	r4, #1
 8013ba6:	e7c6      	b.n	8013b36 <quorem+0x8e>
 8013ba8:	6812      	ldr	r2, [r2, #0]
 8013baa:	3b04      	subs	r3, #4
 8013bac:	2a00      	cmp	r2, #0
 8013bae:	d1ef      	bne.n	8013b90 <quorem+0xe8>
 8013bb0:	3c01      	subs	r4, #1
 8013bb2:	e7ea      	b.n	8013b8a <quorem+0xe2>
 8013bb4:	2000      	movs	r0, #0
 8013bb6:	e7ee      	b.n	8013b96 <quorem+0xee>

08013bb8 <_dtoa_r>:
 8013bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bbc:	69c7      	ldr	r7, [r0, #28]
 8013bbe:	b097      	sub	sp, #92	@ 0x5c
 8013bc0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013bc4:	ec55 4b10 	vmov	r4, r5, d0
 8013bc8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013bca:	9107      	str	r1, [sp, #28]
 8013bcc:	4681      	mov	r9, r0
 8013bce:	920c      	str	r2, [sp, #48]	@ 0x30
 8013bd0:	9311      	str	r3, [sp, #68]	@ 0x44
 8013bd2:	b97f      	cbnz	r7, 8013bf4 <_dtoa_r+0x3c>
 8013bd4:	2010      	movs	r0, #16
 8013bd6:	f001 f943 	bl	8014e60 <malloc>
 8013bda:	4602      	mov	r2, r0
 8013bdc:	f8c9 001c 	str.w	r0, [r9, #28]
 8013be0:	b920      	cbnz	r0, 8013bec <_dtoa_r+0x34>
 8013be2:	4ba9      	ldr	r3, [pc, #676]	@ (8013e88 <_dtoa_r+0x2d0>)
 8013be4:	21ef      	movs	r1, #239	@ 0xef
 8013be6:	48a9      	ldr	r0, [pc, #676]	@ (8013e8c <_dtoa_r+0x2d4>)
 8013be8:	f7ff ff40 	bl	8013a6c <__assert_func>
 8013bec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013bf0:	6007      	str	r7, [r0, #0]
 8013bf2:	60c7      	str	r7, [r0, #12]
 8013bf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013bf8:	6819      	ldr	r1, [r3, #0]
 8013bfa:	b159      	cbz	r1, 8013c14 <_dtoa_r+0x5c>
 8013bfc:	685a      	ldr	r2, [r3, #4]
 8013bfe:	604a      	str	r2, [r1, #4]
 8013c00:	2301      	movs	r3, #1
 8013c02:	4093      	lsls	r3, r2
 8013c04:	608b      	str	r3, [r1, #8]
 8013c06:	4648      	mov	r0, r9
 8013c08:	f001 fa32 	bl	8015070 <_Bfree>
 8013c0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013c10:	2200      	movs	r2, #0
 8013c12:	601a      	str	r2, [r3, #0]
 8013c14:	1e2b      	subs	r3, r5, #0
 8013c16:	bfb9      	ittee	lt
 8013c18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013c1c:	9305      	strlt	r3, [sp, #20]
 8013c1e:	2300      	movge	r3, #0
 8013c20:	6033      	strge	r3, [r6, #0]
 8013c22:	9f05      	ldr	r7, [sp, #20]
 8013c24:	4b9a      	ldr	r3, [pc, #616]	@ (8013e90 <_dtoa_r+0x2d8>)
 8013c26:	bfbc      	itt	lt
 8013c28:	2201      	movlt	r2, #1
 8013c2a:	6032      	strlt	r2, [r6, #0]
 8013c2c:	43bb      	bics	r3, r7
 8013c2e:	d112      	bne.n	8013c56 <_dtoa_r+0x9e>
 8013c30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013c32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013c36:	6013      	str	r3, [r2, #0]
 8013c38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013c3c:	4323      	orrs	r3, r4
 8013c3e:	f000 855a 	beq.w	80146f6 <_dtoa_r+0xb3e>
 8013c42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013c44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013ea4 <_dtoa_r+0x2ec>
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	f000 855c 	beq.w	8014706 <_dtoa_r+0xb4e>
 8013c4e:	f10a 0303 	add.w	r3, sl, #3
 8013c52:	f000 bd56 	b.w	8014702 <_dtoa_r+0xb4a>
 8013c56:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	ec51 0b17 	vmov	r0, r1, d7
 8013c60:	2300      	movs	r3, #0
 8013c62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013c66:	f7ec ff4f 	bl	8000b08 <__aeabi_dcmpeq>
 8013c6a:	4680      	mov	r8, r0
 8013c6c:	b158      	cbz	r0, 8013c86 <_dtoa_r+0xce>
 8013c6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013c70:	2301      	movs	r3, #1
 8013c72:	6013      	str	r3, [r2, #0]
 8013c74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013c76:	b113      	cbz	r3, 8013c7e <_dtoa_r+0xc6>
 8013c78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013c7a:	4b86      	ldr	r3, [pc, #536]	@ (8013e94 <_dtoa_r+0x2dc>)
 8013c7c:	6013      	str	r3, [r2, #0]
 8013c7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013ea8 <_dtoa_r+0x2f0>
 8013c82:	f000 bd40 	b.w	8014706 <_dtoa_r+0xb4e>
 8013c86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8013c8a:	aa14      	add	r2, sp, #80	@ 0x50
 8013c8c:	a915      	add	r1, sp, #84	@ 0x54
 8013c8e:	4648      	mov	r0, r9
 8013c90:	f001 fd8a 	bl	80157a8 <__d2b>
 8013c94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013c98:	9002      	str	r0, [sp, #8]
 8013c9a:	2e00      	cmp	r6, #0
 8013c9c:	d078      	beq.n	8013d90 <_dtoa_r+0x1d8>
 8013c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013ca0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013ca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013ca8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013cac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013cb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013cb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013cb8:	4619      	mov	r1, r3
 8013cba:	2200      	movs	r2, #0
 8013cbc:	4b76      	ldr	r3, [pc, #472]	@ (8013e98 <_dtoa_r+0x2e0>)
 8013cbe:	f7ec fb03 	bl	80002c8 <__aeabi_dsub>
 8013cc2:	a36b      	add	r3, pc, #428	@ (adr r3, 8013e70 <_dtoa_r+0x2b8>)
 8013cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cc8:	f7ec fcb6 	bl	8000638 <__aeabi_dmul>
 8013ccc:	a36a      	add	r3, pc, #424	@ (adr r3, 8013e78 <_dtoa_r+0x2c0>)
 8013cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cd2:	f7ec fafb 	bl	80002cc <__adddf3>
 8013cd6:	4604      	mov	r4, r0
 8013cd8:	4630      	mov	r0, r6
 8013cda:	460d      	mov	r5, r1
 8013cdc:	f7ec fc42 	bl	8000564 <__aeabi_i2d>
 8013ce0:	a367      	add	r3, pc, #412	@ (adr r3, 8013e80 <_dtoa_r+0x2c8>)
 8013ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ce6:	f7ec fca7 	bl	8000638 <__aeabi_dmul>
 8013cea:	4602      	mov	r2, r0
 8013cec:	460b      	mov	r3, r1
 8013cee:	4620      	mov	r0, r4
 8013cf0:	4629      	mov	r1, r5
 8013cf2:	f7ec faeb 	bl	80002cc <__adddf3>
 8013cf6:	4604      	mov	r4, r0
 8013cf8:	460d      	mov	r5, r1
 8013cfa:	f7ec ff4d 	bl	8000b98 <__aeabi_d2iz>
 8013cfe:	2200      	movs	r2, #0
 8013d00:	4607      	mov	r7, r0
 8013d02:	2300      	movs	r3, #0
 8013d04:	4620      	mov	r0, r4
 8013d06:	4629      	mov	r1, r5
 8013d08:	f7ec ff08 	bl	8000b1c <__aeabi_dcmplt>
 8013d0c:	b140      	cbz	r0, 8013d20 <_dtoa_r+0x168>
 8013d0e:	4638      	mov	r0, r7
 8013d10:	f7ec fc28 	bl	8000564 <__aeabi_i2d>
 8013d14:	4622      	mov	r2, r4
 8013d16:	462b      	mov	r3, r5
 8013d18:	f7ec fef6 	bl	8000b08 <__aeabi_dcmpeq>
 8013d1c:	b900      	cbnz	r0, 8013d20 <_dtoa_r+0x168>
 8013d1e:	3f01      	subs	r7, #1
 8013d20:	2f16      	cmp	r7, #22
 8013d22:	d852      	bhi.n	8013dca <_dtoa_r+0x212>
 8013d24:	4b5d      	ldr	r3, [pc, #372]	@ (8013e9c <_dtoa_r+0x2e4>)
 8013d26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013d32:	f7ec fef3 	bl	8000b1c <__aeabi_dcmplt>
 8013d36:	2800      	cmp	r0, #0
 8013d38:	d049      	beq.n	8013dce <_dtoa_r+0x216>
 8013d3a:	3f01      	subs	r7, #1
 8013d3c:	2300      	movs	r3, #0
 8013d3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013d40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013d42:	1b9b      	subs	r3, r3, r6
 8013d44:	1e5a      	subs	r2, r3, #1
 8013d46:	bf45      	ittet	mi
 8013d48:	f1c3 0301 	rsbmi	r3, r3, #1
 8013d4c:	9300      	strmi	r3, [sp, #0]
 8013d4e:	2300      	movpl	r3, #0
 8013d50:	2300      	movmi	r3, #0
 8013d52:	9206      	str	r2, [sp, #24]
 8013d54:	bf54      	ite	pl
 8013d56:	9300      	strpl	r3, [sp, #0]
 8013d58:	9306      	strmi	r3, [sp, #24]
 8013d5a:	2f00      	cmp	r7, #0
 8013d5c:	db39      	blt.n	8013dd2 <_dtoa_r+0x21a>
 8013d5e:	9b06      	ldr	r3, [sp, #24]
 8013d60:	970d      	str	r7, [sp, #52]	@ 0x34
 8013d62:	443b      	add	r3, r7
 8013d64:	9306      	str	r3, [sp, #24]
 8013d66:	2300      	movs	r3, #0
 8013d68:	9308      	str	r3, [sp, #32]
 8013d6a:	9b07      	ldr	r3, [sp, #28]
 8013d6c:	2b09      	cmp	r3, #9
 8013d6e:	d863      	bhi.n	8013e38 <_dtoa_r+0x280>
 8013d70:	2b05      	cmp	r3, #5
 8013d72:	bfc4      	itt	gt
 8013d74:	3b04      	subgt	r3, #4
 8013d76:	9307      	strgt	r3, [sp, #28]
 8013d78:	9b07      	ldr	r3, [sp, #28]
 8013d7a:	f1a3 0302 	sub.w	r3, r3, #2
 8013d7e:	bfcc      	ite	gt
 8013d80:	2400      	movgt	r4, #0
 8013d82:	2401      	movle	r4, #1
 8013d84:	2b03      	cmp	r3, #3
 8013d86:	d863      	bhi.n	8013e50 <_dtoa_r+0x298>
 8013d88:	e8df f003 	tbb	[pc, r3]
 8013d8c:	2b375452 	.word	0x2b375452
 8013d90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013d94:	441e      	add	r6, r3
 8013d96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013d9a:	2b20      	cmp	r3, #32
 8013d9c:	bfc1      	itttt	gt
 8013d9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013da2:	409f      	lslgt	r7, r3
 8013da4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013da8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013dac:	bfd6      	itet	le
 8013dae:	f1c3 0320 	rsble	r3, r3, #32
 8013db2:	ea47 0003 	orrgt.w	r0, r7, r3
 8013db6:	fa04 f003 	lslle.w	r0, r4, r3
 8013dba:	f7ec fbc3 	bl	8000544 <__aeabi_ui2d>
 8013dbe:	2201      	movs	r2, #1
 8013dc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013dc4:	3e01      	subs	r6, #1
 8013dc6:	9212      	str	r2, [sp, #72]	@ 0x48
 8013dc8:	e776      	b.n	8013cb8 <_dtoa_r+0x100>
 8013dca:	2301      	movs	r3, #1
 8013dcc:	e7b7      	b.n	8013d3e <_dtoa_r+0x186>
 8013dce:	9010      	str	r0, [sp, #64]	@ 0x40
 8013dd0:	e7b6      	b.n	8013d40 <_dtoa_r+0x188>
 8013dd2:	9b00      	ldr	r3, [sp, #0]
 8013dd4:	1bdb      	subs	r3, r3, r7
 8013dd6:	9300      	str	r3, [sp, #0]
 8013dd8:	427b      	negs	r3, r7
 8013dda:	9308      	str	r3, [sp, #32]
 8013ddc:	2300      	movs	r3, #0
 8013dde:	930d      	str	r3, [sp, #52]	@ 0x34
 8013de0:	e7c3      	b.n	8013d6a <_dtoa_r+0x1b2>
 8013de2:	2301      	movs	r3, #1
 8013de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013de6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013de8:	eb07 0b03 	add.w	fp, r7, r3
 8013dec:	f10b 0301 	add.w	r3, fp, #1
 8013df0:	2b01      	cmp	r3, #1
 8013df2:	9303      	str	r3, [sp, #12]
 8013df4:	bfb8      	it	lt
 8013df6:	2301      	movlt	r3, #1
 8013df8:	e006      	b.n	8013e08 <_dtoa_r+0x250>
 8013dfa:	2301      	movs	r3, #1
 8013dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013dfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	dd28      	ble.n	8013e56 <_dtoa_r+0x29e>
 8013e04:	469b      	mov	fp, r3
 8013e06:	9303      	str	r3, [sp, #12]
 8013e08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013e0c:	2100      	movs	r1, #0
 8013e0e:	2204      	movs	r2, #4
 8013e10:	f102 0514 	add.w	r5, r2, #20
 8013e14:	429d      	cmp	r5, r3
 8013e16:	d926      	bls.n	8013e66 <_dtoa_r+0x2ae>
 8013e18:	6041      	str	r1, [r0, #4]
 8013e1a:	4648      	mov	r0, r9
 8013e1c:	f001 f8e8 	bl	8014ff0 <_Balloc>
 8013e20:	4682      	mov	sl, r0
 8013e22:	2800      	cmp	r0, #0
 8013e24:	d142      	bne.n	8013eac <_dtoa_r+0x2f4>
 8013e26:	4b1e      	ldr	r3, [pc, #120]	@ (8013ea0 <_dtoa_r+0x2e8>)
 8013e28:	4602      	mov	r2, r0
 8013e2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8013e2e:	e6da      	b.n	8013be6 <_dtoa_r+0x2e>
 8013e30:	2300      	movs	r3, #0
 8013e32:	e7e3      	b.n	8013dfc <_dtoa_r+0x244>
 8013e34:	2300      	movs	r3, #0
 8013e36:	e7d5      	b.n	8013de4 <_dtoa_r+0x22c>
 8013e38:	2401      	movs	r4, #1
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	9307      	str	r3, [sp, #28]
 8013e3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8013e40:	f04f 3bff 	mov.w	fp, #4294967295
 8013e44:	2200      	movs	r2, #0
 8013e46:	f8cd b00c 	str.w	fp, [sp, #12]
 8013e4a:	2312      	movs	r3, #18
 8013e4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8013e4e:	e7db      	b.n	8013e08 <_dtoa_r+0x250>
 8013e50:	2301      	movs	r3, #1
 8013e52:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e54:	e7f4      	b.n	8013e40 <_dtoa_r+0x288>
 8013e56:	f04f 0b01 	mov.w	fp, #1
 8013e5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8013e5e:	465b      	mov	r3, fp
 8013e60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013e64:	e7d0      	b.n	8013e08 <_dtoa_r+0x250>
 8013e66:	3101      	adds	r1, #1
 8013e68:	0052      	lsls	r2, r2, #1
 8013e6a:	e7d1      	b.n	8013e10 <_dtoa_r+0x258>
 8013e6c:	f3af 8000 	nop.w
 8013e70:	636f4361 	.word	0x636f4361
 8013e74:	3fd287a7 	.word	0x3fd287a7
 8013e78:	8b60c8b3 	.word	0x8b60c8b3
 8013e7c:	3fc68a28 	.word	0x3fc68a28
 8013e80:	509f79fb 	.word	0x509f79fb
 8013e84:	3fd34413 	.word	0x3fd34413
 8013e88:	08016646 	.word	0x08016646
 8013e8c:	08016708 	.word	0x08016708
 8013e90:	7ff00000 	.word	0x7ff00000
 8013e94:	08016623 	.word	0x08016623
 8013e98:	3ff80000 	.word	0x3ff80000
 8013e9c:	080169c8 	.word	0x080169c8
 8013ea0:	08016760 	.word	0x08016760
 8013ea4:	08016704 	.word	0x08016704
 8013ea8:	08016622 	.word	0x08016622
 8013eac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013eb0:	6018      	str	r0, [r3, #0]
 8013eb2:	9b03      	ldr	r3, [sp, #12]
 8013eb4:	2b0e      	cmp	r3, #14
 8013eb6:	f200 80a1 	bhi.w	8013ffc <_dtoa_r+0x444>
 8013eba:	2c00      	cmp	r4, #0
 8013ebc:	f000 809e 	beq.w	8013ffc <_dtoa_r+0x444>
 8013ec0:	2f00      	cmp	r7, #0
 8013ec2:	dd33      	ble.n	8013f2c <_dtoa_r+0x374>
 8013ec4:	4b9c      	ldr	r3, [pc, #624]	@ (8014138 <_dtoa_r+0x580>)
 8013ec6:	f007 020f 	and.w	r2, r7, #15
 8013eca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013ece:	ed93 7b00 	vldr	d7, [r3]
 8013ed2:	05f8      	lsls	r0, r7, #23
 8013ed4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013ed8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013edc:	d516      	bpl.n	8013f0c <_dtoa_r+0x354>
 8013ede:	4b97      	ldr	r3, [pc, #604]	@ (801413c <_dtoa_r+0x584>)
 8013ee0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013ee4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013ee8:	f7ec fcd0 	bl	800088c <__aeabi_ddiv>
 8013eec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013ef0:	f004 040f 	and.w	r4, r4, #15
 8013ef4:	2603      	movs	r6, #3
 8013ef6:	4d91      	ldr	r5, [pc, #580]	@ (801413c <_dtoa_r+0x584>)
 8013ef8:	b954      	cbnz	r4, 8013f10 <_dtoa_r+0x358>
 8013efa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013efe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013f02:	f7ec fcc3 	bl	800088c <__aeabi_ddiv>
 8013f06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013f0a:	e028      	b.n	8013f5e <_dtoa_r+0x3a6>
 8013f0c:	2602      	movs	r6, #2
 8013f0e:	e7f2      	b.n	8013ef6 <_dtoa_r+0x33e>
 8013f10:	07e1      	lsls	r1, r4, #31
 8013f12:	d508      	bpl.n	8013f26 <_dtoa_r+0x36e>
 8013f14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013f18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f1c:	f7ec fb8c 	bl	8000638 <__aeabi_dmul>
 8013f20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013f24:	3601      	adds	r6, #1
 8013f26:	1064      	asrs	r4, r4, #1
 8013f28:	3508      	adds	r5, #8
 8013f2a:	e7e5      	b.n	8013ef8 <_dtoa_r+0x340>
 8013f2c:	f000 80af 	beq.w	801408e <_dtoa_r+0x4d6>
 8013f30:	427c      	negs	r4, r7
 8013f32:	4b81      	ldr	r3, [pc, #516]	@ (8014138 <_dtoa_r+0x580>)
 8013f34:	4d81      	ldr	r5, [pc, #516]	@ (801413c <_dtoa_r+0x584>)
 8013f36:	f004 020f 	and.w	r2, r4, #15
 8013f3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013f46:	f7ec fb77 	bl	8000638 <__aeabi_dmul>
 8013f4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013f4e:	1124      	asrs	r4, r4, #4
 8013f50:	2300      	movs	r3, #0
 8013f52:	2602      	movs	r6, #2
 8013f54:	2c00      	cmp	r4, #0
 8013f56:	f040 808f 	bne.w	8014078 <_dtoa_r+0x4c0>
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d1d3      	bne.n	8013f06 <_dtoa_r+0x34e>
 8013f5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013f60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	f000 8094 	beq.w	8014092 <_dtoa_r+0x4da>
 8013f6a:	4b75      	ldr	r3, [pc, #468]	@ (8014140 <_dtoa_r+0x588>)
 8013f6c:	2200      	movs	r2, #0
 8013f6e:	4620      	mov	r0, r4
 8013f70:	4629      	mov	r1, r5
 8013f72:	f7ec fdd3 	bl	8000b1c <__aeabi_dcmplt>
 8013f76:	2800      	cmp	r0, #0
 8013f78:	f000 808b 	beq.w	8014092 <_dtoa_r+0x4da>
 8013f7c:	9b03      	ldr	r3, [sp, #12]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	f000 8087 	beq.w	8014092 <_dtoa_r+0x4da>
 8013f84:	f1bb 0f00 	cmp.w	fp, #0
 8013f88:	dd34      	ble.n	8013ff4 <_dtoa_r+0x43c>
 8013f8a:	4620      	mov	r0, r4
 8013f8c:	4b6d      	ldr	r3, [pc, #436]	@ (8014144 <_dtoa_r+0x58c>)
 8013f8e:	2200      	movs	r2, #0
 8013f90:	4629      	mov	r1, r5
 8013f92:	f7ec fb51 	bl	8000638 <__aeabi_dmul>
 8013f96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013f9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8013f9e:	3601      	adds	r6, #1
 8013fa0:	465c      	mov	r4, fp
 8013fa2:	4630      	mov	r0, r6
 8013fa4:	f7ec fade 	bl	8000564 <__aeabi_i2d>
 8013fa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013fac:	f7ec fb44 	bl	8000638 <__aeabi_dmul>
 8013fb0:	4b65      	ldr	r3, [pc, #404]	@ (8014148 <_dtoa_r+0x590>)
 8013fb2:	2200      	movs	r2, #0
 8013fb4:	f7ec f98a 	bl	80002cc <__adddf3>
 8013fb8:	4605      	mov	r5, r0
 8013fba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013fbe:	2c00      	cmp	r4, #0
 8013fc0:	d16a      	bne.n	8014098 <_dtoa_r+0x4e0>
 8013fc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fc6:	4b61      	ldr	r3, [pc, #388]	@ (801414c <_dtoa_r+0x594>)
 8013fc8:	2200      	movs	r2, #0
 8013fca:	f7ec f97d 	bl	80002c8 <__aeabi_dsub>
 8013fce:	4602      	mov	r2, r0
 8013fd0:	460b      	mov	r3, r1
 8013fd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013fd6:	462a      	mov	r2, r5
 8013fd8:	4633      	mov	r3, r6
 8013fda:	f7ec fdbd 	bl	8000b58 <__aeabi_dcmpgt>
 8013fde:	2800      	cmp	r0, #0
 8013fe0:	f040 8298 	bne.w	8014514 <_dtoa_r+0x95c>
 8013fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fe8:	462a      	mov	r2, r5
 8013fea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013fee:	f7ec fd95 	bl	8000b1c <__aeabi_dcmplt>
 8013ff2:	bb38      	cbnz	r0, 8014044 <_dtoa_r+0x48c>
 8013ff4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013ff8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013ffc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	f2c0 8157 	blt.w	80142b2 <_dtoa_r+0x6fa>
 8014004:	2f0e      	cmp	r7, #14
 8014006:	f300 8154 	bgt.w	80142b2 <_dtoa_r+0x6fa>
 801400a:	4b4b      	ldr	r3, [pc, #300]	@ (8014138 <_dtoa_r+0x580>)
 801400c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014010:	ed93 7b00 	vldr	d7, [r3]
 8014014:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014016:	2b00      	cmp	r3, #0
 8014018:	ed8d 7b00 	vstr	d7, [sp]
 801401c:	f280 80e5 	bge.w	80141ea <_dtoa_r+0x632>
 8014020:	9b03      	ldr	r3, [sp, #12]
 8014022:	2b00      	cmp	r3, #0
 8014024:	f300 80e1 	bgt.w	80141ea <_dtoa_r+0x632>
 8014028:	d10c      	bne.n	8014044 <_dtoa_r+0x48c>
 801402a:	4b48      	ldr	r3, [pc, #288]	@ (801414c <_dtoa_r+0x594>)
 801402c:	2200      	movs	r2, #0
 801402e:	ec51 0b17 	vmov	r0, r1, d7
 8014032:	f7ec fb01 	bl	8000638 <__aeabi_dmul>
 8014036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801403a:	f7ec fd83 	bl	8000b44 <__aeabi_dcmpge>
 801403e:	2800      	cmp	r0, #0
 8014040:	f000 8266 	beq.w	8014510 <_dtoa_r+0x958>
 8014044:	2400      	movs	r4, #0
 8014046:	4625      	mov	r5, r4
 8014048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801404a:	4656      	mov	r6, sl
 801404c:	ea6f 0803 	mvn.w	r8, r3
 8014050:	2700      	movs	r7, #0
 8014052:	4621      	mov	r1, r4
 8014054:	4648      	mov	r0, r9
 8014056:	f001 f80b 	bl	8015070 <_Bfree>
 801405a:	2d00      	cmp	r5, #0
 801405c:	f000 80bd 	beq.w	80141da <_dtoa_r+0x622>
 8014060:	b12f      	cbz	r7, 801406e <_dtoa_r+0x4b6>
 8014062:	42af      	cmp	r7, r5
 8014064:	d003      	beq.n	801406e <_dtoa_r+0x4b6>
 8014066:	4639      	mov	r1, r7
 8014068:	4648      	mov	r0, r9
 801406a:	f001 f801 	bl	8015070 <_Bfree>
 801406e:	4629      	mov	r1, r5
 8014070:	4648      	mov	r0, r9
 8014072:	f000 fffd 	bl	8015070 <_Bfree>
 8014076:	e0b0      	b.n	80141da <_dtoa_r+0x622>
 8014078:	07e2      	lsls	r2, r4, #31
 801407a:	d505      	bpl.n	8014088 <_dtoa_r+0x4d0>
 801407c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014080:	f7ec fada 	bl	8000638 <__aeabi_dmul>
 8014084:	3601      	adds	r6, #1
 8014086:	2301      	movs	r3, #1
 8014088:	1064      	asrs	r4, r4, #1
 801408a:	3508      	adds	r5, #8
 801408c:	e762      	b.n	8013f54 <_dtoa_r+0x39c>
 801408e:	2602      	movs	r6, #2
 8014090:	e765      	b.n	8013f5e <_dtoa_r+0x3a6>
 8014092:	9c03      	ldr	r4, [sp, #12]
 8014094:	46b8      	mov	r8, r7
 8014096:	e784      	b.n	8013fa2 <_dtoa_r+0x3ea>
 8014098:	4b27      	ldr	r3, [pc, #156]	@ (8014138 <_dtoa_r+0x580>)
 801409a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801409c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80140a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80140a4:	4454      	add	r4, sl
 80140a6:	2900      	cmp	r1, #0
 80140a8:	d054      	beq.n	8014154 <_dtoa_r+0x59c>
 80140aa:	4929      	ldr	r1, [pc, #164]	@ (8014150 <_dtoa_r+0x598>)
 80140ac:	2000      	movs	r0, #0
 80140ae:	f7ec fbed 	bl	800088c <__aeabi_ddiv>
 80140b2:	4633      	mov	r3, r6
 80140b4:	462a      	mov	r2, r5
 80140b6:	f7ec f907 	bl	80002c8 <__aeabi_dsub>
 80140ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80140be:	4656      	mov	r6, sl
 80140c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80140c4:	f7ec fd68 	bl	8000b98 <__aeabi_d2iz>
 80140c8:	4605      	mov	r5, r0
 80140ca:	f7ec fa4b 	bl	8000564 <__aeabi_i2d>
 80140ce:	4602      	mov	r2, r0
 80140d0:	460b      	mov	r3, r1
 80140d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80140d6:	f7ec f8f7 	bl	80002c8 <__aeabi_dsub>
 80140da:	3530      	adds	r5, #48	@ 0x30
 80140dc:	4602      	mov	r2, r0
 80140de:	460b      	mov	r3, r1
 80140e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80140e4:	f806 5b01 	strb.w	r5, [r6], #1
 80140e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80140ec:	f7ec fd16 	bl	8000b1c <__aeabi_dcmplt>
 80140f0:	2800      	cmp	r0, #0
 80140f2:	d172      	bne.n	80141da <_dtoa_r+0x622>
 80140f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80140f8:	4911      	ldr	r1, [pc, #68]	@ (8014140 <_dtoa_r+0x588>)
 80140fa:	2000      	movs	r0, #0
 80140fc:	f7ec f8e4 	bl	80002c8 <__aeabi_dsub>
 8014100:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014104:	f7ec fd0a 	bl	8000b1c <__aeabi_dcmplt>
 8014108:	2800      	cmp	r0, #0
 801410a:	f040 80b4 	bne.w	8014276 <_dtoa_r+0x6be>
 801410e:	42a6      	cmp	r6, r4
 8014110:	f43f af70 	beq.w	8013ff4 <_dtoa_r+0x43c>
 8014114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014118:	4b0a      	ldr	r3, [pc, #40]	@ (8014144 <_dtoa_r+0x58c>)
 801411a:	2200      	movs	r2, #0
 801411c:	f7ec fa8c 	bl	8000638 <__aeabi_dmul>
 8014120:	4b08      	ldr	r3, [pc, #32]	@ (8014144 <_dtoa_r+0x58c>)
 8014122:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014126:	2200      	movs	r2, #0
 8014128:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801412c:	f7ec fa84 	bl	8000638 <__aeabi_dmul>
 8014130:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014134:	e7c4      	b.n	80140c0 <_dtoa_r+0x508>
 8014136:	bf00      	nop
 8014138:	080169c8 	.word	0x080169c8
 801413c:	080169a0 	.word	0x080169a0
 8014140:	3ff00000 	.word	0x3ff00000
 8014144:	40240000 	.word	0x40240000
 8014148:	401c0000 	.word	0x401c0000
 801414c:	40140000 	.word	0x40140000
 8014150:	3fe00000 	.word	0x3fe00000
 8014154:	4631      	mov	r1, r6
 8014156:	4628      	mov	r0, r5
 8014158:	f7ec fa6e 	bl	8000638 <__aeabi_dmul>
 801415c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014160:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014162:	4656      	mov	r6, sl
 8014164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014168:	f7ec fd16 	bl	8000b98 <__aeabi_d2iz>
 801416c:	4605      	mov	r5, r0
 801416e:	f7ec f9f9 	bl	8000564 <__aeabi_i2d>
 8014172:	4602      	mov	r2, r0
 8014174:	460b      	mov	r3, r1
 8014176:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801417a:	f7ec f8a5 	bl	80002c8 <__aeabi_dsub>
 801417e:	3530      	adds	r5, #48	@ 0x30
 8014180:	f806 5b01 	strb.w	r5, [r6], #1
 8014184:	4602      	mov	r2, r0
 8014186:	460b      	mov	r3, r1
 8014188:	42a6      	cmp	r6, r4
 801418a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801418e:	f04f 0200 	mov.w	r2, #0
 8014192:	d124      	bne.n	80141de <_dtoa_r+0x626>
 8014194:	4baf      	ldr	r3, [pc, #700]	@ (8014454 <_dtoa_r+0x89c>)
 8014196:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801419a:	f7ec f897 	bl	80002cc <__adddf3>
 801419e:	4602      	mov	r2, r0
 80141a0:	460b      	mov	r3, r1
 80141a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80141a6:	f7ec fcd7 	bl	8000b58 <__aeabi_dcmpgt>
 80141aa:	2800      	cmp	r0, #0
 80141ac:	d163      	bne.n	8014276 <_dtoa_r+0x6be>
 80141ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80141b2:	49a8      	ldr	r1, [pc, #672]	@ (8014454 <_dtoa_r+0x89c>)
 80141b4:	2000      	movs	r0, #0
 80141b6:	f7ec f887 	bl	80002c8 <__aeabi_dsub>
 80141ba:	4602      	mov	r2, r0
 80141bc:	460b      	mov	r3, r1
 80141be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80141c2:	f7ec fcab 	bl	8000b1c <__aeabi_dcmplt>
 80141c6:	2800      	cmp	r0, #0
 80141c8:	f43f af14 	beq.w	8013ff4 <_dtoa_r+0x43c>
 80141cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80141ce:	1e73      	subs	r3, r6, #1
 80141d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80141d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80141d6:	2b30      	cmp	r3, #48	@ 0x30
 80141d8:	d0f8      	beq.n	80141cc <_dtoa_r+0x614>
 80141da:	4647      	mov	r7, r8
 80141dc:	e03b      	b.n	8014256 <_dtoa_r+0x69e>
 80141de:	4b9e      	ldr	r3, [pc, #632]	@ (8014458 <_dtoa_r+0x8a0>)
 80141e0:	f7ec fa2a 	bl	8000638 <__aeabi_dmul>
 80141e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80141e8:	e7bc      	b.n	8014164 <_dtoa_r+0x5ac>
 80141ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80141ee:	4656      	mov	r6, sl
 80141f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80141f4:	4620      	mov	r0, r4
 80141f6:	4629      	mov	r1, r5
 80141f8:	f7ec fb48 	bl	800088c <__aeabi_ddiv>
 80141fc:	f7ec fccc 	bl	8000b98 <__aeabi_d2iz>
 8014200:	4680      	mov	r8, r0
 8014202:	f7ec f9af 	bl	8000564 <__aeabi_i2d>
 8014206:	e9dd 2300 	ldrd	r2, r3, [sp]
 801420a:	f7ec fa15 	bl	8000638 <__aeabi_dmul>
 801420e:	4602      	mov	r2, r0
 8014210:	460b      	mov	r3, r1
 8014212:	4620      	mov	r0, r4
 8014214:	4629      	mov	r1, r5
 8014216:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801421a:	f7ec f855 	bl	80002c8 <__aeabi_dsub>
 801421e:	f806 4b01 	strb.w	r4, [r6], #1
 8014222:	9d03      	ldr	r5, [sp, #12]
 8014224:	eba6 040a 	sub.w	r4, r6, sl
 8014228:	42a5      	cmp	r5, r4
 801422a:	4602      	mov	r2, r0
 801422c:	460b      	mov	r3, r1
 801422e:	d133      	bne.n	8014298 <_dtoa_r+0x6e0>
 8014230:	f7ec f84c 	bl	80002cc <__adddf3>
 8014234:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014238:	4604      	mov	r4, r0
 801423a:	460d      	mov	r5, r1
 801423c:	f7ec fc8c 	bl	8000b58 <__aeabi_dcmpgt>
 8014240:	b9c0      	cbnz	r0, 8014274 <_dtoa_r+0x6bc>
 8014242:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014246:	4620      	mov	r0, r4
 8014248:	4629      	mov	r1, r5
 801424a:	f7ec fc5d 	bl	8000b08 <__aeabi_dcmpeq>
 801424e:	b110      	cbz	r0, 8014256 <_dtoa_r+0x69e>
 8014250:	f018 0f01 	tst.w	r8, #1
 8014254:	d10e      	bne.n	8014274 <_dtoa_r+0x6bc>
 8014256:	9902      	ldr	r1, [sp, #8]
 8014258:	4648      	mov	r0, r9
 801425a:	f000 ff09 	bl	8015070 <_Bfree>
 801425e:	2300      	movs	r3, #0
 8014260:	7033      	strb	r3, [r6, #0]
 8014262:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014264:	3701      	adds	r7, #1
 8014266:	601f      	str	r7, [r3, #0]
 8014268:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801426a:	2b00      	cmp	r3, #0
 801426c:	f000 824b 	beq.w	8014706 <_dtoa_r+0xb4e>
 8014270:	601e      	str	r6, [r3, #0]
 8014272:	e248      	b.n	8014706 <_dtoa_r+0xb4e>
 8014274:	46b8      	mov	r8, r7
 8014276:	4633      	mov	r3, r6
 8014278:	461e      	mov	r6, r3
 801427a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801427e:	2a39      	cmp	r2, #57	@ 0x39
 8014280:	d106      	bne.n	8014290 <_dtoa_r+0x6d8>
 8014282:	459a      	cmp	sl, r3
 8014284:	d1f8      	bne.n	8014278 <_dtoa_r+0x6c0>
 8014286:	2230      	movs	r2, #48	@ 0x30
 8014288:	f108 0801 	add.w	r8, r8, #1
 801428c:	f88a 2000 	strb.w	r2, [sl]
 8014290:	781a      	ldrb	r2, [r3, #0]
 8014292:	3201      	adds	r2, #1
 8014294:	701a      	strb	r2, [r3, #0]
 8014296:	e7a0      	b.n	80141da <_dtoa_r+0x622>
 8014298:	4b6f      	ldr	r3, [pc, #444]	@ (8014458 <_dtoa_r+0x8a0>)
 801429a:	2200      	movs	r2, #0
 801429c:	f7ec f9cc 	bl	8000638 <__aeabi_dmul>
 80142a0:	2200      	movs	r2, #0
 80142a2:	2300      	movs	r3, #0
 80142a4:	4604      	mov	r4, r0
 80142a6:	460d      	mov	r5, r1
 80142a8:	f7ec fc2e 	bl	8000b08 <__aeabi_dcmpeq>
 80142ac:	2800      	cmp	r0, #0
 80142ae:	d09f      	beq.n	80141f0 <_dtoa_r+0x638>
 80142b0:	e7d1      	b.n	8014256 <_dtoa_r+0x69e>
 80142b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80142b4:	2a00      	cmp	r2, #0
 80142b6:	f000 80ea 	beq.w	801448e <_dtoa_r+0x8d6>
 80142ba:	9a07      	ldr	r2, [sp, #28]
 80142bc:	2a01      	cmp	r2, #1
 80142be:	f300 80cd 	bgt.w	801445c <_dtoa_r+0x8a4>
 80142c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80142c4:	2a00      	cmp	r2, #0
 80142c6:	f000 80c1 	beq.w	801444c <_dtoa_r+0x894>
 80142ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80142ce:	9c08      	ldr	r4, [sp, #32]
 80142d0:	9e00      	ldr	r6, [sp, #0]
 80142d2:	9a00      	ldr	r2, [sp, #0]
 80142d4:	441a      	add	r2, r3
 80142d6:	9200      	str	r2, [sp, #0]
 80142d8:	9a06      	ldr	r2, [sp, #24]
 80142da:	2101      	movs	r1, #1
 80142dc:	441a      	add	r2, r3
 80142de:	4648      	mov	r0, r9
 80142e0:	9206      	str	r2, [sp, #24]
 80142e2:	f000 ffc3 	bl	801526c <__i2b>
 80142e6:	4605      	mov	r5, r0
 80142e8:	b166      	cbz	r6, 8014304 <_dtoa_r+0x74c>
 80142ea:	9b06      	ldr	r3, [sp, #24]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	dd09      	ble.n	8014304 <_dtoa_r+0x74c>
 80142f0:	42b3      	cmp	r3, r6
 80142f2:	9a00      	ldr	r2, [sp, #0]
 80142f4:	bfa8      	it	ge
 80142f6:	4633      	movge	r3, r6
 80142f8:	1ad2      	subs	r2, r2, r3
 80142fa:	9200      	str	r2, [sp, #0]
 80142fc:	9a06      	ldr	r2, [sp, #24]
 80142fe:	1af6      	subs	r6, r6, r3
 8014300:	1ad3      	subs	r3, r2, r3
 8014302:	9306      	str	r3, [sp, #24]
 8014304:	9b08      	ldr	r3, [sp, #32]
 8014306:	b30b      	cbz	r3, 801434c <_dtoa_r+0x794>
 8014308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801430a:	2b00      	cmp	r3, #0
 801430c:	f000 80c6 	beq.w	801449c <_dtoa_r+0x8e4>
 8014310:	2c00      	cmp	r4, #0
 8014312:	f000 80c0 	beq.w	8014496 <_dtoa_r+0x8de>
 8014316:	4629      	mov	r1, r5
 8014318:	4622      	mov	r2, r4
 801431a:	4648      	mov	r0, r9
 801431c:	f001 f85e 	bl	80153dc <__pow5mult>
 8014320:	9a02      	ldr	r2, [sp, #8]
 8014322:	4601      	mov	r1, r0
 8014324:	4605      	mov	r5, r0
 8014326:	4648      	mov	r0, r9
 8014328:	f000 ffb6 	bl	8015298 <__multiply>
 801432c:	9902      	ldr	r1, [sp, #8]
 801432e:	4680      	mov	r8, r0
 8014330:	4648      	mov	r0, r9
 8014332:	f000 fe9d 	bl	8015070 <_Bfree>
 8014336:	9b08      	ldr	r3, [sp, #32]
 8014338:	1b1b      	subs	r3, r3, r4
 801433a:	9308      	str	r3, [sp, #32]
 801433c:	f000 80b1 	beq.w	80144a2 <_dtoa_r+0x8ea>
 8014340:	9a08      	ldr	r2, [sp, #32]
 8014342:	4641      	mov	r1, r8
 8014344:	4648      	mov	r0, r9
 8014346:	f001 f849 	bl	80153dc <__pow5mult>
 801434a:	9002      	str	r0, [sp, #8]
 801434c:	2101      	movs	r1, #1
 801434e:	4648      	mov	r0, r9
 8014350:	f000 ff8c 	bl	801526c <__i2b>
 8014354:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014356:	4604      	mov	r4, r0
 8014358:	2b00      	cmp	r3, #0
 801435a:	f000 81d8 	beq.w	801470e <_dtoa_r+0xb56>
 801435e:	461a      	mov	r2, r3
 8014360:	4601      	mov	r1, r0
 8014362:	4648      	mov	r0, r9
 8014364:	f001 f83a 	bl	80153dc <__pow5mult>
 8014368:	9b07      	ldr	r3, [sp, #28]
 801436a:	2b01      	cmp	r3, #1
 801436c:	4604      	mov	r4, r0
 801436e:	f300 809f 	bgt.w	80144b0 <_dtoa_r+0x8f8>
 8014372:	9b04      	ldr	r3, [sp, #16]
 8014374:	2b00      	cmp	r3, #0
 8014376:	f040 8097 	bne.w	80144a8 <_dtoa_r+0x8f0>
 801437a:	9b05      	ldr	r3, [sp, #20]
 801437c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014380:	2b00      	cmp	r3, #0
 8014382:	f040 8093 	bne.w	80144ac <_dtoa_r+0x8f4>
 8014386:	9b05      	ldr	r3, [sp, #20]
 8014388:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801438c:	0d1b      	lsrs	r3, r3, #20
 801438e:	051b      	lsls	r3, r3, #20
 8014390:	b133      	cbz	r3, 80143a0 <_dtoa_r+0x7e8>
 8014392:	9b00      	ldr	r3, [sp, #0]
 8014394:	3301      	adds	r3, #1
 8014396:	9300      	str	r3, [sp, #0]
 8014398:	9b06      	ldr	r3, [sp, #24]
 801439a:	3301      	adds	r3, #1
 801439c:	9306      	str	r3, [sp, #24]
 801439e:	2301      	movs	r3, #1
 80143a0:	9308      	str	r3, [sp, #32]
 80143a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	f000 81b8 	beq.w	801471a <_dtoa_r+0xb62>
 80143aa:	6923      	ldr	r3, [r4, #16]
 80143ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80143b0:	6918      	ldr	r0, [r3, #16]
 80143b2:	f000 ff0f 	bl	80151d4 <__hi0bits>
 80143b6:	f1c0 0020 	rsb	r0, r0, #32
 80143ba:	9b06      	ldr	r3, [sp, #24]
 80143bc:	4418      	add	r0, r3
 80143be:	f010 001f 	ands.w	r0, r0, #31
 80143c2:	f000 8082 	beq.w	80144ca <_dtoa_r+0x912>
 80143c6:	f1c0 0320 	rsb	r3, r0, #32
 80143ca:	2b04      	cmp	r3, #4
 80143cc:	dd73      	ble.n	80144b6 <_dtoa_r+0x8fe>
 80143ce:	9b00      	ldr	r3, [sp, #0]
 80143d0:	f1c0 001c 	rsb	r0, r0, #28
 80143d4:	4403      	add	r3, r0
 80143d6:	9300      	str	r3, [sp, #0]
 80143d8:	9b06      	ldr	r3, [sp, #24]
 80143da:	4403      	add	r3, r0
 80143dc:	4406      	add	r6, r0
 80143de:	9306      	str	r3, [sp, #24]
 80143e0:	9b00      	ldr	r3, [sp, #0]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	dd05      	ble.n	80143f2 <_dtoa_r+0x83a>
 80143e6:	9902      	ldr	r1, [sp, #8]
 80143e8:	461a      	mov	r2, r3
 80143ea:	4648      	mov	r0, r9
 80143ec:	f001 f850 	bl	8015490 <__lshift>
 80143f0:	9002      	str	r0, [sp, #8]
 80143f2:	9b06      	ldr	r3, [sp, #24]
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	dd05      	ble.n	8014404 <_dtoa_r+0x84c>
 80143f8:	4621      	mov	r1, r4
 80143fa:	461a      	mov	r2, r3
 80143fc:	4648      	mov	r0, r9
 80143fe:	f001 f847 	bl	8015490 <__lshift>
 8014402:	4604      	mov	r4, r0
 8014404:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014406:	2b00      	cmp	r3, #0
 8014408:	d061      	beq.n	80144ce <_dtoa_r+0x916>
 801440a:	9802      	ldr	r0, [sp, #8]
 801440c:	4621      	mov	r1, r4
 801440e:	f001 f8ab 	bl	8015568 <__mcmp>
 8014412:	2800      	cmp	r0, #0
 8014414:	da5b      	bge.n	80144ce <_dtoa_r+0x916>
 8014416:	2300      	movs	r3, #0
 8014418:	9902      	ldr	r1, [sp, #8]
 801441a:	220a      	movs	r2, #10
 801441c:	4648      	mov	r0, r9
 801441e:	f000 fe49 	bl	80150b4 <__multadd>
 8014422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014424:	9002      	str	r0, [sp, #8]
 8014426:	f107 38ff 	add.w	r8, r7, #4294967295
 801442a:	2b00      	cmp	r3, #0
 801442c:	f000 8177 	beq.w	801471e <_dtoa_r+0xb66>
 8014430:	4629      	mov	r1, r5
 8014432:	2300      	movs	r3, #0
 8014434:	220a      	movs	r2, #10
 8014436:	4648      	mov	r0, r9
 8014438:	f000 fe3c 	bl	80150b4 <__multadd>
 801443c:	f1bb 0f00 	cmp.w	fp, #0
 8014440:	4605      	mov	r5, r0
 8014442:	dc6f      	bgt.n	8014524 <_dtoa_r+0x96c>
 8014444:	9b07      	ldr	r3, [sp, #28]
 8014446:	2b02      	cmp	r3, #2
 8014448:	dc49      	bgt.n	80144de <_dtoa_r+0x926>
 801444a:	e06b      	b.n	8014524 <_dtoa_r+0x96c>
 801444c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801444e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014452:	e73c      	b.n	80142ce <_dtoa_r+0x716>
 8014454:	3fe00000 	.word	0x3fe00000
 8014458:	40240000 	.word	0x40240000
 801445c:	9b03      	ldr	r3, [sp, #12]
 801445e:	1e5c      	subs	r4, r3, #1
 8014460:	9b08      	ldr	r3, [sp, #32]
 8014462:	42a3      	cmp	r3, r4
 8014464:	db09      	blt.n	801447a <_dtoa_r+0x8c2>
 8014466:	1b1c      	subs	r4, r3, r4
 8014468:	9b03      	ldr	r3, [sp, #12]
 801446a:	2b00      	cmp	r3, #0
 801446c:	f6bf af30 	bge.w	80142d0 <_dtoa_r+0x718>
 8014470:	9b00      	ldr	r3, [sp, #0]
 8014472:	9a03      	ldr	r2, [sp, #12]
 8014474:	1a9e      	subs	r6, r3, r2
 8014476:	2300      	movs	r3, #0
 8014478:	e72b      	b.n	80142d2 <_dtoa_r+0x71a>
 801447a:	9b08      	ldr	r3, [sp, #32]
 801447c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801447e:	9408      	str	r4, [sp, #32]
 8014480:	1ae3      	subs	r3, r4, r3
 8014482:	441a      	add	r2, r3
 8014484:	9e00      	ldr	r6, [sp, #0]
 8014486:	9b03      	ldr	r3, [sp, #12]
 8014488:	920d      	str	r2, [sp, #52]	@ 0x34
 801448a:	2400      	movs	r4, #0
 801448c:	e721      	b.n	80142d2 <_dtoa_r+0x71a>
 801448e:	9c08      	ldr	r4, [sp, #32]
 8014490:	9e00      	ldr	r6, [sp, #0]
 8014492:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014494:	e728      	b.n	80142e8 <_dtoa_r+0x730>
 8014496:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801449a:	e751      	b.n	8014340 <_dtoa_r+0x788>
 801449c:	9a08      	ldr	r2, [sp, #32]
 801449e:	9902      	ldr	r1, [sp, #8]
 80144a0:	e750      	b.n	8014344 <_dtoa_r+0x78c>
 80144a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80144a6:	e751      	b.n	801434c <_dtoa_r+0x794>
 80144a8:	2300      	movs	r3, #0
 80144aa:	e779      	b.n	80143a0 <_dtoa_r+0x7e8>
 80144ac:	9b04      	ldr	r3, [sp, #16]
 80144ae:	e777      	b.n	80143a0 <_dtoa_r+0x7e8>
 80144b0:	2300      	movs	r3, #0
 80144b2:	9308      	str	r3, [sp, #32]
 80144b4:	e779      	b.n	80143aa <_dtoa_r+0x7f2>
 80144b6:	d093      	beq.n	80143e0 <_dtoa_r+0x828>
 80144b8:	9a00      	ldr	r2, [sp, #0]
 80144ba:	331c      	adds	r3, #28
 80144bc:	441a      	add	r2, r3
 80144be:	9200      	str	r2, [sp, #0]
 80144c0:	9a06      	ldr	r2, [sp, #24]
 80144c2:	441a      	add	r2, r3
 80144c4:	441e      	add	r6, r3
 80144c6:	9206      	str	r2, [sp, #24]
 80144c8:	e78a      	b.n	80143e0 <_dtoa_r+0x828>
 80144ca:	4603      	mov	r3, r0
 80144cc:	e7f4      	b.n	80144b8 <_dtoa_r+0x900>
 80144ce:	9b03      	ldr	r3, [sp, #12]
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	46b8      	mov	r8, r7
 80144d4:	dc20      	bgt.n	8014518 <_dtoa_r+0x960>
 80144d6:	469b      	mov	fp, r3
 80144d8:	9b07      	ldr	r3, [sp, #28]
 80144da:	2b02      	cmp	r3, #2
 80144dc:	dd1e      	ble.n	801451c <_dtoa_r+0x964>
 80144de:	f1bb 0f00 	cmp.w	fp, #0
 80144e2:	f47f adb1 	bne.w	8014048 <_dtoa_r+0x490>
 80144e6:	4621      	mov	r1, r4
 80144e8:	465b      	mov	r3, fp
 80144ea:	2205      	movs	r2, #5
 80144ec:	4648      	mov	r0, r9
 80144ee:	f000 fde1 	bl	80150b4 <__multadd>
 80144f2:	4601      	mov	r1, r0
 80144f4:	4604      	mov	r4, r0
 80144f6:	9802      	ldr	r0, [sp, #8]
 80144f8:	f001 f836 	bl	8015568 <__mcmp>
 80144fc:	2800      	cmp	r0, #0
 80144fe:	f77f ada3 	ble.w	8014048 <_dtoa_r+0x490>
 8014502:	4656      	mov	r6, sl
 8014504:	2331      	movs	r3, #49	@ 0x31
 8014506:	f806 3b01 	strb.w	r3, [r6], #1
 801450a:	f108 0801 	add.w	r8, r8, #1
 801450e:	e59f      	b.n	8014050 <_dtoa_r+0x498>
 8014510:	9c03      	ldr	r4, [sp, #12]
 8014512:	46b8      	mov	r8, r7
 8014514:	4625      	mov	r5, r4
 8014516:	e7f4      	b.n	8014502 <_dtoa_r+0x94a>
 8014518:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801451c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801451e:	2b00      	cmp	r3, #0
 8014520:	f000 8101 	beq.w	8014726 <_dtoa_r+0xb6e>
 8014524:	2e00      	cmp	r6, #0
 8014526:	dd05      	ble.n	8014534 <_dtoa_r+0x97c>
 8014528:	4629      	mov	r1, r5
 801452a:	4632      	mov	r2, r6
 801452c:	4648      	mov	r0, r9
 801452e:	f000 ffaf 	bl	8015490 <__lshift>
 8014532:	4605      	mov	r5, r0
 8014534:	9b08      	ldr	r3, [sp, #32]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d05c      	beq.n	80145f4 <_dtoa_r+0xa3c>
 801453a:	6869      	ldr	r1, [r5, #4]
 801453c:	4648      	mov	r0, r9
 801453e:	f000 fd57 	bl	8014ff0 <_Balloc>
 8014542:	4606      	mov	r6, r0
 8014544:	b928      	cbnz	r0, 8014552 <_dtoa_r+0x99a>
 8014546:	4b82      	ldr	r3, [pc, #520]	@ (8014750 <_dtoa_r+0xb98>)
 8014548:	4602      	mov	r2, r0
 801454a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801454e:	f7ff bb4a 	b.w	8013be6 <_dtoa_r+0x2e>
 8014552:	692a      	ldr	r2, [r5, #16]
 8014554:	3202      	adds	r2, #2
 8014556:	0092      	lsls	r2, r2, #2
 8014558:	f105 010c 	add.w	r1, r5, #12
 801455c:	300c      	adds	r0, #12
 801455e:	f7ff fa66 	bl	8013a2e <memcpy>
 8014562:	2201      	movs	r2, #1
 8014564:	4631      	mov	r1, r6
 8014566:	4648      	mov	r0, r9
 8014568:	f000 ff92 	bl	8015490 <__lshift>
 801456c:	f10a 0301 	add.w	r3, sl, #1
 8014570:	9300      	str	r3, [sp, #0]
 8014572:	eb0a 030b 	add.w	r3, sl, fp
 8014576:	9308      	str	r3, [sp, #32]
 8014578:	9b04      	ldr	r3, [sp, #16]
 801457a:	f003 0301 	and.w	r3, r3, #1
 801457e:	462f      	mov	r7, r5
 8014580:	9306      	str	r3, [sp, #24]
 8014582:	4605      	mov	r5, r0
 8014584:	9b00      	ldr	r3, [sp, #0]
 8014586:	9802      	ldr	r0, [sp, #8]
 8014588:	4621      	mov	r1, r4
 801458a:	f103 3bff 	add.w	fp, r3, #4294967295
 801458e:	f7ff fa8b 	bl	8013aa8 <quorem>
 8014592:	4603      	mov	r3, r0
 8014594:	3330      	adds	r3, #48	@ 0x30
 8014596:	9003      	str	r0, [sp, #12]
 8014598:	4639      	mov	r1, r7
 801459a:	9802      	ldr	r0, [sp, #8]
 801459c:	9309      	str	r3, [sp, #36]	@ 0x24
 801459e:	f000 ffe3 	bl	8015568 <__mcmp>
 80145a2:	462a      	mov	r2, r5
 80145a4:	9004      	str	r0, [sp, #16]
 80145a6:	4621      	mov	r1, r4
 80145a8:	4648      	mov	r0, r9
 80145aa:	f000 fff9 	bl	80155a0 <__mdiff>
 80145ae:	68c2      	ldr	r2, [r0, #12]
 80145b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145b2:	4606      	mov	r6, r0
 80145b4:	bb02      	cbnz	r2, 80145f8 <_dtoa_r+0xa40>
 80145b6:	4601      	mov	r1, r0
 80145b8:	9802      	ldr	r0, [sp, #8]
 80145ba:	f000 ffd5 	bl	8015568 <__mcmp>
 80145be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145c0:	4602      	mov	r2, r0
 80145c2:	4631      	mov	r1, r6
 80145c4:	4648      	mov	r0, r9
 80145c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80145c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80145ca:	f000 fd51 	bl	8015070 <_Bfree>
 80145ce:	9b07      	ldr	r3, [sp, #28]
 80145d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80145d2:	9e00      	ldr	r6, [sp, #0]
 80145d4:	ea42 0103 	orr.w	r1, r2, r3
 80145d8:	9b06      	ldr	r3, [sp, #24]
 80145da:	4319      	orrs	r1, r3
 80145dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145de:	d10d      	bne.n	80145fc <_dtoa_r+0xa44>
 80145e0:	2b39      	cmp	r3, #57	@ 0x39
 80145e2:	d027      	beq.n	8014634 <_dtoa_r+0xa7c>
 80145e4:	9a04      	ldr	r2, [sp, #16]
 80145e6:	2a00      	cmp	r2, #0
 80145e8:	dd01      	ble.n	80145ee <_dtoa_r+0xa36>
 80145ea:	9b03      	ldr	r3, [sp, #12]
 80145ec:	3331      	adds	r3, #49	@ 0x31
 80145ee:	f88b 3000 	strb.w	r3, [fp]
 80145f2:	e52e      	b.n	8014052 <_dtoa_r+0x49a>
 80145f4:	4628      	mov	r0, r5
 80145f6:	e7b9      	b.n	801456c <_dtoa_r+0x9b4>
 80145f8:	2201      	movs	r2, #1
 80145fa:	e7e2      	b.n	80145c2 <_dtoa_r+0xa0a>
 80145fc:	9904      	ldr	r1, [sp, #16]
 80145fe:	2900      	cmp	r1, #0
 8014600:	db04      	blt.n	801460c <_dtoa_r+0xa54>
 8014602:	9807      	ldr	r0, [sp, #28]
 8014604:	4301      	orrs	r1, r0
 8014606:	9806      	ldr	r0, [sp, #24]
 8014608:	4301      	orrs	r1, r0
 801460a:	d120      	bne.n	801464e <_dtoa_r+0xa96>
 801460c:	2a00      	cmp	r2, #0
 801460e:	ddee      	ble.n	80145ee <_dtoa_r+0xa36>
 8014610:	9902      	ldr	r1, [sp, #8]
 8014612:	9300      	str	r3, [sp, #0]
 8014614:	2201      	movs	r2, #1
 8014616:	4648      	mov	r0, r9
 8014618:	f000 ff3a 	bl	8015490 <__lshift>
 801461c:	4621      	mov	r1, r4
 801461e:	9002      	str	r0, [sp, #8]
 8014620:	f000 ffa2 	bl	8015568 <__mcmp>
 8014624:	2800      	cmp	r0, #0
 8014626:	9b00      	ldr	r3, [sp, #0]
 8014628:	dc02      	bgt.n	8014630 <_dtoa_r+0xa78>
 801462a:	d1e0      	bne.n	80145ee <_dtoa_r+0xa36>
 801462c:	07da      	lsls	r2, r3, #31
 801462e:	d5de      	bpl.n	80145ee <_dtoa_r+0xa36>
 8014630:	2b39      	cmp	r3, #57	@ 0x39
 8014632:	d1da      	bne.n	80145ea <_dtoa_r+0xa32>
 8014634:	2339      	movs	r3, #57	@ 0x39
 8014636:	f88b 3000 	strb.w	r3, [fp]
 801463a:	4633      	mov	r3, r6
 801463c:	461e      	mov	r6, r3
 801463e:	3b01      	subs	r3, #1
 8014640:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014644:	2a39      	cmp	r2, #57	@ 0x39
 8014646:	d04e      	beq.n	80146e6 <_dtoa_r+0xb2e>
 8014648:	3201      	adds	r2, #1
 801464a:	701a      	strb	r2, [r3, #0]
 801464c:	e501      	b.n	8014052 <_dtoa_r+0x49a>
 801464e:	2a00      	cmp	r2, #0
 8014650:	dd03      	ble.n	801465a <_dtoa_r+0xaa2>
 8014652:	2b39      	cmp	r3, #57	@ 0x39
 8014654:	d0ee      	beq.n	8014634 <_dtoa_r+0xa7c>
 8014656:	3301      	adds	r3, #1
 8014658:	e7c9      	b.n	80145ee <_dtoa_r+0xa36>
 801465a:	9a00      	ldr	r2, [sp, #0]
 801465c:	9908      	ldr	r1, [sp, #32]
 801465e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014662:	428a      	cmp	r2, r1
 8014664:	d028      	beq.n	80146b8 <_dtoa_r+0xb00>
 8014666:	9902      	ldr	r1, [sp, #8]
 8014668:	2300      	movs	r3, #0
 801466a:	220a      	movs	r2, #10
 801466c:	4648      	mov	r0, r9
 801466e:	f000 fd21 	bl	80150b4 <__multadd>
 8014672:	42af      	cmp	r7, r5
 8014674:	9002      	str	r0, [sp, #8]
 8014676:	f04f 0300 	mov.w	r3, #0
 801467a:	f04f 020a 	mov.w	r2, #10
 801467e:	4639      	mov	r1, r7
 8014680:	4648      	mov	r0, r9
 8014682:	d107      	bne.n	8014694 <_dtoa_r+0xadc>
 8014684:	f000 fd16 	bl	80150b4 <__multadd>
 8014688:	4607      	mov	r7, r0
 801468a:	4605      	mov	r5, r0
 801468c:	9b00      	ldr	r3, [sp, #0]
 801468e:	3301      	adds	r3, #1
 8014690:	9300      	str	r3, [sp, #0]
 8014692:	e777      	b.n	8014584 <_dtoa_r+0x9cc>
 8014694:	f000 fd0e 	bl	80150b4 <__multadd>
 8014698:	4629      	mov	r1, r5
 801469a:	4607      	mov	r7, r0
 801469c:	2300      	movs	r3, #0
 801469e:	220a      	movs	r2, #10
 80146a0:	4648      	mov	r0, r9
 80146a2:	f000 fd07 	bl	80150b4 <__multadd>
 80146a6:	4605      	mov	r5, r0
 80146a8:	e7f0      	b.n	801468c <_dtoa_r+0xad4>
 80146aa:	f1bb 0f00 	cmp.w	fp, #0
 80146ae:	bfcc      	ite	gt
 80146b0:	465e      	movgt	r6, fp
 80146b2:	2601      	movle	r6, #1
 80146b4:	4456      	add	r6, sl
 80146b6:	2700      	movs	r7, #0
 80146b8:	9902      	ldr	r1, [sp, #8]
 80146ba:	9300      	str	r3, [sp, #0]
 80146bc:	2201      	movs	r2, #1
 80146be:	4648      	mov	r0, r9
 80146c0:	f000 fee6 	bl	8015490 <__lshift>
 80146c4:	4621      	mov	r1, r4
 80146c6:	9002      	str	r0, [sp, #8]
 80146c8:	f000 ff4e 	bl	8015568 <__mcmp>
 80146cc:	2800      	cmp	r0, #0
 80146ce:	dcb4      	bgt.n	801463a <_dtoa_r+0xa82>
 80146d0:	d102      	bne.n	80146d8 <_dtoa_r+0xb20>
 80146d2:	9b00      	ldr	r3, [sp, #0]
 80146d4:	07db      	lsls	r3, r3, #31
 80146d6:	d4b0      	bmi.n	801463a <_dtoa_r+0xa82>
 80146d8:	4633      	mov	r3, r6
 80146da:	461e      	mov	r6, r3
 80146dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80146e0:	2a30      	cmp	r2, #48	@ 0x30
 80146e2:	d0fa      	beq.n	80146da <_dtoa_r+0xb22>
 80146e4:	e4b5      	b.n	8014052 <_dtoa_r+0x49a>
 80146e6:	459a      	cmp	sl, r3
 80146e8:	d1a8      	bne.n	801463c <_dtoa_r+0xa84>
 80146ea:	2331      	movs	r3, #49	@ 0x31
 80146ec:	f108 0801 	add.w	r8, r8, #1
 80146f0:	f88a 3000 	strb.w	r3, [sl]
 80146f4:	e4ad      	b.n	8014052 <_dtoa_r+0x49a>
 80146f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80146f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8014754 <_dtoa_r+0xb9c>
 80146fc:	b11b      	cbz	r3, 8014706 <_dtoa_r+0xb4e>
 80146fe:	f10a 0308 	add.w	r3, sl, #8
 8014702:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014704:	6013      	str	r3, [r2, #0]
 8014706:	4650      	mov	r0, sl
 8014708:	b017      	add	sp, #92	@ 0x5c
 801470a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801470e:	9b07      	ldr	r3, [sp, #28]
 8014710:	2b01      	cmp	r3, #1
 8014712:	f77f ae2e 	ble.w	8014372 <_dtoa_r+0x7ba>
 8014716:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014718:	9308      	str	r3, [sp, #32]
 801471a:	2001      	movs	r0, #1
 801471c:	e64d      	b.n	80143ba <_dtoa_r+0x802>
 801471e:	f1bb 0f00 	cmp.w	fp, #0
 8014722:	f77f aed9 	ble.w	80144d8 <_dtoa_r+0x920>
 8014726:	4656      	mov	r6, sl
 8014728:	9802      	ldr	r0, [sp, #8]
 801472a:	4621      	mov	r1, r4
 801472c:	f7ff f9bc 	bl	8013aa8 <quorem>
 8014730:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8014734:	f806 3b01 	strb.w	r3, [r6], #1
 8014738:	eba6 020a 	sub.w	r2, r6, sl
 801473c:	4593      	cmp	fp, r2
 801473e:	ddb4      	ble.n	80146aa <_dtoa_r+0xaf2>
 8014740:	9902      	ldr	r1, [sp, #8]
 8014742:	2300      	movs	r3, #0
 8014744:	220a      	movs	r2, #10
 8014746:	4648      	mov	r0, r9
 8014748:	f000 fcb4 	bl	80150b4 <__multadd>
 801474c:	9002      	str	r0, [sp, #8]
 801474e:	e7eb      	b.n	8014728 <_dtoa_r+0xb70>
 8014750:	08016760 	.word	0x08016760
 8014754:	080166fb 	.word	0x080166fb

08014758 <_free_r>:
 8014758:	b538      	push	{r3, r4, r5, lr}
 801475a:	4605      	mov	r5, r0
 801475c:	2900      	cmp	r1, #0
 801475e:	d041      	beq.n	80147e4 <_free_r+0x8c>
 8014760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014764:	1f0c      	subs	r4, r1, #4
 8014766:	2b00      	cmp	r3, #0
 8014768:	bfb8      	it	lt
 801476a:	18e4      	addlt	r4, r4, r3
 801476c:	f000 fc34 	bl	8014fd8 <__malloc_lock>
 8014770:	4a1d      	ldr	r2, [pc, #116]	@ (80147e8 <_free_r+0x90>)
 8014772:	6813      	ldr	r3, [r2, #0]
 8014774:	b933      	cbnz	r3, 8014784 <_free_r+0x2c>
 8014776:	6063      	str	r3, [r4, #4]
 8014778:	6014      	str	r4, [r2, #0]
 801477a:	4628      	mov	r0, r5
 801477c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014780:	f000 bc30 	b.w	8014fe4 <__malloc_unlock>
 8014784:	42a3      	cmp	r3, r4
 8014786:	d908      	bls.n	801479a <_free_r+0x42>
 8014788:	6820      	ldr	r0, [r4, #0]
 801478a:	1821      	adds	r1, r4, r0
 801478c:	428b      	cmp	r3, r1
 801478e:	bf01      	itttt	eq
 8014790:	6819      	ldreq	r1, [r3, #0]
 8014792:	685b      	ldreq	r3, [r3, #4]
 8014794:	1809      	addeq	r1, r1, r0
 8014796:	6021      	streq	r1, [r4, #0]
 8014798:	e7ed      	b.n	8014776 <_free_r+0x1e>
 801479a:	461a      	mov	r2, r3
 801479c:	685b      	ldr	r3, [r3, #4]
 801479e:	b10b      	cbz	r3, 80147a4 <_free_r+0x4c>
 80147a0:	42a3      	cmp	r3, r4
 80147a2:	d9fa      	bls.n	801479a <_free_r+0x42>
 80147a4:	6811      	ldr	r1, [r2, #0]
 80147a6:	1850      	adds	r0, r2, r1
 80147a8:	42a0      	cmp	r0, r4
 80147aa:	d10b      	bne.n	80147c4 <_free_r+0x6c>
 80147ac:	6820      	ldr	r0, [r4, #0]
 80147ae:	4401      	add	r1, r0
 80147b0:	1850      	adds	r0, r2, r1
 80147b2:	4283      	cmp	r3, r0
 80147b4:	6011      	str	r1, [r2, #0]
 80147b6:	d1e0      	bne.n	801477a <_free_r+0x22>
 80147b8:	6818      	ldr	r0, [r3, #0]
 80147ba:	685b      	ldr	r3, [r3, #4]
 80147bc:	6053      	str	r3, [r2, #4]
 80147be:	4408      	add	r0, r1
 80147c0:	6010      	str	r0, [r2, #0]
 80147c2:	e7da      	b.n	801477a <_free_r+0x22>
 80147c4:	d902      	bls.n	80147cc <_free_r+0x74>
 80147c6:	230c      	movs	r3, #12
 80147c8:	602b      	str	r3, [r5, #0]
 80147ca:	e7d6      	b.n	801477a <_free_r+0x22>
 80147cc:	6820      	ldr	r0, [r4, #0]
 80147ce:	1821      	adds	r1, r4, r0
 80147d0:	428b      	cmp	r3, r1
 80147d2:	bf04      	itt	eq
 80147d4:	6819      	ldreq	r1, [r3, #0]
 80147d6:	685b      	ldreq	r3, [r3, #4]
 80147d8:	6063      	str	r3, [r4, #4]
 80147da:	bf04      	itt	eq
 80147dc:	1809      	addeq	r1, r1, r0
 80147de:	6021      	streq	r1, [r4, #0]
 80147e0:	6054      	str	r4, [r2, #4]
 80147e2:	e7ca      	b.n	801477a <_free_r+0x22>
 80147e4:	bd38      	pop	{r3, r4, r5, pc}
 80147e6:	bf00      	nop
 80147e8:	2000b4e8 	.word	0x2000b4e8

080147ec <rshift>:
 80147ec:	6903      	ldr	r3, [r0, #16]
 80147ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80147f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80147f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80147fa:	f100 0414 	add.w	r4, r0, #20
 80147fe:	dd45      	ble.n	801488c <rshift+0xa0>
 8014800:	f011 011f 	ands.w	r1, r1, #31
 8014804:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014808:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801480c:	d10c      	bne.n	8014828 <rshift+0x3c>
 801480e:	f100 0710 	add.w	r7, r0, #16
 8014812:	4629      	mov	r1, r5
 8014814:	42b1      	cmp	r1, r6
 8014816:	d334      	bcc.n	8014882 <rshift+0x96>
 8014818:	1a9b      	subs	r3, r3, r2
 801481a:	009b      	lsls	r3, r3, #2
 801481c:	1eea      	subs	r2, r5, #3
 801481e:	4296      	cmp	r6, r2
 8014820:	bf38      	it	cc
 8014822:	2300      	movcc	r3, #0
 8014824:	4423      	add	r3, r4
 8014826:	e015      	b.n	8014854 <rshift+0x68>
 8014828:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801482c:	f1c1 0820 	rsb	r8, r1, #32
 8014830:	40cf      	lsrs	r7, r1
 8014832:	f105 0e04 	add.w	lr, r5, #4
 8014836:	46a1      	mov	r9, r4
 8014838:	4576      	cmp	r6, lr
 801483a:	46f4      	mov	ip, lr
 801483c:	d815      	bhi.n	801486a <rshift+0x7e>
 801483e:	1a9a      	subs	r2, r3, r2
 8014840:	0092      	lsls	r2, r2, #2
 8014842:	3a04      	subs	r2, #4
 8014844:	3501      	adds	r5, #1
 8014846:	42ae      	cmp	r6, r5
 8014848:	bf38      	it	cc
 801484a:	2200      	movcc	r2, #0
 801484c:	18a3      	adds	r3, r4, r2
 801484e:	50a7      	str	r7, [r4, r2]
 8014850:	b107      	cbz	r7, 8014854 <rshift+0x68>
 8014852:	3304      	adds	r3, #4
 8014854:	1b1a      	subs	r2, r3, r4
 8014856:	42a3      	cmp	r3, r4
 8014858:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801485c:	bf08      	it	eq
 801485e:	2300      	moveq	r3, #0
 8014860:	6102      	str	r2, [r0, #16]
 8014862:	bf08      	it	eq
 8014864:	6143      	streq	r3, [r0, #20]
 8014866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801486a:	f8dc c000 	ldr.w	ip, [ip]
 801486e:	fa0c fc08 	lsl.w	ip, ip, r8
 8014872:	ea4c 0707 	orr.w	r7, ip, r7
 8014876:	f849 7b04 	str.w	r7, [r9], #4
 801487a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801487e:	40cf      	lsrs	r7, r1
 8014880:	e7da      	b.n	8014838 <rshift+0x4c>
 8014882:	f851 cb04 	ldr.w	ip, [r1], #4
 8014886:	f847 cf04 	str.w	ip, [r7, #4]!
 801488a:	e7c3      	b.n	8014814 <rshift+0x28>
 801488c:	4623      	mov	r3, r4
 801488e:	e7e1      	b.n	8014854 <rshift+0x68>

08014890 <__hexdig_fun>:
 8014890:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8014894:	2b09      	cmp	r3, #9
 8014896:	d802      	bhi.n	801489e <__hexdig_fun+0xe>
 8014898:	3820      	subs	r0, #32
 801489a:	b2c0      	uxtb	r0, r0
 801489c:	4770      	bx	lr
 801489e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80148a2:	2b05      	cmp	r3, #5
 80148a4:	d801      	bhi.n	80148aa <__hexdig_fun+0x1a>
 80148a6:	3847      	subs	r0, #71	@ 0x47
 80148a8:	e7f7      	b.n	801489a <__hexdig_fun+0xa>
 80148aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80148ae:	2b05      	cmp	r3, #5
 80148b0:	d801      	bhi.n	80148b6 <__hexdig_fun+0x26>
 80148b2:	3827      	subs	r0, #39	@ 0x27
 80148b4:	e7f1      	b.n	801489a <__hexdig_fun+0xa>
 80148b6:	2000      	movs	r0, #0
 80148b8:	4770      	bx	lr
	...

080148bc <__gethex>:
 80148bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148c0:	b085      	sub	sp, #20
 80148c2:	468a      	mov	sl, r1
 80148c4:	9302      	str	r3, [sp, #8]
 80148c6:	680b      	ldr	r3, [r1, #0]
 80148c8:	9001      	str	r0, [sp, #4]
 80148ca:	4690      	mov	r8, r2
 80148cc:	1c9c      	adds	r4, r3, #2
 80148ce:	46a1      	mov	r9, r4
 80148d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80148d4:	2830      	cmp	r0, #48	@ 0x30
 80148d6:	d0fa      	beq.n	80148ce <__gethex+0x12>
 80148d8:	eba9 0303 	sub.w	r3, r9, r3
 80148dc:	f1a3 0b02 	sub.w	fp, r3, #2
 80148e0:	f7ff ffd6 	bl	8014890 <__hexdig_fun>
 80148e4:	4605      	mov	r5, r0
 80148e6:	2800      	cmp	r0, #0
 80148e8:	d168      	bne.n	80149bc <__gethex+0x100>
 80148ea:	49a0      	ldr	r1, [pc, #640]	@ (8014b6c <__gethex+0x2b0>)
 80148ec:	2201      	movs	r2, #1
 80148ee:	4648      	mov	r0, r9
 80148f0:	f7fe ff59 	bl	80137a6 <strncmp>
 80148f4:	4607      	mov	r7, r0
 80148f6:	2800      	cmp	r0, #0
 80148f8:	d167      	bne.n	80149ca <__gethex+0x10e>
 80148fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80148fe:	4626      	mov	r6, r4
 8014900:	f7ff ffc6 	bl	8014890 <__hexdig_fun>
 8014904:	2800      	cmp	r0, #0
 8014906:	d062      	beq.n	80149ce <__gethex+0x112>
 8014908:	4623      	mov	r3, r4
 801490a:	7818      	ldrb	r0, [r3, #0]
 801490c:	2830      	cmp	r0, #48	@ 0x30
 801490e:	4699      	mov	r9, r3
 8014910:	f103 0301 	add.w	r3, r3, #1
 8014914:	d0f9      	beq.n	801490a <__gethex+0x4e>
 8014916:	f7ff ffbb 	bl	8014890 <__hexdig_fun>
 801491a:	fab0 f580 	clz	r5, r0
 801491e:	096d      	lsrs	r5, r5, #5
 8014920:	f04f 0b01 	mov.w	fp, #1
 8014924:	464a      	mov	r2, r9
 8014926:	4616      	mov	r6, r2
 8014928:	3201      	adds	r2, #1
 801492a:	7830      	ldrb	r0, [r6, #0]
 801492c:	f7ff ffb0 	bl	8014890 <__hexdig_fun>
 8014930:	2800      	cmp	r0, #0
 8014932:	d1f8      	bne.n	8014926 <__gethex+0x6a>
 8014934:	498d      	ldr	r1, [pc, #564]	@ (8014b6c <__gethex+0x2b0>)
 8014936:	2201      	movs	r2, #1
 8014938:	4630      	mov	r0, r6
 801493a:	f7fe ff34 	bl	80137a6 <strncmp>
 801493e:	2800      	cmp	r0, #0
 8014940:	d13f      	bne.n	80149c2 <__gethex+0x106>
 8014942:	b944      	cbnz	r4, 8014956 <__gethex+0x9a>
 8014944:	1c74      	adds	r4, r6, #1
 8014946:	4622      	mov	r2, r4
 8014948:	4616      	mov	r6, r2
 801494a:	3201      	adds	r2, #1
 801494c:	7830      	ldrb	r0, [r6, #0]
 801494e:	f7ff ff9f 	bl	8014890 <__hexdig_fun>
 8014952:	2800      	cmp	r0, #0
 8014954:	d1f8      	bne.n	8014948 <__gethex+0x8c>
 8014956:	1ba4      	subs	r4, r4, r6
 8014958:	00a7      	lsls	r7, r4, #2
 801495a:	7833      	ldrb	r3, [r6, #0]
 801495c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014960:	2b50      	cmp	r3, #80	@ 0x50
 8014962:	d13e      	bne.n	80149e2 <__gethex+0x126>
 8014964:	7873      	ldrb	r3, [r6, #1]
 8014966:	2b2b      	cmp	r3, #43	@ 0x2b
 8014968:	d033      	beq.n	80149d2 <__gethex+0x116>
 801496a:	2b2d      	cmp	r3, #45	@ 0x2d
 801496c:	d034      	beq.n	80149d8 <__gethex+0x11c>
 801496e:	1c71      	adds	r1, r6, #1
 8014970:	2400      	movs	r4, #0
 8014972:	7808      	ldrb	r0, [r1, #0]
 8014974:	f7ff ff8c 	bl	8014890 <__hexdig_fun>
 8014978:	1e43      	subs	r3, r0, #1
 801497a:	b2db      	uxtb	r3, r3
 801497c:	2b18      	cmp	r3, #24
 801497e:	d830      	bhi.n	80149e2 <__gethex+0x126>
 8014980:	f1a0 0210 	sub.w	r2, r0, #16
 8014984:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014988:	f7ff ff82 	bl	8014890 <__hexdig_fun>
 801498c:	f100 3cff 	add.w	ip, r0, #4294967295
 8014990:	fa5f fc8c 	uxtb.w	ip, ip
 8014994:	f1bc 0f18 	cmp.w	ip, #24
 8014998:	f04f 030a 	mov.w	r3, #10
 801499c:	d91e      	bls.n	80149dc <__gethex+0x120>
 801499e:	b104      	cbz	r4, 80149a2 <__gethex+0xe6>
 80149a0:	4252      	negs	r2, r2
 80149a2:	4417      	add	r7, r2
 80149a4:	f8ca 1000 	str.w	r1, [sl]
 80149a8:	b1ed      	cbz	r5, 80149e6 <__gethex+0x12a>
 80149aa:	f1bb 0f00 	cmp.w	fp, #0
 80149ae:	bf0c      	ite	eq
 80149b0:	2506      	moveq	r5, #6
 80149b2:	2500      	movne	r5, #0
 80149b4:	4628      	mov	r0, r5
 80149b6:	b005      	add	sp, #20
 80149b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149bc:	2500      	movs	r5, #0
 80149be:	462c      	mov	r4, r5
 80149c0:	e7b0      	b.n	8014924 <__gethex+0x68>
 80149c2:	2c00      	cmp	r4, #0
 80149c4:	d1c7      	bne.n	8014956 <__gethex+0x9a>
 80149c6:	4627      	mov	r7, r4
 80149c8:	e7c7      	b.n	801495a <__gethex+0x9e>
 80149ca:	464e      	mov	r6, r9
 80149cc:	462f      	mov	r7, r5
 80149ce:	2501      	movs	r5, #1
 80149d0:	e7c3      	b.n	801495a <__gethex+0x9e>
 80149d2:	2400      	movs	r4, #0
 80149d4:	1cb1      	adds	r1, r6, #2
 80149d6:	e7cc      	b.n	8014972 <__gethex+0xb6>
 80149d8:	2401      	movs	r4, #1
 80149da:	e7fb      	b.n	80149d4 <__gethex+0x118>
 80149dc:	fb03 0002 	mla	r0, r3, r2, r0
 80149e0:	e7ce      	b.n	8014980 <__gethex+0xc4>
 80149e2:	4631      	mov	r1, r6
 80149e4:	e7de      	b.n	80149a4 <__gethex+0xe8>
 80149e6:	eba6 0309 	sub.w	r3, r6, r9
 80149ea:	3b01      	subs	r3, #1
 80149ec:	4629      	mov	r1, r5
 80149ee:	2b07      	cmp	r3, #7
 80149f0:	dc0a      	bgt.n	8014a08 <__gethex+0x14c>
 80149f2:	9801      	ldr	r0, [sp, #4]
 80149f4:	f000 fafc 	bl	8014ff0 <_Balloc>
 80149f8:	4604      	mov	r4, r0
 80149fa:	b940      	cbnz	r0, 8014a0e <__gethex+0x152>
 80149fc:	4b5c      	ldr	r3, [pc, #368]	@ (8014b70 <__gethex+0x2b4>)
 80149fe:	4602      	mov	r2, r0
 8014a00:	21e4      	movs	r1, #228	@ 0xe4
 8014a02:	485c      	ldr	r0, [pc, #368]	@ (8014b74 <__gethex+0x2b8>)
 8014a04:	f7ff f832 	bl	8013a6c <__assert_func>
 8014a08:	3101      	adds	r1, #1
 8014a0a:	105b      	asrs	r3, r3, #1
 8014a0c:	e7ef      	b.n	80149ee <__gethex+0x132>
 8014a0e:	f100 0a14 	add.w	sl, r0, #20
 8014a12:	2300      	movs	r3, #0
 8014a14:	4655      	mov	r5, sl
 8014a16:	469b      	mov	fp, r3
 8014a18:	45b1      	cmp	r9, r6
 8014a1a:	d337      	bcc.n	8014a8c <__gethex+0x1d0>
 8014a1c:	f845 bb04 	str.w	fp, [r5], #4
 8014a20:	eba5 050a 	sub.w	r5, r5, sl
 8014a24:	10ad      	asrs	r5, r5, #2
 8014a26:	6125      	str	r5, [r4, #16]
 8014a28:	4658      	mov	r0, fp
 8014a2a:	f000 fbd3 	bl	80151d4 <__hi0bits>
 8014a2e:	016d      	lsls	r5, r5, #5
 8014a30:	f8d8 6000 	ldr.w	r6, [r8]
 8014a34:	1a2d      	subs	r5, r5, r0
 8014a36:	42b5      	cmp	r5, r6
 8014a38:	dd54      	ble.n	8014ae4 <__gethex+0x228>
 8014a3a:	1bad      	subs	r5, r5, r6
 8014a3c:	4629      	mov	r1, r5
 8014a3e:	4620      	mov	r0, r4
 8014a40:	f000 ff5f 	bl	8015902 <__any_on>
 8014a44:	4681      	mov	r9, r0
 8014a46:	b178      	cbz	r0, 8014a68 <__gethex+0x1ac>
 8014a48:	1e6b      	subs	r3, r5, #1
 8014a4a:	1159      	asrs	r1, r3, #5
 8014a4c:	f003 021f 	and.w	r2, r3, #31
 8014a50:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014a54:	f04f 0901 	mov.w	r9, #1
 8014a58:	fa09 f202 	lsl.w	r2, r9, r2
 8014a5c:	420a      	tst	r2, r1
 8014a5e:	d003      	beq.n	8014a68 <__gethex+0x1ac>
 8014a60:	454b      	cmp	r3, r9
 8014a62:	dc36      	bgt.n	8014ad2 <__gethex+0x216>
 8014a64:	f04f 0902 	mov.w	r9, #2
 8014a68:	4629      	mov	r1, r5
 8014a6a:	4620      	mov	r0, r4
 8014a6c:	f7ff febe 	bl	80147ec <rshift>
 8014a70:	442f      	add	r7, r5
 8014a72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014a76:	42bb      	cmp	r3, r7
 8014a78:	da42      	bge.n	8014b00 <__gethex+0x244>
 8014a7a:	9801      	ldr	r0, [sp, #4]
 8014a7c:	4621      	mov	r1, r4
 8014a7e:	f000 faf7 	bl	8015070 <_Bfree>
 8014a82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014a84:	2300      	movs	r3, #0
 8014a86:	6013      	str	r3, [r2, #0]
 8014a88:	25a3      	movs	r5, #163	@ 0xa3
 8014a8a:	e793      	b.n	80149b4 <__gethex+0xf8>
 8014a8c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014a90:	2a2e      	cmp	r2, #46	@ 0x2e
 8014a92:	d012      	beq.n	8014aba <__gethex+0x1fe>
 8014a94:	2b20      	cmp	r3, #32
 8014a96:	d104      	bne.n	8014aa2 <__gethex+0x1e6>
 8014a98:	f845 bb04 	str.w	fp, [r5], #4
 8014a9c:	f04f 0b00 	mov.w	fp, #0
 8014aa0:	465b      	mov	r3, fp
 8014aa2:	7830      	ldrb	r0, [r6, #0]
 8014aa4:	9303      	str	r3, [sp, #12]
 8014aa6:	f7ff fef3 	bl	8014890 <__hexdig_fun>
 8014aaa:	9b03      	ldr	r3, [sp, #12]
 8014aac:	f000 000f 	and.w	r0, r0, #15
 8014ab0:	4098      	lsls	r0, r3
 8014ab2:	ea4b 0b00 	orr.w	fp, fp, r0
 8014ab6:	3304      	adds	r3, #4
 8014ab8:	e7ae      	b.n	8014a18 <__gethex+0x15c>
 8014aba:	45b1      	cmp	r9, r6
 8014abc:	d8ea      	bhi.n	8014a94 <__gethex+0x1d8>
 8014abe:	492b      	ldr	r1, [pc, #172]	@ (8014b6c <__gethex+0x2b0>)
 8014ac0:	9303      	str	r3, [sp, #12]
 8014ac2:	2201      	movs	r2, #1
 8014ac4:	4630      	mov	r0, r6
 8014ac6:	f7fe fe6e 	bl	80137a6 <strncmp>
 8014aca:	9b03      	ldr	r3, [sp, #12]
 8014acc:	2800      	cmp	r0, #0
 8014ace:	d1e1      	bne.n	8014a94 <__gethex+0x1d8>
 8014ad0:	e7a2      	b.n	8014a18 <__gethex+0x15c>
 8014ad2:	1ea9      	subs	r1, r5, #2
 8014ad4:	4620      	mov	r0, r4
 8014ad6:	f000 ff14 	bl	8015902 <__any_on>
 8014ada:	2800      	cmp	r0, #0
 8014adc:	d0c2      	beq.n	8014a64 <__gethex+0x1a8>
 8014ade:	f04f 0903 	mov.w	r9, #3
 8014ae2:	e7c1      	b.n	8014a68 <__gethex+0x1ac>
 8014ae4:	da09      	bge.n	8014afa <__gethex+0x23e>
 8014ae6:	1b75      	subs	r5, r6, r5
 8014ae8:	4621      	mov	r1, r4
 8014aea:	9801      	ldr	r0, [sp, #4]
 8014aec:	462a      	mov	r2, r5
 8014aee:	f000 fccf 	bl	8015490 <__lshift>
 8014af2:	1b7f      	subs	r7, r7, r5
 8014af4:	4604      	mov	r4, r0
 8014af6:	f100 0a14 	add.w	sl, r0, #20
 8014afa:	f04f 0900 	mov.w	r9, #0
 8014afe:	e7b8      	b.n	8014a72 <__gethex+0x1b6>
 8014b00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014b04:	42bd      	cmp	r5, r7
 8014b06:	dd6f      	ble.n	8014be8 <__gethex+0x32c>
 8014b08:	1bed      	subs	r5, r5, r7
 8014b0a:	42ae      	cmp	r6, r5
 8014b0c:	dc34      	bgt.n	8014b78 <__gethex+0x2bc>
 8014b0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014b12:	2b02      	cmp	r3, #2
 8014b14:	d022      	beq.n	8014b5c <__gethex+0x2a0>
 8014b16:	2b03      	cmp	r3, #3
 8014b18:	d024      	beq.n	8014b64 <__gethex+0x2a8>
 8014b1a:	2b01      	cmp	r3, #1
 8014b1c:	d115      	bne.n	8014b4a <__gethex+0x28e>
 8014b1e:	42ae      	cmp	r6, r5
 8014b20:	d113      	bne.n	8014b4a <__gethex+0x28e>
 8014b22:	2e01      	cmp	r6, #1
 8014b24:	d10b      	bne.n	8014b3e <__gethex+0x282>
 8014b26:	9a02      	ldr	r2, [sp, #8]
 8014b28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014b2c:	6013      	str	r3, [r2, #0]
 8014b2e:	2301      	movs	r3, #1
 8014b30:	6123      	str	r3, [r4, #16]
 8014b32:	f8ca 3000 	str.w	r3, [sl]
 8014b36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b38:	2562      	movs	r5, #98	@ 0x62
 8014b3a:	601c      	str	r4, [r3, #0]
 8014b3c:	e73a      	b.n	80149b4 <__gethex+0xf8>
 8014b3e:	1e71      	subs	r1, r6, #1
 8014b40:	4620      	mov	r0, r4
 8014b42:	f000 fede 	bl	8015902 <__any_on>
 8014b46:	2800      	cmp	r0, #0
 8014b48:	d1ed      	bne.n	8014b26 <__gethex+0x26a>
 8014b4a:	9801      	ldr	r0, [sp, #4]
 8014b4c:	4621      	mov	r1, r4
 8014b4e:	f000 fa8f 	bl	8015070 <_Bfree>
 8014b52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b54:	2300      	movs	r3, #0
 8014b56:	6013      	str	r3, [r2, #0]
 8014b58:	2550      	movs	r5, #80	@ 0x50
 8014b5a:	e72b      	b.n	80149b4 <__gethex+0xf8>
 8014b5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d1f3      	bne.n	8014b4a <__gethex+0x28e>
 8014b62:	e7e0      	b.n	8014b26 <__gethex+0x26a>
 8014b64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d1dd      	bne.n	8014b26 <__gethex+0x26a>
 8014b6a:	e7ee      	b.n	8014b4a <__gethex+0x28e>
 8014b6c:	08016610 	.word	0x08016610
 8014b70:	08016760 	.word	0x08016760
 8014b74:	08016771 	.word	0x08016771
 8014b78:	1e6f      	subs	r7, r5, #1
 8014b7a:	f1b9 0f00 	cmp.w	r9, #0
 8014b7e:	d130      	bne.n	8014be2 <__gethex+0x326>
 8014b80:	b127      	cbz	r7, 8014b8c <__gethex+0x2d0>
 8014b82:	4639      	mov	r1, r7
 8014b84:	4620      	mov	r0, r4
 8014b86:	f000 febc 	bl	8015902 <__any_on>
 8014b8a:	4681      	mov	r9, r0
 8014b8c:	117a      	asrs	r2, r7, #5
 8014b8e:	2301      	movs	r3, #1
 8014b90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014b94:	f007 071f 	and.w	r7, r7, #31
 8014b98:	40bb      	lsls	r3, r7
 8014b9a:	4213      	tst	r3, r2
 8014b9c:	4629      	mov	r1, r5
 8014b9e:	4620      	mov	r0, r4
 8014ba0:	bf18      	it	ne
 8014ba2:	f049 0902 	orrne.w	r9, r9, #2
 8014ba6:	f7ff fe21 	bl	80147ec <rshift>
 8014baa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014bae:	1b76      	subs	r6, r6, r5
 8014bb0:	2502      	movs	r5, #2
 8014bb2:	f1b9 0f00 	cmp.w	r9, #0
 8014bb6:	d047      	beq.n	8014c48 <__gethex+0x38c>
 8014bb8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014bbc:	2b02      	cmp	r3, #2
 8014bbe:	d015      	beq.n	8014bec <__gethex+0x330>
 8014bc0:	2b03      	cmp	r3, #3
 8014bc2:	d017      	beq.n	8014bf4 <__gethex+0x338>
 8014bc4:	2b01      	cmp	r3, #1
 8014bc6:	d109      	bne.n	8014bdc <__gethex+0x320>
 8014bc8:	f019 0f02 	tst.w	r9, #2
 8014bcc:	d006      	beq.n	8014bdc <__gethex+0x320>
 8014bce:	f8da 3000 	ldr.w	r3, [sl]
 8014bd2:	ea49 0903 	orr.w	r9, r9, r3
 8014bd6:	f019 0f01 	tst.w	r9, #1
 8014bda:	d10e      	bne.n	8014bfa <__gethex+0x33e>
 8014bdc:	f045 0510 	orr.w	r5, r5, #16
 8014be0:	e032      	b.n	8014c48 <__gethex+0x38c>
 8014be2:	f04f 0901 	mov.w	r9, #1
 8014be6:	e7d1      	b.n	8014b8c <__gethex+0x2d0>
 8014be8:	2501      	movs	r5, #1
 8014bea:	e7e2      	b.n	8014bb2 <__gethex+0x2f6>
 8014bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bee:	f1c3 0301 	rsb	r3, r3, #1
 8014bf2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014bf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d0f0      	beq.n	8014bdc <__gethex+0x320>
 8014bfa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014bfe:	f104 0314 	add.w	r3, r4, #20
 8014c02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014c06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014c0a:	f04f 0c00 	mov.w	ip, #0
 8014c0e:	4618      	mov	r0, r3
 8014c10:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c14:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014c18:	d01b      	beq.n	8014c52 <__gethex+0x396>
 8014c1a:	3201      	adds	r2, #1
 8014c1c:	6002      	str	r2, [r0, #0]
 8014c1e:	2d02      	cmp	r5, #2
 8014c20:	f104 0314 	add.w	r3, r4, #20
 8014c24:	d13c      	bne.n	8014ca0 <__gethex+0x3e4>
 8014c26:	f8d8 2000 	ldr.w	r2, [r8]
 8014c2a:	3a01      	subs	r2, #1
 8014c2c:	42b2      	cmp	r2, r6
 8014c2e:	d109      	bne.n	8014c44 <__gethex+0x388>
 8014c30:	1171      	asrs	r1, r6, #5
 8014c32:	2201      	movs	r2, #1
 8014c34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014c38:	f006 061f 	and.w	r6, r6, #31
 8014c3c:	fa02 f606 	lsl.w	r6, r2, r6
 8014c40:	421e      	tst	r6, r3
 8014c42:	d13a      	bne.n	8014cba <__gethex+0x3fe>
 8014c44:	f045 0520 	orr.w	r5, r5, #32
 8014c48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c4a:	601c      	str	r4, [r3, #0]
 8014c4c:	9b02      	ldr	r3, [sp, #8]
 8014c4e:	601f      	str	r7, [r3, #0]
 8014c50:	e6b0      	b.n	80149b4 <__gethex+0xf8>
 8014c52:	4299      	cmp	r1, r3
 8014c54:	f843 cc04 	str.w	ip, [r3, #-4]
 8014c58:	d8d9      	bhi.n	8014c0e <__gethex+0x352>
 8014c5a:	68a3      	ldr	r3, [r4, #8]
 8014c5c:	459b      	cmp	fp, r3
 8014c5e:	db17      	blt.n	8014c90 <__gethex+0x3d4>
 8014c60:	6861      	ldr	r1, [r4, #4]
 8014c62:	9801      	ldr	r0, [sp, #4]
 8014c64:	3101      	adds	r1, #1
 8014c66:	f000 f9c3 	bl	8014ff0 <_Balloc>
 8014c6a:	4681      	mov	r9, r0
 8014c6c:	b918      	cbnz	r0, 8014c76 <__gethex+0x3ba>
 8014c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8014cd8 <__gethex+0x41c>)
 8014c70:	4602      	mov	r2, r0
 8014c72:	2184      	movs	r1, #132	@ 0x84
 8014c74:	e6c5      	b.n	8014a02 <__gethex+0x146>
 8014c76:	6922      	ldr	r2, [r4, #16]
 8014c78:	3202      	adds	r2, #2
 8014c7a:	f104 010c 	add.w	r1, r4, #12
 8014c7e:	0092      	lsls	r2, r2, #2
 8014c80:	300c      	adds	r0, #12
 8014c82:	f7fe fed4 	bl	8013a2e <memcpy>
 8014c86:	4621      	mov	r1, r4
 8014c88:	9801      	ldr	r0, [sp, #4]
 8014c8a:	f000 f9f1 	bl	8015070 <_Bfree>
 8014c8e:	464c      	mov	r4, r9
 8014c90:	6923      	ldr	r3, [r4, #16]
 8014c92:	1c5a      	adds	r2, r3, #1
 8014c94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014c98:	6122      	str	r2, [r4, #16]
 8014c9a:	2201      	movs	r2, #1
 8014c9c:	615a      	str	r2, [r3, #20]
 8014c9e:	e7be      	b.n	8014c1e <__gethex+0x362>
 8014ca0:	6922      	ldr	r2, [r4, #16]
 8014ca2:	455a      	cmp	r2, fp
 8014ca4:	dd0b      	ble.n	8014cbe <__gethex+0x402>
 8014ca6:	2101      	movs	r1, #1
 8014ca8:	4620      	mov	r0, r4
 8014caa:	f7ff fd9f 	bl	80147ec <rshift>
 8014cae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014cb2:	3701      	adds	r7, #1
 8014cb4:	42bb      	cmp	r3, r7
 8014cb6:	f6ff aee0 	blt.w	8014a7a <__gethex+0x1be>
 8014cba:	2501      	movs	r5, #1
 8014cbc:	e7c2      	b.n	8014c44 <__gethex+0x388>
 8014cbe:	f016 061f 	ands.w	r6, r6, #31
 8014cc2:	d0fa      	beq.n	8014cba <__gethex+0x3fe>
 8014cc4:	4453      	add	r3, sl
 8014cc6:	f1c6 0620 	rsb	r6, r6, #32
 8014cca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014cce:	f000 fa81 	bl	80151d4 <__hi0bits>
 8014cd2:	42b0      	cmp	r0, r6
 8014cd4:	dbe7      	blt.n	8014ca6 <__gethex+0x3ea>
 8014cd6:	e7f0      	b.n	8014cba <__gethex+0x3fe>
 8014cd8:	08016760 	.word	0x08016760

08014cdc <L_shift>:
 8014cdc:	f1c2 0208 	rsb	r2, r2, #8
 8014ce0:	0092      	lsls	r2, r2, #2
 8014ce2:	b570      	push	{r4, r5, r6, lr}
 8014ce4:	f1c2 0620 	rsb	r6, r2, #32
 8014ce8:	6843      	ldr	r3, [r0, #4]
 8014cea:	6804      	ldr	r4, [r0, #0]
 8014cec:	fa03 f506 	lsl.w	r5, r3, r6
 8014cf0:	432c      	orrs	r4, r5
 8014cf2:	40d3      	lsrs	r3, r2
 8014cf4:	6004      	str	r4, [r0, #0]
 8014cf6:	f840 3f04 	str.w	r3, [r0, #4]!
 8014cfa:	4288      	cmp	r0, r1
 8014cfc:	d3f4      	bcc.n	8014ce8 <L_shift+0xc>
 8014cfe:	bd70      	pop	{r4, r5, r6, pc}

08014d00 <__match>:
 8014d00:	b530      	push	{r4, r5, lr}
 8014d02:	6803      	ldr	r3, [r0, #0]
 8014d04:	3301      	adds	r3, #1
 8014d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014d0a:	b914      	cbnz	r4, 8014d12 <__match+0x12>
 8014d0c:	6003      	str	r3, [r0, #0]
 8014d0e:	2001      	movs	r0, #1
 8014d10:	bd30      	pop	{r4, r5, pc}
 8014d12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014d1a:	2d19      	cmp	r5, #25
 8014d1c:	bf98      	it	ls
 8014d1e:	3220      	addls	r2, #32
 8014d20:	42a2      	cmp	r2, r4
 8014d22:	d0f0      	beq.n	8014d06 <__match+0x6>
 8014d24:	2000      	movs	r0, #0
 8014d26:	e7f3      	b.n	8014d10 <__match+0x10>

08014d28 <__hexnan>:
 8014d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d2c:	680b      	ldr	r3, [r1, #0]
 8014d2e:	6801      	ldr	r1, [r0, #0]
 8014d30:	115e      	asrs	r6, r3, #5
 8014d32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014d36:	f013 031f 	ands.w	r3, r3, #31
 8014d3a:	b087      	sub	sp, #28
 8014d3c:	bf18      	it	ne
 8014d3e:	3604      	addne	r6, #4
 8014d40:	2500      	movs	r5, #0
 8014d42:	1f37      	subs	r7, r6, #4
 8014d44:	4682      	mov	sl, r0
 8014d46:	4690      	mov	r8, r2
 8014d48:	9301      	str	r3, [sp, #4]
 8014d4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8014d4e:	46b9      	mov	r9, r7
 8014d50:	463c      	mov	r4, r7
 8014d52:	9502      	str	r5, [sp, #8]
 8014d54:	46ab      	mov	fp, r5
 8014d56:	784a      	ldrb	r2, [r1, #1]
 8014d58:	1c4b      	adds	r3, r1, #1
 8014d5a:	9303      	str	r3, [sp, #12]
 8014d5c:	b342      	cbz	r2, 8014db0 <__hexnan+0x88>
 8014d5e:	4610      	mov	r0, r2
 8014d60:	9105      	str	r1, [sp, #20]
 8014d62:	9204      	str	r2, [sp, #16]
 8014d64:	f7ff fd94 	bl	8014890 <__hexdig_fun>
 8014d68:	2800      	cmp	r0, #0
 8014d6a:	d151      	bne.n	8014e10 <__hexnan+0xe8>
 8014d6c:	9a04      	ldr	r2, [sp, #16]
 8014d6e:	9905      	ldr	r1, [sp, #20]
 8014d70:	2a20      	cmp	r2, #32
 8014d72:	d818      	bhi.n	8014da6 <__hexnan+0x7e>
 8014d74:	9b02      	ldr	r3, [sp, #8]
 8014d76:	459b      	cmp	fp, r3
 8014d78:	dd13      	ble.n	8014da2 <__hexnan+0x7a>
 8014d7a:	454c      	cmp	r4, r9
 8014d7c:	d206      	bcs.n	8014d8c <__hexnan+0x64>
 8014d7e:	2d07      	cmp	r5, #7
 8014d80:	dc04      	bgt.n	8014d8c <__hexnan+0x64>
 8014d82:	462a      	mov	r2, r5
 8014d84:	4649      	mov	r1, r9
 8014d86:	4620      	mov	r0, r4
 8014d88:	f7ff ffa8 	bl	8014cdc <L_shift>
 8014d8c:	4544      	cmp	r4, r8
 8014d8e:	d952      	bls.n	8014e36 <__hexnan+0x10e>
 8014d90:	2300      	movs	r3, #0
 8014d92:	f1a4 0904 	sub.w	r9, r4, #4
 8014d96:	f844 3c04 	str.w	r3, [r4, #-4]
 8014d9a:	f8cd b008 	str.w	fp, [sp, #8]
 8014d9e:	464c      	mov	r4, r9
 8014da0:	461d      	mov	r5, r3
 8014da2:	9903      	ldr	r1, [sp, #12]
 8014da4:	e7d7      	b.n	8014d56 <__hexnan+0x2e>
 8014da6:	2a29      	cmp	r2, #41	@ 0x29
 8014da8:	d157      	bne.n	8014e5a <__hexnan+0x132>
 8014daa:	3102      	adds	r1, #2
 8014dac:	f8ca 1000 	str.w	r1, [sl]
 8014db0:	f1bb 0f00 	cmp.w	fp, #0
 8014db4:	d051      	beq.n	8014e5a <__hexnan+0x132>
 8014db6:	454c      	cmp	r4, r9
 8014db8:	d206      	bcs.n	8014dc8 <__hexnan+0xa0>
 8014dba:	2d07      	cmp	r5, #7
 8014dbc:	dc04      	bgt.n	8014dc8 <__hexnan+0xa0>
 8014dbe:	462a      	mov	r2, r5
 8014dc0:	4649      	mov	r1, r9
 8014dc2:	4620      	mov	r0, r4
 8014dc4:	f7ff ff8a 	bl	8014cdc <L_shift>
 8014dc8:	4544      	cmp	r4, r8
 8014dca:	d936      	bls.n	8014e3a <__hexnan+0x112>
 8014dcc:	f1a8 0204 	sub.w	r2, r8, #4
 8014dd0:	4623      	mov	r3, r4
 8014dd2:	f853 1b04 	ldr.w	r1, [r3], #4
 8014dd6:	f842 1f04 	str.w	r1, [r2, #4]!
 8014dda:	429f      	cmp	r7, r3
 8014ddc:	d2f9      	bcs.n	8014dd2 <__hexnan+0xaa>
 8014dde:	1b3b      	subs	r3, r7, r4
 8014de0:	f023 0303 	bic.w	r3, r3, #3
 8014de4:	3304      	adds	r3, #4
 8014de6:	3401      	adds	r4, #1
 8014de8:	3e03      	subs	r6, #3
 8014dea:	42b4      	cmp	r4, r6
 8014dec:	bf88      	it	hi
 8014dee:	2304      	movhi	r3, #4
 8014df0:	4443      	add	r3, r8
 8014df2:	2200      	movs	r2, #0
 8014df4:	f843 2b04 	str.w	r2, [r3], #4
 8014df8:	429f      	cmp	r7, r3
 8014dfa:	d2fb      	bcs.n	8014df4 <__hexnan+0xcc>
 8014dfc:	683b      	ldr	r3, [r7, #0]
 8014dfe:	b91b      	cbnz	r3, 8014e08 <__hexnan+0xe0>
 8014e00:	4547      	cmp	r7, r8
 8014e02:	d128      	bne.n	8014e56 <__hexnan+0x12e>
 8014e04:	2301      	movs	r3, #1
 8014e06:	603b      	str	r3, [r7, #0]
 8014e08:	2005      	movs	r0, #5
 8014e0a:	b007      	add	sp, #28
 8014e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e10:	3501      	adds	r5, #1
 8014e12:	2d08      	cmp	r5, #8
 8014e14:	f10b 0b01 	add.w	fp, fp, #1
 8014e18:	dd06      	ble.n	8014e28 <__hexnan+0x100>
 8014e1a:	4544      	cmp	r4, r8
 8014e1c:	d9c1      	bls.n	8014da2 <__hexnan+0x7a>
 8014e1e:	2300      	movs	r3, #0
 8014e20:	f844 3c04 	str.w	r3, [r4, #-4]
 8014e24:	2501      	movs	r5, #1
 8014e26:	3c04      	subs	r4, #4
 8014e28:	6822      	ldr	r2, [r4, #0]
 8014e2a:	f000 000f 	and.w	r0, r0, #15
 8014e2e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014e32:	6020      	str	r0, [r4, #0]
 8014e34:	e7b5      	b.n	8014da2 <__hexnan+0x7a>
 8014e36:	2508      	movs	r5, #8
 8014e38:	e7b3      	b.n	8014da2 <__hexnan+0x7a>
 8014e3a:	9b01      	ldr	r3, [sp, #4]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d0dd      	beq.n	8014dfc <__hexnan+0xd4>
 8014e40:	f1c3 0320 	rsb	r3, r3, #32
 8014e44:	f04f 32ff 	mov.w	r2, #4294967295
 8014e48:	40da      	lsrs	r2, r3
 8014e4a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8014e4e:	4013      	ands	r3, r2
 8014e50:	f846 3c04 	str.w	r3, [r6, #-4]
 8014e54:	e7d2      	b.n	8014dfc <__hexnan+0xd4>
 8014e56:	3f04      	subs	r7, #4
 8014e58:	e7d0      	b.n	8014dfc <__hexnan+0xd4>
 8014e5a:	2004      	movs	r0, #4
 8014e5c:	e7d5      	b.n	8014e0a <__hexnan+0xe2>
	...

08014e60 <malloc>:
 8014e60:	4b02      	ldr	r3, [pc, #8]	@ (8014e6c <malloc+0xc>)
 8014e62:	4601      	mov	r1, r0
 8014e64:	6818      	ldr	r0, [r3, #0]
 8014e66:	f000 b825 	b.w	8014eb4 <_malloc_r>
 8014e6a:	bf00      	nop
 8014e6c:	2000018c 	.word	0x2000018c

08014e70 <sbrk_aligned>:
 8014e70:	b570      	push	{r4, r5, r6, lr}
 8014e72:	4e0f      	ldr	r6, [pc, #60]	@ (8014eb0 <sbrk_aligned+0x40>)
 8014e74:	460c      	mov	r4, r1
 8014e76:	6831      	ldr	r1, [r6, #0]
 8014e78:	4605      	mov	r5, r0
 8014e7a:	b911      	cbnz	r1, 8014e82 <sbrk_aligned+0x12>
 8014e7c:	f001 f964 	bl	8016148 <_sbrk_r>
 8014e80:	6030      	str	r0, [r6, #0]
 8014e82:	4621      	mov	r1, r4
 8014e84:	4628      	mov	r0, r5
 8014e86:	f001 f95f 	bl	8016148 <_sbrk_r>
 8014e8a:	1c43      	adds	r3, r0, #1
 8014e8c:	d103      	bne.n	8014e96 <sbrk_aligned+0x26>
 8014e8e:	f04f 34ff 	mov.w	r4, #4294967295
 8014e92:	4620      	mov	r0, r4
 8014e94:	bd70      	pop	{r4, r5, r6, pc}
 8014e96:	1cc4      	adds	r4, r0, #3
 8014e98:	f024 0403 	bic.w	r4, r4, #3
 8014e9c:	42a0      	cmp	r0, r4
 8014e9e:	d0f8      	beq.n	8014e92 <sbrk_aligned+0x22>
 8014ea0:	1a21      	subs	r1, r4, r0
 8014ea2:	4628      	mov	r0, r5
 8014ea4:	f001 f950 	bl	8016148 <_sbrk_r>
 8014ea8:	3001      	adds	r0, #1
 8014eaa:	d1f2      	bne.n	8014e92 <sbrk_aligned+0x22>
 8014eac:	e7ef      	b.n	8014e8e <sbrk_aligned+0x1e>
 8014eae:	bf00      	nop
 8014eb0:	2000b4e4 	.word	0x2000b4e4

08014eb4 <_malloc_r>:
 8014eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014eb8:	1ccd      	adds	r5, r1, #3
 8014eba:	f025 0503 	bic.w	r5, r5, #3
 8014ebe:	3508      	adds	r5, #8
 8014ec0:	2d0c      	cmp	r5, #12
 8014ec2:	bf38      	it	cc
 8014ec4:	250c      	movcc	r5, #12
 8014ec6:	2d00      	cmp	r5, #0
 8014ec8:	4606      	mov	r6, r0
 8014eca:	db01      	blt.n	8014ed0 <_malloc_r+0x1c>
 8014ecc:	42a9      	cmp	r1, r5
 8014ece:	d904      	bls.n	8014eda <_malloc_r+0x26>
 8014ed0:	230c      	movs	r3, #12
 8014ed2:	6033      	str	r3, [r6, #0]
 8014ed4:	2000      	movs	r0, #0
 8014ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014eda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014fb0 <_malloc_r+0xfc>
 8014ede:	f000 f87b 	bl	8014fd8 <__malloc_lock>
 8014ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8014ee6:	461c      	mov	r4, r3
 8014ee8:	bb44      	cbnz	r4, 8014f3c <_malloc_r+0x88>
 8014eea:	4629      	mov	r1, r5
 8014eec:	4630      	mov	r0, r6
 8014eee:	f7ff ffbf 	bl	8014e70 <sbrk_aligned>
 8014ef2:	1c43      	adds	r3, r0, #1
 8014ef4:	4604      	mov	r4, r0
 8014ef6:	d158      	bne.n	8014faa <_malloc_r+0xf6>
 8014ef8:	f8d8 4000 	ldr.w	r4, [r8]
 8014efc:	4627      	mov	r7, r4
 8014efe:	2f00      	cmp	r7, #0
 8014f00:	d143      	bne.n	8014f8a <_malloc_r+0xd6>
 8014f02:	2c00      	cmp	r4, #0
 8014f04:	d04b      	beq.n	8014f9e <_malloc_r+0xea>
 8014f06:	6823      	ldr	r3, [r4, #0]
 8014f08:	4639      	mov	r1, r7
 8014f0a:	4630      	mov	r0, r6
 8014f0c:	eb04 0903 	add.w	r9, r4, r3
 8014f10:	f001 f91a 	bl	8016148 <_sbrk_r>
 8014f14:	4581      	cmp	r9, r0
 8014f16:	d142      	bne.n	8014f9e <_malloc_r+0xea>
 8014f18:	6821      	ldr	r1, [r4, #0]
 8014f1a:	1a6d      	subs	r5, r5, r1
 8014f1c:	4629      	mov	r1, r5
 8014f1e:	4630      	mov	r0, r6
 8014f20:	f7ff ffa6 	bl	8014e70 <sbrk_aligned>
 8014f24:	3001      	adds	r0, #1
 8014f26:	d03a      	beq.n	8014f9e <_malloc_r+0xea>
 8014f28:	6823      	ldr	r3, [r4, #0]
 8014f2a:	442b      	add	r3, r5
 8014f2c:	6023      	str	r3, [r4, #0]
 8014f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8014f32:	685a      	ldr	r2, [r3, #4]
 8014f34:	bb62      	cbnz	r2, 8014f90 <_malloc_r+0xdc>
 8014f36:	f8c8 7000 	str.w	r7, [r8]
 8014f3a:	e00f      	b.n	8014f5c <_malloc_r+0xa8>
 8014f3c:	6822      	ldr	r2, [r4, #0]
 8014f3e:	1b52      	subs	r2, r2, r5
 8014f40:	d420      	bmi.n	8014f84 <_malloc_r+0xd0>
 8014f42:	2a0b      	cmp	r2, #11
 8014f44:	d917      	bls.n	8014f76 <_malloc_r+0xc2>
 8014f46:	1961      	adds	r1, r4, r5
 8014f48:	42a3      	cmp	r3, r4
 8014f4a:	6025      	str	r5, [r4, #0]
 8014f4c:	bf18      	it	ne
 8014f4e:	6059      	strne	r1, [r3, #4]
 8014f50:	6863      	ldr	r3, [r4, #4]
 8014f52:	bf08      	it	eq
 8014f54:	f8c8 1000 	streq.w	r1, [r8]
 8014f58:	5162      	str	r2, [r4, r5]
 8014f5a:	604b      	str	r3, [r1, #4]
 8014f5c:	4630      	mov	r0, r6
 8014f5e:	f000 f841 	bl	8014fe4 <__malloc_unlock>
 8014f62:	f104 000b 	add.w	r0, r4, #11
 8014f66:	1d23      	adds	r3, r4, #4
 8014f68:	f020 0007 	bic.w	r0, r0, #7
 8014f6c:	1ac2      	subs	r2, r0, r3
 8014f6e:	bf1c      	itt	ne
 8014f70:	1a1b      	subne	r3, r3, r0
 8014f72:	50a3      	strne	r3, [r4, r2]
 8014f74:	e7af      	b.n	8014ed6 <_malloc_r+0x22>
 8014f76:	6862      	ldr	r2, [r4, #4]
 8014f78:	42a3      	cmp	r3, r4
 8014f7a:	bf0c      	ite	eq
 8014f7c:	f8c8 2000 	streq.w	r2, [r8]
 8014f80:	605a      	strne	r2, [r3, #4]
 8014f82:	e7eb      	b.n	8014f5c <_malloc_r+0xa8>
 8014f84:	4623      	mov	r3, r4
 8014f86:	6864      	ldr	r4, [r4, #4]
 8014f88:	e7ae      	b.n	8014ee8 <_malloc_r+0x34>
 8014f8a:	463c      	mov	r4, r7
 8014f8c:	687f      	ldr	r7, [r7, #4]
 8014f8e:	e7b6      	b.n	8014efe <_malloc_r+0x4a>
 8014f90:	461a      	mov	r2, r3
 8014f92:	685b      	ldr	r3, [r3, #4]
 8014f94:	42a3      	cmp	r3, r4
 8014f96:	d1fb      	bne.n	8014f90 <_malloc_r+0xdc>
 8014f98:	2300      	movs	r3, #0
 8014f9a:	6053      	str	r3, [r2, #4]
 8014f9c:	e7de      	b.n	8014f5c <_malloc_r+0xa8>
 8014f9e:	230c      	movs	r3, #12
 8014fa0:	6033      	str	r3, [r6, #0]
 8014fa2:	4630      	mov	r0, r6
 8014fa4:	f000 f81e 	bl	8014fe4 <__malloc_unlock>
 8014fa8:	e794      	b.n	8014ed4 <_malloc_r+0x20>
 8014faa:	6005      	str	r5, [r0, #0]
 8014fac:	e7d6      	b.n	8014f5c <_malloc_r+0xa8>
 8014fae:	bf00      	nop
 8014fb0:	2000b4e8 	.word	0x2000b4e8

08014fb4 <__ascii_mbtowc>:
 8014fb4:	b082      	sub	sp, #8
 8014fb6:	b901      	cbnz	r1, 8014fba <__ascii_mbtowc+0x6>
 8014fb8:	a901      	add	r1, sp, #4
 8014fba:	b142      	cbz	r2, 8014fce <__ascii_mbtowc+0x1a>
 8014fbc:	b14b      	cbz	r3, 8014fd2 <__ascii_mbtowc+0x1e>
 8014fbe:	7813      	ldrb	r3, [r2, #0]
 8014fc0:	600b      	str	r3, [r1, #0]
 8014fc2:	7812      	ldrb	r2, [r2, #0]
 8014fc4:	1e10      	subs	r0, r2, #0
 8014fc6:	bf18      	it	ne
 8014fc8:	2001      	movne	r0, #1
 8014fca:	b002      	add	sp, #8
 8014fcc:	4770      	bx	lr
 8014fce:	4610      	mov	r0, r2
 8014fd0:	e7fb      	b.n	8014fca <__ascii_mbtowc+0x16>
 8014fd2:	f06f 0001 	mvn.w	r0, #1
 8014fd6:	e7f8      	b.n	8014fca <__ascii_mbtowc+0x16>

08014fd8 <__malloc_lock>:
 8014fd8:	4801      	ldr	r0, [pc, #4]	@ (8014fe0 <__malloc_lock+0x8>)
 8014fda:	f7fe bd26 	b.w	8013a2a <__retarget_lock_acquire_recursive>
 8014fde:	bf00      	nop
 8014fe0:	2000b4e0 	.word	0x2000b4e0

08014fe4 <__malloc_unlock>:
 8014fe4:	4801      	ldr	r0, [pc, #4]	@ (8014fec <__malloc_unlock+0x8>)
 8014fe6:	f7fe bd21 	b.w	8013a2c <__retarget_lock_release_recursive>
 8014fea:	bf00      	nop
 8014fec:	2000b4e0 	.word	0x2000b4e0

08014ff0 <_Balloc>:
 8014ff0:	b570      	push	{r4, r5, r6, lr}
 8014ff2:	69c6      	ldr	r6, [r0, #28]
 8014ff4:	4604      	mov	r4, r0
 8014ff6:	460d      	mov	r5, r1
 8014ff8:	b976      	cbnz	r6, 8015018 <_Balloc+0x28>
 8014ffa:	2010      	movs	r0, #16
 8014ffc:	f7ff ff30 	bl	8014e60 <malloc>
 8015000:	4602      	mov	r2, r0
 8015002:	61e0      	str	r0, [r4, #28]
 8015004:	b920      	cbnz	r0, 8015010 <_Balloc+0x20>
 8015006:	4b18      	ldr	r3, [pc, #96]	@ (8015068 <_Balloc+0x78>)
 8015008:	4818      	ldr	r0, [pc, #96]	@ (801506c <_Balloc+0x7c>)
 801500a:	216b      	movs	r1, #107	@ 0x6b
 801500c:	f7fe fd2e 	bl	8013a6c <__assert_func>
 8015010:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015014:	6006      	str	r6, [r0, #0]
 8015016:	60c6      	str	r6, [r0, #12]
 8015018:	69e6      	ldr	r6, [r4, #28]
 801501a:	68f3      	ldr	r3, [r6, #12]
 801501c:	b183      	cbz	r3, 8015040 <_Balloc+0x50>
 801501e:	69e3      	ldr	r3, [r4, #28]
 8015020:	68db      	ldr	r3, [r3, #12]
 8015022:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015026:	b9b8      	cbnz	r0, 8015058 <_Balloc+0x68>
 8015028:	2101      	movs	r1, #1
 801502a:	fa01 f605 	lsl.w	r6, r1, r5
 801502e:	1d72      	adds	r2, r6, #5
 8015030:	0092      	lsls	r2, r2, #2
 8015032:	4620      	mov	r0, r4
 8015034:	f001 f89f 	bl	8016176 <_calloc_r>
 8015038:	b160      	cbz	r0, 8015054 <_Balloc+0x64>
 801503a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801503e:	e00e      	b.n	801505e <_Balloc+0x6e>
 8015040:	2221      	movs	r2, #33	@ 0x21
 8015042:	2104      	movs	r1, #4
 8015044:	4620      	mov	r0, r4
 8015046:	f001 f896 	bl	8016176 <_calloc_r>
 801504a:	69e3      	ldr	r3, [r4, #28]
 801504c:	60f0      	str	r0, [r6, #12]
 801504e:	68db      	ldr	r3, [r3, #12]
 8015050:	2b00      	cmp	r3, #0
 8015052:	d1e4      	bne.n	801501e <_Balloc+0x2e>
 8015054:	2000      	movs	r0, #0
 8015056:	bd70      	pop	{r4, r5, r6, pc}
 8015058:	6802      	ldr	r2, [r0, #0]
 801505a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801505e:	2300      	movs	r3, #0
 8015060:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015064:	e7f7      	b.n	8015056 <_Balloc+0x66>
 8015066:	bf00      	nop
 8015068:	08016646 	.word	0x08016646
 801506c:	080167d1 	.word	0x080167d1

08015070 <_Bfree>:
 8015070:	b570      	push	{r4, r5, r6, lr}
 8015072:	69c6      	ldr	r6, [r0, #28]
 8015074:	4605      	mov	r5, r0
 8015076:	460c      	mov	r4, r1
 8015078:	b976      	cbnz	r6, 8015098 <_Bfree+0x28>
 801507a:	2010      	movs	r0, #16
 801507c:	f7ff fef0 	bl	8014e60 <malloc>
 8015080:	4602      	mov	r2, r0
 8015082:	61e8      	str	r0, [r5, #28]
 8015084:	b920      	cbnz	r0, 8015090 <_Bfree+0x20>
 8015086:	4b09      	ldr	r3, [pc, #36]	@ (80150ac <_Bfree+0x3c>)
 8015088:	4809      	ldr	r0, [pc, #36]	@ (80150b0 <_Bfree+0x40>)
 801508a:	218f      	movs	r1, #143	@ 0x8f
 801508c:	f7fe fcee 	bl	8013a6c <__assert_func>
 8015090:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015094:	6006      	str	r6, [r0, #0]
 8015096:	60c6      	str	r6, [r0, #12]
 8015098:	b13c      	cbz	r4, 80150aa <_Bfree+0x3a>
 801509a:	69eb      	ldr	r3, [r5, #28]
 801509c:	6862      	ldr	r2, [r4, #4]
 801509e:	68db      	ldr	r3, [r3, #12]
 80150a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80150a4:	6021      	str	r1, [r4, #0]
 80150a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80150aa:	bd70      	pop	{r4, r5, r6, pc}
 80150ac:	08016646 	.word	0x08016646
 80150b0:	080167d1 	.word	0x080167d1

080150b4 <__multadd>:
 80150b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150b8:	690d      	ldr	r5, [r1, #16]
 80150ba:	4607      	mov	r7, r0
 80150bc:	460c      	mov	r4, r1
 80150be:	461e      	mov	r6, r3
 80150c0:	f101 0c14 	add.w	ip, r1, #20
 80150c4:	2000      	movs	r0, #0
 80150c6:	f8dc 3000 	ldr.w	r3, [ip]
 80150ca:	b299      	uxth	r1, r3
 80150cc:	fb02 6101 	mla	r1, r2, r1, r6
 80150d0:	0c1e      	lsrs	r6, r3, #16
 80150d2:	0c0b      	lsrs	r3, r1, #16
 80150d4:	fb02 3306 	mla	r3, r2, r6, r3
 80150d8:	b289      	uxth	r1, r1
 80150da:	3001      	adds	r0, #1
 80150dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80150e0:	4285      	cmp	r5, r0
 80150e2:	f84c 1b04 	str.w	r1, [ip], #4
 80150e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80150ea:	dcec      	bgt.n	80150c6 <__multadd+0x12>
 80150ec:	b30e      	cbz	r6, 8015132 <__multadd+0x7e>
 80150ee:	68a3      	ldr	r3, [r4, #8]
 80150f0:	42ab      	cmp	r3, r5
 80150f2:	dc19      	bgt.n	8015128 <__multadd+0x74>
 80150f4:	6861      	ldr	r1, [r4, #4]
 80150f6:	4638      	mov	r0, r7
 80150f8:	3101      	adds	r1, #1
 80150fa:	f7ff ff79 	bl	8014ff0 <_Balloc>
 80150fe:	4680      	mov	r8, r0
 8015100:	b928      	cbnz	r0, 801510e <__multadd+0x5a>
 8015102:	4602      	mov	r2, r0
 8015104:	4b0c      	ldr	r3, [pc, #48]	@ (8015138 <__multadd+0x84>)
 8015106:	480d      	ldr	r0, [pc, #52]	@ (801513c <__multadd+0x88>)
 8015108:	21ba      	movs	r1, #186	@ 0xba
 801510a:	f7fe fcaf 	bl	8013a6c <__assert_func>
 801510e:	6922      	ldr	r2, [r4, #16]
 8015110:	3202      	adds	r2, #2
 8015112:	f104 010c 	add.w	r1, r4, #12
 8015116:	0092      	lsls	r2, r2, #2
 8015118:	300c      	adds	r0, #12
 801511a:	f7fe fc88 	bl	8013a2e <memcpy>
 801511e:	4621      	mov	r1, r4
 8015120:	4638      	mov	r0, r7
 8015122:	f7ff ffa5 	bl	8015070 <_Bfree>
 8015126:	4644      	mov	r4, r8
 8015128:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801512c:	3501      	adds	r5, #1
 801512e:	615e      	str	r6, [r3, #20]
 8015130:	6125      	str	r5, [r4, #16]
 8015132:	4620      	mov	r0, r4
 8015134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015138:	08016760 	.word	0x08016760
 801513c:	080167d1 	.word	0x080167d1

08015140 <__s2b>:
 8015140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015144:	460c      	mov	r4, r1
 8015146:	4615      	mov	r5, r2
 8015148:	461f      	mov	r7, r3
 801514a:	2209      	movs	r2, #9
 801514c:	3308      	adds	r3, #8
 801514e:	4606      	mov	r6, r0
 8015150:	fb93 f3f2 	sdiv	r3, r3, r2
 8015154:	2100      	movs	r1, #0
 8015156:	2201      	movs	r2, #1
 8015158:	429a      	cmp	r2, r3
 801515a:	db09      	blt.n	8015170 <__s2b+0x30>
 801515c:	4630      	mov	r0, r6
 801515e:	f7ff ff47 	bl	8014ff0 <_Balloc>
 8015162:	b940      	cbnz	r0, 8015176 <__s2b+0x36>
 8015164:	4602      	mov	r2, r0
 8015166:	4b19      	ldr	r3, [pc, #100]	@ (80151cc <__s2b+0x8c>)
 8015168:	4819      	ldr	r0, [pc, #100]	@ (80151d0 <__s2b+0x90>)
 801516a:	21d3      	movs	r1, #211	@ 0xd3
 801516c:	f7fe fc7e 	bl	8013a6c <__assert_func>
 8015170:	0052      	lsls	r2, r2, #1
 8015172:	3101      	adds	r1, #1
 8015174:	e7f0      	b.n	8015158 <__s2b+0x18>
 8015176:	9b08      	ldr	r3, [sp, #32]
 8015178:	6143      	str	r3, [r0, #20]
 801517a:	2d09      	cmp	r5, #9
 801517c:	f04f 0301 	mov.w	r3, #1
 8015180:	6103      	str	r3, [r0, #16]
 8015182:	dd16      	ble.n	80151b2 <__s2b+0x72>
 8015184:	f104 0909 	add.w	r9, r4, #9
 8015188:	46c8      	mov	r8, r9
 801518a:	442c      	add	r4, r5
 801518c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015190:	4601      	mov	r1, r0
 8015192:	3b30      	subs	r3, #48	@ 0x30
 8015194:	220a      	movs	r2, #10
 8015196:	4630      	mov	r0, r6
 8015198:	f7ff ff8c 	bl	80150b4 <__multadd>
 801519c:	45a0      	cmp	r8, r4
 801519e:	d1f5      	bne.n	801518c <__s2b+0x4c>
 80151a0:	f1a5 0408 	sub.w	r4, r5, #8
 80151a4:	444c      	add	r4, r9
 80151a6:	1b2d      	subs	r5, r5, r4
 80151a8:	1963      	adds	r3, r4, r5
 80151aa:	42bb      	cmp	r3, r7
 80151ac:	db04      	blt.n	80151b8 <__s2b+0x78>
 80151ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80151b2:	340a      	adds	r4, #10
 80151b4:	2509      	movs	r5, #9
 80151b6:	e7f6      	b.n	80151a6 <__s2b+0x66>
 80151b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80151bc:	4601      	mov	r1, r0
 80151be:	3b30      	subs	r3, #48	@ 0x30
 80151c0:	220a      	movs	r2, #10
 80151c2:	4630      	mov	r0, r6
 80151c4:	f7ff ff76 	bl	80150b4 <__multadd>
 80151c8:	e7ee      	b.n	80151a8 <__s2b+0x68>
 80151ca:	bf00      	nop
 80151cc:	08016760 	.word	0x08016760
 80151d0:	080167d1 	.word	0x080167d1

080151d4 <__hi0bits>:
 80151d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80151d8:	4603      	mov	r3, r0
 80151da:	bf36      	itet	cc
 80151dc:	0403      	lslcc	r3, r0, #16
 80151de:	2000      	movcs	r0, #0
 80151e0:	2010      	movcc	r0, #16
 80151e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80151e6:	bf3c      	itt	cc
 80151e8:	021b      	lslcc	r3, r3, #8
 80151ea:	3008      	addcc	r0, #8
 80151ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80151f0:	bf3c      	itt	cc
 80151f2:	011b      	lslcc	r3, r3, #4
 80151f4:	3004      	addcc	r0, #4
 80151f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80151fa:	bf3c      	itt	cc
 80151fc:	009b      	lslcc	r3, r3, #2
 80151fe:	3002      	addcc	r0, #2
 8015200:	2b00      	cmp	r3, #0
 8015202:	db05      	blt.n	8015210 <__hi0bits+0x3c>
 8015204:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015208:	f100 0001 	add.w	r0, r0, #1
 801520c:	bf08      	it	eq
 801520e:	2020      	moveq	r0, #32
 8015210:	4770      	bx	lr

08015212 <__lo0bits>:
 8015212:	6803      	ldr	r3, [r0, #0]
 8015214:	4602      	mov	r2, r0
 8015216:	f013 0007 	ands.w	r0, r3, #7
 801521a:	d00b      	beq.n	8015234 <__lo0bits+0x22>
 801521c:	07d9      	lsls	r1, r3, #31
 801521e:	d421      	bmi.n	8015264 <__lo0bits+0x52>
 8015220:	0798      	lsls	r0, r3, #30
 8015222:	bf49      	itett	mi
 8015224:	085b      	lsrmi	r3, r3, #1
 8015226:	089b      	lsrpl	r3, r3, #2
 8015228:	2001      	movmi	r0, #1
 801522a:	6013      	strmi	r3, [r2, #0]
 801522c:	bf5c      	itt	pl
 801522e:	6013      	strpl	r3, [r2, #0]
 8015230:	2002      	movpl	r0, #2
 8015232:	4770      	bx	lr
 8015234:	b299      	uxth	r1, r3
 8015236:	b909      	cbnz	r1, 801523c <__lo0bits+0x2a>
 8015238:	0c1b      	lsrs	r3, r3, #16
 801523a:	2010      	movs	r0, #16
 801523c:	b2d9      	uxtb	r1, r3
 801523e:	b909      	cbnz	r1, 8015244 <__lo0bits+0x32>
 8015240:	3008      	adds	r0, #8
 8015242:	0a1b      	lsrs	r3, r3, #8
 8015244:	0719      	lsls	r1, r3, #28
 8015246:	bf04      	itt	eq
 8015248:	091b      	lsreq	r3, r3, #4
 801524a:	3004      	addeq	r0, #4
 801524c:	0799      	lsls	r1, r3, #30
 801524e:	bf04      	itt	eq
 8015250:	089b      	lsreq	r3, r3, #2
 8015252:	3002      	addeq	r0, #2
 8015254:	07d9      	lsls	r1, r3, #31
 8015256:	d403      	bmi.n	8015260 <__lo0bits+0x4e>
 8015258:	085b      	lsrs	r3, r3, #1
 801525a:	f100 0001 	add.w	r0, r0, #1
 801525e:	d003      	beq.n	8015268 <__lo0bits+0x56>
 8015260:	6013      	str	r3, [r2, #0]
 8015262:	4770      	bx	lr
 8015264:	2000      	movs	r0, #0
 8015266:	4770      	bx	lr
 8015268:	2020      	movs	r0, #32
 801526a:	4770      	bx	lr

0801526c <__i2b>:
 801526c:	b510      	push	{r4, lr}
 801526e:	460c      	mov	r4, r1
 8015270:	2101      	movs	r1, #1
 8015272:	f7ff febd 	bl	8014ff0 <_Balloc>
 8015276:	4602      	mov	r2, r0
 8015278:	b928      	cbnz	r0, 8015286 <__i2b+0x1a>
 801527a:	4b05      	ldr	r3, [pc, #20]	@ (8015290 <__i2b+0x24>)
 801527c:	4805      	ldr	r0, [pc, #20]	@ (8015294 <__i2b+0x28>)
 801527e:	f240 1145 	movw	r1, #325	@ 0x145
 8015282:	f7fe fbf3 	bl	8013a6c <__assert_func>
 8015286:	2301      	movs	r3, #1
 8015288:	6144      	str	r4, [r0, #20]
 801528a:	6103      	str	r3, [r0, #16]
 801528c:	bd10      	pop	{r4, pc}
 801528e:	bf00      	nop
 8015290:	08016760 	.word	0x08016760
 8015294:	080167d1 	.word	0x080167d1

08015298 <__multiply>:
 8015298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801529c:	4617      	mov	r7, r2
 801529e:	690a      	ldr	r2, [r1, #16]
 80152a0:	693b      	ldr	r3, [r7, #16]
 80152a2:	429a      	cmp	r2, r3
 80152a4:	bfa8      	it	ge
 80152a6:	463b      	movge	r3, r7
 80152a8:	4689      	mov	r9, r1
 80152aa:	bfa4      	itt	ge
 80152ac:	460f      	movge	r7, r1
 80152ae:	4699      	movge	r9, r3
 80152b0:	693d      	ldr	r5, [r7, #16]
 80152b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80152b6:	68bb      	ldr	r3, [r7, #8]
 80152b8:	6879      	ldr	r1, [r7, #4]
 80152ba:	eb05 060a 	add.w	r6, r5, sl
 80152be:	42b3      	cmp	r3, r6
 80152c0:	b085      	sub	sp, #20
 80152c2:	bfb8      	it	lt
 80152c4:	3101      	addlt	r1, #1
 80152c6:	f7ff fe93 	bl	8014ff0 <_Balloc>
 80152ca:	b930      	cbnz	r0, 80152da <__multiply+0x42>
 80152cc:	4602      	mov	r2, r0
 80152ce:	4b41      	ldr	r3, [pc, #260]	@ (80153d4 <__multiply+0x13c>)
 80152d0:	4841      	ldr	r0, [pc, #260]	@ (80153d8 <__multiply+0x140>)
 80152d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80152d6:	f7fe fbc9 	bl	8013a6c <__assert_func>
 80152da:	f100 0414 	add.w	r4, r0, #20
 80152de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80152e2:	4623      	mov	r3, r4
 80152e4:	2200      	movs	r2, #0
 80152e6:	4573      	cmp	r3, lr
 80152e8:	d320      	bcc.n	801532c <__multiply+0x94>
 80152ea:	f107 0814 	add.w	r8, r7, #20
 80152ee:	f109 0114 	add.w	r1, r9, #20
 80152f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80152f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80152fa:	9302      	str	r3, [sp, #8]
 80152fc:	1beb      	subs	r3, r5, r7
 80152fe:	3b15      	subs	r3, #21
 8015300:	f023 0303 	bic.w	r3, r3, #3
 8015304:	3304      	adds	r3, #4
 8015306:	3715      	adds	r7, #21
 8015308:	42bd      	cmp	r5, r7
 801530a:	bf38      	it	cc
 801530c:	2304      	movcc	r3, #4
 801530e:	9301      	str	r3, [sp, #4]
 8015310:	9b02      	ldr	r3, [sp, #8]
 8015312:	9103      	str	r1, [sp, #12]
 8015314:	428b      	cmp	r3, r1
 8015316:	d80c      	bhi.n	8015332 <__multiply+0x9a>
 8015318:	2e00      	cmp	r6, #0
 801531a:	dd03      	ble.n	8015324 <__multiply+0x8c>
 801531c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015320:	2b00      	cmp	r3, #0
 8015322:	d055      	beq.n	80153d0 <__multiply+0x138>
 8015324:	6106      	str	r6, [r0, #16]
 8015326:	b005      	add	sp, #20
 8015328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801532c:	f843 2b04 	str.w	r2, [r3], #4
 8015330:	e7d9      	b.n	80152e6 <__multiply+0x4e>
 8015332:	f8b1 a000 	ldrh.w	sl, [r1]
 8015336:	f1ba 0f00 	cmp.w	sl, #0
 801533a:	d01f      	beq.n	801537c <__multiply+0xe4>
 801533c:	46c4      	mov	ip, r8
 801533e:	46a1      	mov	r9, r4
 8015340:	2700      	movs	r7, #0
 8015342:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015346:	f8d9 3000 	ldr.w	r3, [r9]
 801534a:	fa1f fb82 	uxth.w	fp, r2
 801534e:	b29b      	uxth	r3, r3
 8015350:	fb0a 330b 	mla	r3, sl, fp, r3
 8015354:	443b      	add	r3, r7
 8015356:	f8d9 7000 	ldr.w	r7, [r9]
 801535a:	0c12      	lsrs	r2, r2, #16
 801535c:	0c3f      	lsrs	r7, r7, #16
 801535e:	fb0a 7202 	mla	r2, sl, r2, r7
 8015362:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015366:	b29b      	uxth	r3, r3
 8015368:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801536c:	4565      	cmp	r5, ip
 801536e:	f849 3b04 	str.w	r3, [r9], #4
 8015372:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015376:	d8e4      	bhi.n	8015342 <__multiply+0xaa>
 8015378:	9b01      	ldr	r3, [sp, #4]
 801537a:	50e7      	str	r7, [r4, r3]
 801537c:	9b03      	ldr	r3, [sp, #12]
 801537e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015382:	3104      	adds	r1, #4
 8015384:	f1b9 0f00 	cmp.w	r9, #0
 8015388:	d020      	beq.n	80153cc <__multiply+0x134>
 801538a:	6823      	ldr	r3, [r4, #0]
 801538c:	4647      	mov	r7, r8
 801538e:	46a4      	mov	ip, r4
 8015390:	f04f 0a00 	mov.w	sl, #0
 8015394:	f8b7 b000 	ldrh.w	fp, [r7]
 8015398:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801539c:	fb09 220b 	mla	r2, r9, fp, r2
 80153a0:	4452      	add	r2, sl
 80153a2:	b29b      	uxth	r3, r3
 80153a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80153a8:	f84c 3b04 	str.w	r3, [ip], #4
 80153ac:	f857 3b04 	ldr.w	r3, [r7], #4
 80153b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80153b4:	f8bc 3000 	ldrh.w	r3, [ip]
 80153b8:	fb09 330a 	mla	r3, r9, sl, r3
 80153bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80153c0:	42bd      	cmp	r5, r7
 80153c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80153c6:	d8e5      	bhi.n	8015394 <__multiply+0xfc>
 80153c8:	9a01      	ldr	r2, [sp, #4]
 80153ca:	50a3      	str	r3, [r4, r2]
 80153cc:	3404      	adds	r4, #4
 80153ce:	e79f      	b.n	8015310 <__multiply+0x78>
 80153d0:	3e01      	subs	r6, #1
 80153d2:	e7a1      	b.n	8015318 <__multiply+0x80>
 80153d4:	08016760 	.word	0x08016760
 80153d8:	080167d1 	.word	0x080167d1

080153dc <__pow5mult>:
 80153dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80153e0:	4615      	mov	r5, r2
 80153e2:	f012 0203 	ands.w	r2, r2, #3
 80153e6:	4607      	mov	r7, r0
 80153e8:	460e      	mov	r6, r1
 80153ea:	d007      	beq.n	80153fc <__pow5mult+0x20>
 80153ec:	4c25      	ldr	r4, [pc, #148]	@ (8015484 <__pow5mult+0xa8>)
 80153ee:	3a01      	subs	r2, #1
 80153f0:	2300      	movs	r3, #0
 80153f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80153f6:	f7ff fe5d 	bl	80150b4 <__multadd>
 80153fa:	4606      	mov	r6, r0
 80153fc:	10ad      	asrs	r5, r5, #2
 80153fe:	d03d      	beq.n	801547c <__pow5mult+0xa0>
 8015400:	69fc      	ldr	r4, [r7, #28]
 8015402:	b97c      	cbnz	r4, 8015424 <__pow5mult+0x48>
 8015404:	2010      	movs	r0, #16
 8015406:	f7ff fd2b 	bl	8014e60 <malloc>
 801540a:	4602      	mov	r2, r0
 801540c:	61f8      	str	r0, [r7, #28]
 801540e:	b928      	cbnz	r0, 801541c <__pow5mult+0x40>
 8015410:	4b1d      	ldr	r3, [pc, #116]	@ (8015488 <__pow5mult+0xac>)
 8015412:	481e      	ldr	r0, [pc, #120]	@ (801548c <__pow5mult+0xb0>)
 8015414:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015418:	f7fe fb28 	bl	8013a6c <__assert_func>
 801541c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015420:	6004      	str	r4, [r0, #0]
 8015422:	60c4      	str	r4, [r0, #12]
 8015424:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015428:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801542c:	b94c      	cbnz	r4, 8015442 <__pow5mult+0x66>
 801542e:	f240 2171 	movw	r1, #625	@ 0x271
 8015432:	4638      	mov	r0, r7
 8015434:	f7ff ff1a 	bl	801526c <__i2b>
 8015438:	2300      	movs	r3, #0
 801543a:	f8c8 0008 	str.w	r0, [r8, #8]
 801543e:	4604      	mov	r4, r0
 8015440:	6003      	str	r3, [r0, #0]
 8015442:	f04f 0900 	mov.w	r9, #0
 8015446:	07eb      	lsls	r3, r5, #31
 8015448:	d50a      	bpl.n	8015460 <__pow5mult+0x84>
 801544a:	4631      	mov	r1, r6
 801544c:	4622      	mov	r2, r4
 801544e:	4638      	mov	r0, r7
 8015450:	f7ff ff22 	bl	8015298 <__multiply>
 8015454:	4631      	mov	r1, r6
 8015456:	4680      	mov	r8, r0
 8015458:	4638      	mov	r0, r7
 801545a:	f7ff fe09 	bl	8015070 <_Bfree>
 801545e:	4646      	mov	r6, r8
 8015460:	106d      	asrs	r5, r5, #1
 8015462:	d00b      	beq.n	801547c <__pow5mult+0xa0>
 8015464:	6820      	ldr	r0, [r4, #0]
 8015466:	b938      	cbnz	r0, 8015478 <__pow5mult+0x9c>
 8015468:	4622      	mov	r2, r4
 801546a:	4621      	mov	r1, r4
 801546c:	4638      	mov	r0, r7
 801546e:	f7ff ff13 	bl	8015298 <__multiply>
 8015472:	6020      	str	r0, [r4, #0]
 8015474:	f8c0 9000 	str.w	r9, [r0]
 8015478:	4604      	mov	r4, r0
 801547a:	e7e4      	b.n	8015446 <__pow5mult+0x6a>
 801547c:	4630      	mov	r0, r6
 801547e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015482:	bf00      	nop
 8015484:	08016994 	.word	0x08016994
 8015488:	08016646 	.word	0x08016646
 801548c:	080167d1 	.word	0x080167d1

08015490 <__lshift>:
 8015490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015494:	460c      	mov	r4, r1
 8015496:	6849      	ldr	r1, [r1, #4]
 8015498:	6923      	ldr	r3, [r4, #16]
 801549a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801549e:	68a3      	ldr	r3, [r4, #8]
 80154a0:	4607      	mov	r7, r0
 80154a2:	4691      	mov	r9, r2
 80154a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80154a8:	f108 0601 	add.w	r6, r8, #1
 80154ac:	42b3      	cmp	r3, r6
 80154ae:	db0b      	blt.n	80154c8 <__lshift+0x38>
 80154b0:	4638      	mov	r0, r7
 80154b2:	f7ff fd9d 	bl	8014ff0 <_Balloc>
 80154b6:	4605      	mov	r5, r0
 80154b8:	b948      	cbnz	r0, 80154ce <__lshift+0x3e>
 80154ba:	4602      	mov	r2, r0
 80154bc:	4b28      	ldr	r3, [pc, #160]	@ (8015560 <__lshift+0xd0>)
 80154be:	4829      	ldr	r0, [pc, #164]	@ (8015564 <__lshift+0xd4>)
 80154c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80154c4:	f7fe fad2 	bl	8013a6c <__assert_func>
 80154c8:	3101      	adds	r1, #1
 80154ca:	005b      	lsls	r3, r3, #1
 80154cc:	e7ee      	b.n	80154ac <__lshift+0x1c>
 80154ce:	2300      	movs	r3, #0
 80154d0:	f100 0114 	add.w	r1, r0, #20
 80154d4:	f100 0210 	add.w	r2, r0, #16
 80154d8:	4618      	mov	r0, r3
 80154da:	4553      	cmp	r3, sl
 80154dc:	db33      	blt.n	8015546 <__lshift+0xb6>
 80154de:	6920      	ldr	r0, [r4, #16]
 80154e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80154e4:	f104 0314 	add.w	r3, r4, #20
 80154e8:	f019 091f 	ands.w	r9, r9, #31
 80154ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80154f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80154f4:	d02b      	beq.n	801554e <__lshift+0xbe>
 80154f6:	f1c9 0e20 	rsb	lr, r9, #32
 80154fa:	468a      	mov	sl, r1
 80154fc:	2200      	movs	r2, #0
 80154fe:	6818      	ldr	r0, [r3, #0]
 8015500:	fa00 f009 	lsl.w	r0, r0, r9
 8015504:	4310      	orrs	r0, r2
 8015506:	f84a 0b04 	str.w	r0, [sl], #4
 801550a:	f853 2b04 	ldr.w	r2, [r3], #4
 801550e:	459c      	cmp	ip, r3
 8015510:	fa22 f20e 	lsr.w	r2, r2, lr
 8015514:	d8f3      	bhi.n	80154fe <__lshift+0x6e>
 8015516:	ebac 0304 	sub.w	r3, ip, r4
 801551a:	3b15      	subs	r3, #21
 801551c:	f023 0303 	bic.w	r3, r3, #3
 8015520:	3304      	adds	r3, #4
 8015522:	f104 0015 	add.w	r0, r4, #21
 8015526:	4560      	cmp	r0, ip
 8015528:	bf88      	it	hi
 801552a:	2304      	movhi	r3, #4
 801552c:	50ca      	str	r2, [r1, r3]
 801552e:	b10a      	cbz	r2, 8015534 <__lshift+0xa4>
 8015530:	f108 0602 	add.w	r6, r8, #2
 8015534:	3e01      	subs	r6, #1
 8015536:	4638      	mov	r0, r7
 8015538:	612e      	str	r6, [r5, #16]
 801553a:	4621      	mov	r1, r4
 801553c:	f7ff fd98 	bl	8015070 <_Bfree>
 8015540:	4628      	mov	r0, r5
 8015542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015546:	f842 0f04 	str.w	r0, [r2, #4]!
 801554a:	3301      	adds	r3, #1
 801554c:	e7c5      	b.n	80154da <__lshift+0x4a>
 801554e:	3904      	subs	r1, #4
 8015550:	f853 2b04 	ldr.w	r2, [r3], #4
 8015554:	f841 2f04 	str.w	r2, [r1, #4]!
 8015558:	459c      	cmp	ip, r3
 801555a:	d8f9      	bhi.n	8015550 <__lshift+0xc0>
 801555c:	e7ea      	b.n	8015534 <__lshift+0xa4>
 801555e:	bf00      	nop
 8015560:	08016760 	.word	0x08016760
 8015564:	080167d1 	.word	0x080167d1

08015568 <__mcmp>:
 8015568:	690a      	ldr	r2, [r1, #16]
 801556a:	4603      	mov	r3, r0
 801556c:	6900      	ldr	r0, [r0, #16]
 801556e:	1a80      	subs	r0, r0, r2
 8015570:	b530      	push	{r4, r5, lr}
 8015572:	d10e      	bne.n	8015592 <__mcmp+0x2a>
 8015574:	3314      	adds	r3, #20
 8015576:	3114      	adds	r1, #20
 8015578:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801557c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015580:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015584:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015588:	4295      	cmp	r5, r2
 801558a:	d003      	beq.n	8015594 <__mcmp+0x2c>
 801558c:	d205      	bcs.n	801559a <__mcmp+0x32>
 801558e:	f04f 30ff 	mov.w	r0, #4294967295
 8015592:	bd30      	pop	{r4, r5, pc}
 8015594:	42a3      	cmp	r3, r4
 8015596:	d3f3      	bcc.n	8015580 <__mcmp+0x18>
 8015598:	e7fb      	b.n	8015592 <__mcmp+0x2a>
 801559a:	2001      	movs	r0, #1
 801559c:	e7f9      	b.n	8015592 <__mcmp+0x2a>
	...

080155a0 <__mdiff>:
 80155a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155a4:	4689      	mov	r9, r1
 80155a6:	4606      	mov	r6, r0
 80155a8:	4611      	mov	r1, r2
 80155aa:	4648      	mov	r0, r9
 80155ac:	4614      	mov	r4, r2
 80155ae:	f7ff ffdb 	bl	8015568 <__mcmp>
 80155b2:	1e05      	subs	r5, r0, #0
 80155b4:	d112      	bne.n	80155dc <__mdiff+0x3c>
 80155b6:	4629      	mov	r1, r5
 80155b8:	4630      	mov	r0, r6
 80155ba:	f7ff fd19 	bl	8014ff0 <_Balloc>
 80155be:	4602      	mov	r2, r0
 80155c0:	b928      	cbnz	r0, 80155ce <__mdiff+0x2e>
 80155c2:	4b3f      	ldr	r3, [pc, #252]	@ (80156c0 <__mdiff+0x120>)
 80155c4:	f240 2137 	movw	r1, #567	@ 0x237
 80155c8:	483e      	ldr	r0, [pc, #248]	@ (80156c4 <__mdiff+0x124>)
 80155ca:	f7fe fa4f 	bl	8013a6c <__assert_func>
 80155ce:	2301      	movs	r3, #1
 80155d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80155d4:	4610      	mov	r0, r2
 80155d6:	b003      	add	sp, #12
 80155d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155dc:	bfbc      	itt	lt
 80155de:	464b      	movlt	r3, r9
 80155e0:	46a1      	movlt	r9, r4
 80155e2:	4630      	mov	r0, r6
 80155e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80155e8:	bfba      	itte	lt
 80155ea:	461c      	movlt	r4, r3
 80155ec:	2501      	movlt	r5, #1
 80155ee:	2500      	movge	r5, #0
 80155f0:	f7ff fcfe 	bl	8014ff0 <_Balloc>
 80155f4:	4602      	mov	r2, r0
 80155f6:	b918      	cbnz	r0, 8015600 <__mdiff+0x60>
 80155f8:	4b31      	ldr	r3, [pc, #196]	@ (80156c0 <__mdiff+0x120>)
 80155fa:	f240 2145 	movw	r1, #581	@ 0x245
 80155fe:	e7e3      	b.n	80155c8 <__mdiff+0x28>
 8015600:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015604:	6926      	ldr	r6, [r4, #16]
 8015606:	60c5      	str	r5, [r0, #12]
 8015608:	f109 0310 	add.w	r3, r9, #16
 801560c:	f109 0514 	add.w	r5, r9, #20
 8015610:	f104 0e14 	add.w	lr, r4, #20
 8015614:	f100 0b14 	add.w	fp, r0, #20
 8015618:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801561c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015620:	9301      	str	r3, [sp, #4]
 8015622:	46d9      	mov	r9, fp
 8015624:	f04f 0c00 	mov.w	ip, #0
 8015628:	9b01      	ldr	r3, [sp, #4]
 801562a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801562e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015632:	9301      	str	r3, [sp, #4]
 8015634:	fa1f f38a 	uxth.w	r3, sl
 8015638:	4619      	mov	r1, r3
 801563a:	b283      	uxth	r3, r0
 801563c:	1acb      	subs	r3, r1, r3
 801563e:	0c00      	lsrs	r0, r0, #16
 8015640:	4463      	add	r3, ip
 8015642:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015646:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801564a:	b29b      	uxth	r3, r3
 801564c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015650:	4576      	cmp	r6, lr
 8015652:	f849 3b04 	str.w	r3, [r9], #4
 8015656:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801565a:	d8e5      	bhi.n	8015628 <__mdiff+0x88>
 801565c:	1b33      	subs	r3, r6, r4
 801565e:	3b15      	subs	r3, #21
 8015660:	f023 0303 	bic.w	r3, r3, #3
 8015664:	3415      	adds	r4, #21
 8015666:	3304      	adds	r3, #4
 8015668:	42a6      	cmp	r6, r4
 801566a:	bf38      	it	cc
 801566c:	2304      	movcc	r3, #4
 801566e:	441d      	add	r5, r3
 8015670:	445b      	add	r3, fp
 8015672:	461e      	mov	r6, r3
 8015674:	462c      	mov	r4, r5
 8015676:	4544      	cmp	r4, r8
 8015678:	d30e      	bcc.n	8015698 <__mdiff+0xf8>
 801567a:	f108 0103 	add.w	r1, r8, #3
 801567e:	1b49      	subs	r1, r1, r5
 8015680:	f021 0103 	bic.w	r1, r1, #3
 8015684:	3d03      	subs	r5, #3
 8015686:	45a8      	cmp	r8, r5
 8015688:	bf38      	it	cc
 801568a:	2100      	movcc	r1, #0
 801568c:	440b      	add	r3, r1
 801568e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015692:	b191      	cbz	r1, 80156ba <__mdiff+0x11a>
 8015694:	6117      	str	r7, [r2, #16]
 8015696:	e79d      	b.n	80155d4 <__mdiff+0x34>
 8015698:	f854 1b04 	ldr.w	r1, [r4], #4
 801569c:	46e6      	mov	lr, ip
 801569e:	0c08      	lsrs	r0, r1, #16
 80156a0:	fa1c fc81 	uxtah	ip, ip, r1
 80156a4:	4471      	add	r1, lr
 80156a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80156aa:	b289      	uxth	r1, r1
 80156ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80156b0:	f846 1b04 	str.w	r1, [r6], #4
 80156b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80156b8:	e7dd      	b.n	8015676 <__mdiff+0xd6>
 80156ba:	3f01      	subs	r7, #1
 80156bc:	e7e7      	b.n	801568e <__mdiff+0xee>
 80156be:	bf00      	nop
 80156c0:	08016760 	.word	0x08016760
 80156c4:	080167d1 	.word	0x080167d1

080156c8 <__ulp>:
 80156c8:	b082      	sub	sp, #8
 80156ca:	ed8d 0b00 	vstr	d0, [sp]
 80156ce:	9a01      	ldr	r2, [sp, #4]
 80156d0:	4b0f      	ldr	r3, [pc, #60]	@ (8015710 <__ulp+0x48>)
 80156d2:	4013      	ands	r3, r2
 80156d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80156d8:	2b00      	cmp	r3, #0
 80156da:	dc08      	bgt.n	80156ee <__ulp+0x26>
 80156dc:	425b      	negs	r3, r3
 80156de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80156e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80156e6:	da04      	bge.n	80156f2 <__ulp+0x2a>
 80156e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80156ec:	4113      	asrs	r3, r2
 80156ee:	2200      	movs	r2, #0
 80156f0:	e008      	b.n	8015704 <__ulp+0x3c>
 80156f2:	f1a2 0314 	sub.w	r3, r2, #20
 80156f6:	2b1e      	cmp	r3, #30
 80156f8:	bfda      	itte	le
 80156fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80156fe:	40da      	lsrle	r2, r3
 8015700:	2201      	movgt	r2, #1
 8015702:	2300      	movs	r3, #0
 8015704:	4619      	mov	r1, r3
 8015706:	4610      	mov	r0, r2
 8015708:	ec41 0b10 	vmov	d0, r0, r1
 801570c:	b002      	add	sp, #8
 801570e:	4770      	bx	lr
 8015710:	7ff00000 	.word	0x7ff00000

08015714 <__b2d>:
 8015714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015718:	6906      	ldr	r6, [r0, #16]
 801571a:	f100 0814 	add.w	r8, r0, #20
 801571e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015722:	1f37      	subs	r7, r6, #4
 8015724:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015728:	4610      	mov	r0, r2
 801572a:	f7ff fd53 	bl	80151d4 <__hi0bits>
 801572e:	f1c0 0320 	rsb	r3, r0, #32
 8015732:	280a      	cmp	r0, #10
 8015734:	600b      	str	r3, [r1, #0]
 8015736:	491b      	ldr	r1, [pc, #108]	@ (80157a4 <__b2d+0x90>)
 8015738:	dc15      	bgt.n	8015766 <__b2d+0x52>
 801573a:	f1c0 0c0b 	rsb	ip, r0, #11
 801573e:	fa22 f30c 	lsr.w	r3, r2, ip
 8015742:	45b8      	cmp	r8, r7
 8015744:	ea43 0501 	orr.w	r5, r3, r1
 8015748:	bf34      	ite	cc
 801574a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801574e:	2300      	movcs	r3, #0
 8015750:	3015      	adds	r0, #21
 8015752:	fa02 f000 	lsl.w	r0, r2, r0
 8015756:	fa23 f30c 	lsr.w	r3, r3, ip
 801575a:	4303      	orrs	r3, r0
 801575c:	461c      	mov	r4, r3
 801575e:	ec45 4b10 	vmov	d0, r4, r5
 8015762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015766:	45b8      	cmp	r8, r7
 8015768:	bf3a      	itte	cc
 801576a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801576e:	f1a6 0708 	subcc.w	r7, r6, #8
 8015772:	2300      	movcs	r3, #0
 8015774:	380b      	subs	r0, #11
 8015776:	d012      	beq.n	801579e <__b2d+0x8a>
 8015778:	f1c0 0120 	rsb	r1, r0, #32
 801577c:	fa23 f401 	lsr.w	r4, r3, r1
 8015780:	4082      	lsls	r2, r0
 8015782:	4322      	orrs	r2, r4
 8015784:	4547      	cmp	r7, r8
 8015786:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801578a:	bf8c      	ite	hi
 801578c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015790:	2200      	movls	r2, #0
 8015792:	4083      	lsls	r3, r0
 8015794:	40ca      	lsrs	r2, r1
 8015796:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801579a:	4313      	orrs	r3, r2
 801579c:	e7de      	b.n	801575c <__b2d+0x48>
 801579e:	ea42 0501 	orr.w	r5, r2, r1
 80157a2:	e7db      	b.n	801575c <__b2d+0x48>
 80157a4:	3ff00000 	.word	0x3ff00000

080157a8 <__d2b>:
 80157a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80157ac:	460f      	mov	r7, r1
 80157ae:	2101      	movs	r1, #1
 80157b0:	ec59 8b10 	vmov	r8, r9, d0
 80157b4:	4616      	mov	r6, r2
 80157b6:	f7ff fc1b 	bl	8014ff0 <_Balloc>
 80157ba:	4604      	mov	r4, r0
 80157bc:	b930      	cbnz	r0, 80157cc <__d2b+0x24>
 80157be:	4602      	mov	r2, r0
 80157c0:	4b23      	ldr	r3, [pc, #140]	@ (8015850 <__d2b+0xa8>)
 80157c2:	4824      	ldr	r0, [pc, #144]	@ (8015854 <__d2b+0xac>)
 80157c4:	f240 310f 	movw	r1, #783	@ 0x30f
 80157c8:	f7fe f950 	bl	8013a6c <__assert_func>
 80157cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80157d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80157d4:	b10d      	cbz	r5, 80157da <__d2b+0x32>
 80157d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80157da:	9301      	str	r3, [sp, #4]
 80157dc:	f1b8 0300 	subs.w	r3, r8, #0
 80157e0:	d023      	beq.n	801582a <__d2b+0x82>
 80157e2:	4668      	mov	r0, sp
 80157e4:	9300      	str	r3, [sp, #0]
 80157e6:	f7ff fd14 	bl	8015212 <__lo0bits>
 80157ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80157ee:	b1d0      	cbz	r0, 8015826 <__d2b+0x7e>
 80157f0:	f1c0 0320 	rsb	r3, r0, #32
 80157f4:	fa02 f303 	lsl.w	r3, r2, r3
 80157f8:	430b      	orrs	r3, r1
 80157fa:	40c2      	lsrs	r2, r0
 80157fc:	6163      	str	r3, [r4, #20]
 80157fe:	9201      	str	r2, [sp, #4]
 8015800:	9b01      	ldr	r3, [sp, #4]
 8015802:	61a3      	str	r3, [r4, #24]
 8015804:	2b00      	cmp	r3, #0
 8015806:	bf0c      	ite	eq
 8015808:	2201      	moveq	r2, #1
 801580a:	2202      	movne	r2, #2
 801580c:	6122      	str	r2, [r4, #16]
 801580e:	b1a5      	cbz	r5, 801583a <__d2b+0x92>
 8015810:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015814:	4405      	add	r5, r0
 8015816:	603d      	str	r5, [r7, #0]
 8015818:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801581c:	6030      	str	r0, [r6, #0]
 801581e:	4620      	mov	r0, r4
 8015820:	b003      	add	sp, #12
 8015822:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015826:	6161      	str	r1, [r4, #20]
 8015828:	e7ea      	b.n	8015800 <__d2b+0x58>
 801582a:	a801      	add	r0, sp, #4
 801582c:	f7ff fcf1 	bl	8015212 <__lo0bits>
 8015830:	9b01      	ldr	r3, [sp, #4]
 8015832:	6163      	str	r3, [r4, #20]
 8015834:	3020      	adds	r0, #32
 8015836:	2201      	movs	r2, #1
 8015838:	e7e8      	b.n	801580c <__d2b+0x64>
 801583a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801583e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015842:	6038      	str	r0, [r7, #0]
 8015844:	6918      	ldr	r0, [r3, #16]
 8015846:	f7ff fcc5 	bl	80151d4 <__hi0bits>
 801584a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801584e:	e7e5      	b.n	801581c <__d2b+0x74>
 8015850:	08016760 	.word	0x08016760
 8015854:	080167d1 	.word	0x080167d1

08015858 <__ratio>:
 8015858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801585c:	b085      	sub	sp, #20
 801585e:	e9cd 1000 	strd	r1, r0, [sp]
 8015862:	a902      	add	r1, sp, #8
 8015864:	f7ff ff56 	bl	8015714 <__b2d>
 8015868:	9800      	ldr	r0, [sp, #0]
 801586a:	a903      	add	r1, sp, #12
 801586c:	ec55 4b10 	vmov	r4, r5, d0
 8015870:	f7ff ff50 	bl	8015714 <__b2d>
 8015874:	9b01      	ldr	r3, [sp, #4]
 8015876:	6919      	ldr	r1, [r3, #16]
 8015878:	9b00      	ldr	r3, [sp, #0]
 801587a:	691b      	ldr	r3, [r3, #16]
 801587c:	1ac9      	subs	r1, r1, r3
 801587e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015882:	1a9b      	subs	r3, r3, r2
 8015884:	ec5b ab10 	vmov	sl, fp, d0
 8015888:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801588c:	2b00      	cmp	r3, #0
 801588e:	bfce      	itee	gt
 8015890:	462a      	movgt	r2, r5
 8015892:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015896:	465a      	movle	r2, fp
 8015898:	462f      	mov	r7, r5
 801589a:	46d9      	mov	r9, fp
 801589c:	bfcc      	ite	gt
 801589e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80158a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80158a6:	464b      	mov	r3, r9
 80158a8:	4652      	mov	r2, sl
 80158aa:	4620      	mov	r0, r4
 80158ac:	4639      	mov	r1, r7
 80158ae:	f7ea ffed 	bl	800088c <__aeabi_ddiv>
 80158b2:	ec41 0b10 	vmov	d0, r0, r1
 80158b6:	b005      	add	sp, #20
 80158b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080158bc <__copybits>:
 80158bc:	3901      	subs	r1, #1
 80158be:	b570      	push	{r4, r5, r6, lr}
 80158c0:	1149      	asrs	r1, r1, #5
 80158c2:	6914      	ldr	r4, [r2, #16]
 80158c4:	3101      	adds	r1, #1
 80158c6:	f102 0314 	add.w	r3, r2, #20
 80158ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80158ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80158d2:	1f05      	subs	r5, r0, #4
 80158d4:	42a3      	cmp	r3, r4
 80158d6:	d30c      	bcc.n	80158f2 <__copybits+0x36>
 80158d8:	1aa3      	subs	r3, r4, r2
 80158da:	3b11      	subs	r3, #17
 80158dc:	f023 0303 	bic.w	r3, r3, #3
 80158e0:	3211      	adds	r2, #17
 80158e2:	42a2      	cmp	r2, r4
 80158e4:	bf88      	it	hi
 80158e6:	2300      	movhi	r3, #0
 80158e8:	4418      	add	r0, r3
 80158ea:	2300      	movs	r3, #0
 80158ec:	4288      	cmp	r0, r1
 80158ee:	d305      	bcc.n	80158fc <__copybits+0x40>
 80158f0:	bd70      	pop	{r4, r5, r6, pc}
 80158f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80158f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80158fa:	e7eb      	b.n	80158d4 <__copybits+0x18>
 80158fc:	f840 3b04 	str.w	r3, [r0], #4
 8015900:	e7f4      	b.n	80158ec <__copybits+0x30>

08015902 <__any_on>:
 8015902:	f100 0214 	add.w	r2, r0, #20
 8015906:	6900      	ldr	r0, [r0, #16]
 8015908:	114b      	asrs	r3, r1, #5
 801590a:	4298      	cmp	r0, r3
 801590c:	b510      	push	{r4, lr}
 801590e:	db11      	blt.n	8015934 <__any_on+0x32>
 8015910:	dd0a      	ble.n	8015928 <__any_on+0x26>
 8015912:	f011 011f 	ands.w	r1, r1, #31
 8015916:	d007      	beq.n	8015928 <__any_on+0x26>
 8015918:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801591c:	fa24 f001 	lsr.w	r0, r4, r1
 8015920:	fa00 f101 	lsl.w	r1, r0, r1
 8015924:	428c      	cmp	r4, r1
 8015926:	d10b      	bne.n	8015940 <__any_on+0x3e>
 8015928:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801592c:	4293      	cmp	r3, r2
 801592e:	d803      	bhi.n	8015938 <__any_on+0x36>
 8015930:	2000      	movs	r0, #0
 8015932:	bd10      	pop	{r4, pc}
 8015934:	4603      	mov	r3, r0
 8015936:	e7f7      	b.n	8015928 <__any_on+0x26>
 8015938:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801593c:	2900      	cmp	r1, #0
 801593e:	d0f5      	beq.n	801592c <__any_on+0x2a>
 8015940:	2001      	movs	r0, #1
 8015942:	e7f6      	b.n	8015932 <__any_on+0x30>

08015944 <__ascii_wctomb>:
 8015944:	4603      	mov	r3, r0
 8015946:	4608      	mov	r0, r1
 8015948:	b141      	cbz	r1, 801595c <__ascii_wctomb+0x18>
 801594a:	2aff      	cmp	r2, #255	@ 0xff
 801594c:	d904      	bls.n	8015958 <__ascii_wctomb+0x14>
 801594e:	228a      	movs	r2, #138	@ 0x8a
 8015950:	601a      	str	r2, [r3, #0]
 8015952:	f04f 30ff 	mov.w	r0, #4294967295
 8015956:	4770      	bx	lr
 8015958:	700a      	strb	r2, [r1, #0]
 801595a:	2001      	movs	r0, #1
 801595c:	4770      	bx	lr

0801595e <__ssputs_r>:
 801595e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015962:	688e      	ldr	r6, [r1, #8]
 8015964:	461f      	mov	r7, r3
 8015966:	42be      	cmp	r6, r7
 8015968:	680b      	ldr	r3, [r1, #0]
 801596a:	4682      	mov	sl, r0
 801596c:	460c      	mov	r4, r1
 801596e:	4690      	mov	r8, r2
 8015970:	d82d      	bhi.n	80159ce <__ssputs_r+0x70>
 8015972:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015976:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801597a:	d026      	beq.n	80159ca <__ssputs_r+0x6c>
 801597c:	6965      	ldr	r5, [r4, #20]
 801597e:	6909      	ldr	r1, [r1, #16]
 8015980:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015984:	eba3 0901 	sub.w	r9, r3, r1
 8015988:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801598c:	1c7b      	adds	r3, r7, #1
 801598e:	444b      	add	r3, r9
 8015990:	106d      	asrs	r5, r5, #1
 8015992:	429d      	cmp	r5, r3
 8015994:	bf38      	it	cc
 8015996:	461d      	movcc	r5, r3
 8015998:	0553      	lsls	r3, r2, #21
 801599a:	d527      	bpl.n	80159ec <__ssputs_r+0x8e>
 801599c:	4629      	mov	r1, r5
 801599e:	f7ff fa89 	bl	8014eb4 <_malloc_r>
 80159a2:	4606      	mov	r6, r0
 80159a4:	b360      	cbz	r0, 8015a00 <__ssputs_r+0xa2>
 80159a6:	6921      	ldr	r1, [r4, #16]
 80159a8:	464a      	mov	r2, r9
 80159aa:	f7fe f840 	bl	8013a2e <memcpy>
 80159ae:	89a3      	ldrh	r3, [r4, #12]
 80159b0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80159b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80159b8:	81a3      	strh	r3, [r4, #12]
 80159ba:	6126      	str	r6, [r4, #16]
 80159bc:	6165      	str	r5, [r4, #20]
 80159be:	444e      	add	r6, r9
 80159c0:	eba5 0509 	sub.w	r5, r5, r9
 80159c4:	6026      	str	r6, [r4, #0]
 80159c6:	60a5      	str	r5, [r4, #8]
 80159c8:	463e      	mov	r6, r7
 80159ca:	42be      	cmp	r6, r7
 80159cc:	d900      	bls.n	80159d0 <__ssputs_r+0x72>
 80159ce:	463e      	mov	r6, r7
 80159d0:	6820      	ldr	r0, [r4, #0]
 80159d2:	4632      	mov	r2, r6
 80159d4:	4641      	mov	r1, r8
 80159d6:	f000 fb7b 	bl	80160d0 <memmove>
 80159da:	68a3      	ldr	r3, [r4, #8]
 80159dc:	1b9b      	subs	r3, r3, r6
 80159de:	60a3      	str	r3, [r4, #8]
 80159e0:	6823      	ldr	r3, [r4, #0]
 80159e2:	4433      	add	r3, r6
 80159e4:	6023      	str	r3, [r4, #0]
 80159e6:	2000      	movs	r0, #0
 80159e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80159ec:	462a      	mov	r2, r5
 80159ee:	f000 fbd6 	bl	801619e <_realloc_r>
 80159f2:	4606      	mov	r6, r0
 80159f4:	2800      	cmp	r0, #0
 80159f6:	d1e0      	bne.n	80159ba <__ssputs_r+0x5c>
 80159f8:	6921      	ldr	r1, [r4, #16]
 80159fa:	4650      	mov	r0, sl
 80159fc:	f7fe feac 	bl	8014758 <_free_r>
 8015a00:	230c      	movs	r3, #12
 8015a02:	f8ca 3000 	str.w	r3, [sl]
 8015a06:	89a3      	ldrh	r3, [r4, #12]
 8015a08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a0c:	81a3      	strh	r3, [r4, #12]
 8015a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8015a12:	e7e9      	b.n	80159e8 <__ssputs_r+0x8a>

08015a14 <_svfiprintf_r>:
 8015a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a18:	4698      	mov	r8, r3
 8015a1a:	898b      	ldrh	r3, [r1, #12]
 8015a1c:	061b      	lsls	r3, r3, #24
 8015a1e:	b09d      	sub	sp, #116	@ 0x74
 8015a20:	4607      	mov	r7, r0
 8015a22:	460d      	mov	r5, r1
 8015a24:	4614      	mov	r4, r2
 8015a26:	d510      	bpl.n	8015a4a <_svfiprintf_r+0x36>
 8015a28:	690b      	ldr	r3, [r1, #16]
 8015a2a:	b973      	cbnz	r3, 8015a4a <_svfiprintf_r+0x36>
 8015a2c:	2140      	movs	r1, #64	@ 0x40
 8015a2e:	f7ff fa41 	bl	8014eb4 <_malloc_r>
 8015a32:	6028      	str	r0, [r5, #0]
 8015a34:	6128      	str	r0, [r5, #16]
 8015a36:	b930      	cbnz	r0, 8015a46 <_svfiprintf_r+0x32>
 8015a38:	230c      	movs	r3, #12
 8015a3a:	603b      	str	r3, [r7, #0]
 8015a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8015a40:	b01d      	add	sp, #116	@ 0x74
 8015a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a46:	2340      	movs	r3, #64	@ 0x40
 8015a48:	616b      	str	r3, [r5, #20]
 8015a4a:	2300      	movs	r3, #0
 8015a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a4e:	2320      	movs	r3, #32
 8015a50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015a54:	f8cd 800c 	str.w	r8, [sp, #12]
 8015a58:	2330      	movs	r3, #48	@ 0x30
 8015a5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015bf8 <_svfiprintf_r+0x1e4>
 8015a5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015a62:	f04f 0901 	mov.w	r9, #1
 8015a66:	4623      	mov	r3, r4
 8015a68:	469a      	mov	sl, r3
 8015a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a6e:	b10a      	cbz	r2, 8015a74 <_svfiprintf_r+0x60>
 8015a70:	2a25      	cmp	r2, #37	@ 0x25
 8015a72:	d1f9      	bne.n	8015a68 <_svfiprintf_r+0x54>
 8015a74:	ebba 0b04 	subs.w	fp, sl, r4
 8015a78:	d00b      	beq.n	8015a92 <_svfiprintf_r+0x7e>
 8015a7a:	465b      	mov	r3, fp
 8015a7c:	4622      	mov	r2, r4
 8015a7e:	4629      	mov	r1, r5
 8015a80:	4638      	mov	r0, r7
 8015a82:	f7ff ff6c 	bl	801595e <__ssputs_r>
 8015a86:	3001      	adds	r0, #1
 8015a88:	f000 80a7 	beq.w	8015bda <_svfiprintf_r+0x1c6>
 8015a8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a8e:	445a      	add	r2, fp
 8015a90:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a92:	f89a 3000 	ldrb.w	r3, [sl]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	f000 809f 	beq.w	8015bda <_svfiprintf_r+0x1c6>
 8015a9c:	2300      	movs	r3, #0
 8015a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8015aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015aa6:	f10a 0a01 	add.w	sl, sl, #1
 8015aaa:	9304      	str	r3, [sp, #16]
 8015aac:	9307      	str	r3, [sp, #28]
 8015aae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015ab2:	931a      	str	r3, [sp, #104]	@ 0x68
 8015ab4:	4654      	mov	r4, sl
 8015ab6:	2205      	movs	r2, #5
 8015ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015abc:	484e      	ldr	r0, [pc, #312]	@ (8015bf8 <_svfiprintf_r+0x1e4>)
 8015abe:	f7ea fba7 	bl	8000210 <memchr>
 8015ac2:	9a04      	ldr	r2, [sp, #16]
 8015ac4:	b9d8      	cbnz	r0, 8015afe <_svfiprintf_r+0xea>
 8015ac6:	06d0      	lsls	r0, r2, #27
 8015ac8:	bf44      	itt	mi
 8015aca:	2320      	movmi	r3, #32
 8015acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015ad0:	0711      	lsls	r1, r2, #28
 8015ad2:	bf44      	itt	mi
 8015ad4:	232b      	movmi	r3, #43	@ 0x2b
 8015ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015ada:	f89a 3000 	ldrb.w	r3, [sl]
 8015ade:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ae0:	d015      	beq.n	8015b0e <_svfiprintf_r+0xfa>
 8015ae2:	9a07      	ldr	r2, [sp, #28]
 8015ae4:	4654      	mov	r4, sl
 8015ae6:	2000      	movs	r0, #0
 8015ae8:	f04f 0c0a 	mov.w	ip, #10
 8015aec:	4621      	mov	r1, r4
 8015aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015af2:	3b30      	subs	r3, #48	@ 0x30
 8015af4:	2b09      	cmp	r3, #9
 8015af6:	d94b      	bls.n	8015b90 <_svfiprintf_r+0x17c>
 8015af8:	b1b0      	cbz	r0, 8015b28 <_svfiprintf_r+0x114>
 8015afa:	9207      	str	r2, [sp, #28]
 8015afc:	e014      	b.n	8015b28 <_svfiprintf_r+0x114>
 8015afe:	eba0 0308 	sub.w	r3, r0, r8
 8015b02:	fa09 f303 	lsl.w	r3, r9, r3
 8015b06:	4313      	orrs	r3, r2
 8015b08:	9304      	str	r3, [sp, #16]
 8015b0a:	46a2      	mov	sl, r4
 8015b0c:	e7d2      	b.n	8015ab4 <_svfiprintf_r+0xa0>
 8015b0e:	9b03      	ldr	r3, [sp, #12]
 8015b10:	1d19      	adds	r1, r3, #4
 8015b12:	681b      	ldr	r3, [r3, #0]
 8015b14:	9103      	str	r1, [sp, #12]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	bfbb      	ittet	lt
 8015b1a:	425b      	neglt	r3, r3
 8015b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8015b20:	9307      	strge	r3, [sp, #28]
 8015b22:	9307      	strlt	r3, [sp, #28]
 8015b24:	bfb8      	it	lt
 8015b26:	9204      	strlt	r2, [sp, #16]
 8015b28:	7823      	ldrb	r3, [r4, #0]
 8015b2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8015b2c:	d10a      	bne.n	8015b44 <_svfiprintf_r+0x130>
 8015b2e:	7863      	ldrb	r3, [r4, #1]
 8015b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8015b32:	d132      	bne.n	8015b9a <_svfiprintf_r+0x186>
 8015b34:	9b03      	ldr	r3, [sp, #12]
 8015b36:	1d1a      	adds	r2, r3, #4
 8015b38:	681b      	ldr	r3, [r3, #0]
 8015b3a:	9203      	str	r2, [sp, #12]
 8015b3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015b40:	3402      	adds	r4, #2
 8015b42:	9305      	str	r3, [sp, #20]
 8015b44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015c08 <_svfiprintf_r+0x1f4>
 8015b48:	7821      	ldrb	r1, [r4, #0]
 8015b4a:	2203      	movs	r2, #3
 8015b4c:	4650      	mov	r0, sl
 8015b4e:	f7ea fb5f 	bl	8000210 <memchr>
 8015b52:	b138      	cbz	r0, 8015b64 <_svfiprintf_r+0x150>
 8015b54:	9b04      	ldr	r3, [sp, #16]
 8015b56:	eba0 000a 	sub.w	r0, r0, sl
 8015b5a:	2240      	movs	r2, #64	@ 0x40
 8015b5c:	4082      	lsls	r2, r0
 8015b5e:	4313      	orrs	r3, r2
 8015b60:	3401      	adds	r4, #1
 8015b62:	9304      	str	r3, [sp, #16]
 8015b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b68:	4824      	ldr	r0, [pc, #144]	@ (8015bfc <_svfiprintf_r+0x1e8>)
 8015b6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015b6e:	2206      	movs	r2, #6
 8015b70:	f7ea fb4e 	bl	8000210 <memchr>
 8015b74:	2800      	cmp	r0, #0
 8015b76:	d036      	beq.n	8015be6 <_svfiprintf_r+0x1d2>
 8015b78:	4b21      	ldr	r3, [pc, #132]	@ (8015c00 <_svfiprintf_r+0x1ec>)
 8015b7a:	bb1b      	cbnz	r3, 8015bc4 <_svfiprintf_r+0x1b0>
 8015b7c:	9b03      	ldr	r3, [sp, #12]
 8015b7e:	3307      	adds	r3, #7
 8015b80:	f023 0307 	bic.w	r3, r3, #7
 8015b84:	3308      	adds	r3, #8
 8015b86:	9303      	str	r3, [sp, #12]
 8015b88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b8a:	4433      	add	r3, r6
 8015b8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b8e:	e76a      	b.n	8015a66 <_svfiprintf_r+0x52>
 8015b90:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b94:	460c      	mov	r4, r1
 8015b96:	2001      	movs	r0, #1
 8015b98:	e7a8      	b.n	8015aec <_svfiprintf_r+0xd8>
 8015b9a:	2300      	movs	r3, #0
 8015b9c:	3401      	adds	r4, #1
 8015b9e:	9305      	str	r3, [sp, #20]
 8015ba0:	4619      	mov	r1, r3
 8015ba2:	f04f 0c0a 	mov.w	ip, #10
 8015ba6:	4620      	mov	r0, r4
 8015ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015bac:	3a30      	subs	r2, #48	@ 0x30
 8015bae:	2a09      	cmp	r2, #9
 8015bb0:	d903      	bls.n	8015bba <_svfiprintf_r+0x1a6>
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d0c6      	beq.n	8015b44 <_svfiprintf_r+0x130>
 8015bb6:	9105      	str	r1, [sp, #20]
 8015bb8:	e7c4      	b.n	8015b44 <_svfiprintf_r+0x130>
 8015bba:	fb0c 2101 	mla	r1, ip, r1, r2
 8015bbe:	4604      	mov	r4, r0
 8015bc0:	2301      	movs	r3, #1
 8015bc2:	e7f0      	b.n	8015ba6 <_svfiprintf_r+0x192>
 8015bc4:	ab03      	add	r3, sp, #12
 8015bc6:	9300      	str	r3, [sp, #0]
 8015bc8:	462a      	mov	r2, r5
 8015bca:	4b0e      	ldr	r3, [pc, #56]	@ (8015c04 <_svfiprintf_r+0x1f0>)
 8015bcc:	a904      	add	r1, sp, #16
 8015bce:	4638      	mov	r0, r7
 8015bd0:	f7fc ffde 	bl	8012b90 <_printf_float>
 8015bd4:	1c42      	adds	r2, r0, #1
 8015bd6:	4606      	mov	r6, r0
 8015bd8:	d1d6      	bne.n	8015b88 <_svfiprintf_r+0x174>
 8015bda:	89ab      	ldrh	r3, [r5, #12]
 8015bdc:	065b      	lsls	r3, r3, #25
 8015bde:	f53f af2d 	bmi.w	8015a3c <_svfiprintf_r+0x28>
 8015be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015be4:	e72c      	b.n	8015a40 <_svfiprintf_r+0x2c>
 8015be6:	ab03      	add	r3, sp, #12
 8015be8:	9300      	str	r3, [sp, #0]
 8015bea:	462a      	mov	r2, r5
 8015bec:	4b05      	ldr	r3, [pc, #20]	@ (8015c04 <_svfiprintf_r+0x1f0>)
 8015bee:	a904      	add	r1, sp, #16
 8015bf0:	4638      	mov	r0, r7
 8015bf2:	f7fd fa65 	bl	80130c0 <_printf_i>
 8015bf6:	e7ed      	b.n	8015bd4 <_svfiprintf_r+0x1c0>
 8015bf8:	0801682a 	.word	0x0801682a
 8015bfc:	08016834 	.word	0x08016834
 8015c00:	08012b91 	.word	0x08012b91
 8015c04:	0801595f 	.word	0x0801595f
 8015c08:	08016830 	.word	0x08016830

08015c0c <__sfputc_r>:
 8015c0c:	6893      	ldr	r3, [r2, #8]
 8015c0e:	3b01      	subs	r3, #1
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	b410      	push	{r4}
 8015c14:	6093      	str	r3, [r2, #8]
 8015c16:	da08      	bge.n	8015c2a <__sfputc_r+0x1e>
 8015c18:	6994      	ldr	r4, [r2, #24]
 8015c1a:	42a3      	cmp	r3, r4
 8015c1c:	db01      	blt.n	8015c22 <__sfputc_r+0x16>
 8015c1e:	290a      	cmp	r1, #10
 8015c20:	d103      	bne.n	8015c2a <__sfputc_r+0x1e>
 8015c22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c26:	f7fd bd14 	b.w	8013652 <__swbuf_r>
 8015c2a:	6813      	ldr	r3, [r2, #0]
 8015c2c:	1c58      	adds	r0, r3, #1
 8015c2e:	6010      	str	r0, [r2, #0]
 8015c30:	7019      	strb	r1, [r3, #0]
 8015c32:	4608      	mov	r0, r1
 8015c34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c38:	4770      	bx	lr

08015c3a <__sfputs_r>:
 8015c3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c3c:	4606      	mov	r6, r0
 8015c3e:	460f      	mov	r7, r1
 8015c40:	4614      	mov	r4, r2
 8015c42:	18d5      	adds	r5, r2, r3
 8015c44:	42ac      	cmp	r4, r5
 8015c46:	d101      	bne.n	8015c4c <__sfputs_r+0x12>
 8015c48:	2000      	movs	r0, #0
 8015c4a:	e007      	b.n	8015c5c <__sfputs_r+0x22>
 8015c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c50:	463a      	mov	r2, r7
 8015c52:	4630      	mov	r0, r6
 8015c54:	f7ff ffda 	bl	8015c0c <__sfputc_r>
 8015c58:	1c43      	adds	r3, r0, #1
 8015c5a:	d1f3      	bne.n	8015c44 <__sfputs_r+0xa>
 8015c5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015c60 <_vfiprintf_r>:
 8015c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c64:	460d      	mov	r5, r1
 8015c66:	b09d      	sub	sp, #116	@ 0x74
 8015c68:	4614      	mov	r4, r2
 8015c6a:	4698      	mov	r8, r3
 8015c6c:	4606      	mov	r6, r0
 8015c6e:	b118      	cbz	r0, 8015c78 <_vfiprintf_r+0x18>
 8015c70:	6a03      	ldr	r3, [r0, #32]
 8015c72:	b90b      	cbnz	r3, 8015c78 <_vfiprintf_r+0x18>
 8015c74:	f7fd fbce 	bl	8013414 <__sinit>
 8015c78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015c7a:	07d9      	lsls	r1, r3, #31
 8015c7c:	d405      	bmi.n	8015c8a <_vfiprintf_r+0x2a>
 8015c7e:	89ab      	ldrh	r3, [r5, #12]
 8015c80:	059a      	lsls	r2, r3, #22
 8015c82:	d402      	bmi.n	8015c8a <_vfiprintf_r+0x2a>
 8015c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015c86:	f7fd fed0 	bl	8013a2a <__retarget_lock_acquire_recursive>
 8015c8a:	89ab      	ldrh	r3, [r5, #12]
 8015c8c:	071b      	lsls	r3, r3, #28
 8015c8e:	d501      	bpl.n	8015c94 <_vfiprintf_r+0x34>
 8015c90:	692b      	ldr	r3, [r5, #16]
 8015c92:	b99b      	cbnz	r3, 8015cbc <_vfiprintf_r+0x5c>
 8015c94:	4629      	mov	r1, r5
 8015c96:	4630      	mov	r0, r6
 8015c98:	f7fd fd1a 	bl	80136d0 <__swsetup_r>
 8015c9c:	b170      	cbz	r0, 8015cbc <_vfiprintf_r+0x5c>
 8015c9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015ca0:	07dc      	lsls	r4, r3, #31
 8015ca2:	d504      	bpl.n	8015cae <_vfiprintf_r+0x4e>
 8015ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8015ca8:	b01d      	add	sp, #116	@ 0x74
 8015caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cae:	89ab      	ldrh	r3, [r5, #12]
 8015cb0:	0598      	lsls	r0, r3, #22
 8015cb2:	d4f7      	bmi.n	8015ca4 <_vfiprintf_r+0x44>
 8015cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015cb6:	f7fd feb9 	bl	8013a2c <__retarget_lock_release_recursive>
 8015cba:	e7f3      	b.n	8015ca4 <_vfiprintf_r+0x44>
 8015cbc:	2300      	movs	r3, #0
 8015cbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8015cc0:	2320      	movs	r3, #32
 8015cc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015cc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8015cca:	2330      	movs	r3, #48	@ 0x30
 8015ccc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015e7c <_vfiprintf_r+0x21c>
 8015cd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015cd4:	f04f 0901 	mov.w	r9, #1
 8015cd8:	4623      	mov	r3, r4
 8015cda:	469a      	mov	sl, r3
 8015cdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ce0:	b10a      	cbz	r2, 8015ce6 <_vfiprintf_r+0x86>
 8015ce2:	2a25      	cmp	r2, #37	@ 0x25
 8015ce4:	d1f9      	bne.n	8015cda <_vfiprintf_r+0x7a>
 8015ce6:	ebba 0b04 	subs.w	fp, sl, r4
 8015cea:	d00b      	beq.n	8015d04 <_vfiprintf_r+0xa4>
 8015cec:	465b      	mov	r3, fp
 8015cee:	4622      	mov	r2, r4
 8015cf0:	4629      	mov	r1, r5
 8015cf2:	4630      	mov	r0, r6
 8015cf4:	f7ff ffa1 	bl	8015c3a <__sfputs_r>
 8015cf8:	3001      	adds	r0, #1
 8015cfa:	f000 80a7 	beq.w	8015e4c <_vfiprintf_r+0x1ec>
 8015cfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015d00:	445a      	add	r2, fp
 8015d02:	9209      	str	r2, [sp, #36]	@ 0x24
 8015d04:	f89a 3000 	ldrb.w	r3, [sl]
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	f000 809f 	beq.w	8015e4c <_vfiprintf_r+0x1ec>
 8015d0e:	2300      	movs	r3, #0
 8015d10:	f04f 32ff 	mov.w	r2, #4294967295
 8015d14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015d18:	f10a 0a01 	add.w	sl, sl, #1
 8015d1c:	9304      	str	r3, [sp, #16]
 8015d1e:	9307      	str	r3, [sp, #28]
 8015d20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015d24:	931a      	str	r3, [sp, #104]	@ 0x68
 8015d26:	4654      	mov	r4, sl
 8015d28:	2205      	movs	r2, #5
 8015d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d2e:	4853      	ldr	r0, [pc, #332]	@ (8015e7c <_vfiprintf_r+0x21c>)
 8015d30:	f7ea fa6e 	bl	8000210 <memchr>
 8015d34:	9a04      	ldr	r2, [sp, #16]
 8015d36:	b9d8      	cbnz	r0, 8015d70 <_vfiprintf_r+0x110>
 8015d38:	06d1      	lsls	r1, r2, #27
 8015d3a:	bf44      	itt	mi
 8015d3c:	2320      	movmi	r3, #32
 8015d3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015d42:	0713      	lsls	r3, r2, #28
 8015d44:	bf44      	itt	mi
 8015d46:	232b      	movmi	r3, #43	@ 0x2b
 8015d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8015d50:	2b2a      	cmp	r3, #42	@ 0x2a
 8015d52:	d015      	beq.n	8015d80 <_vfiprintf_r+0x120>
 8015d54:	9a07      	ldr	r2, [sp, #28]
 8015d56:	4654      	mov	r4, sl
 8015d58:	2000      	movs	r0, #0
 8015d5a:	f04f 0c0a 	mov.w	ip, #10
 8015d5e:	4621      	mov	r1, r4
 8015d60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015d64:	3b30      	subs	r3, #48	@ 0x30
 8015d66:	2b09      	cmp	r3, #9
 8015d68:	d94b      	bls.n	8015e02 <_vfiprintf_r+0x1a2>
 8015d6a:	b1b0      	cbz	r0, 8015d9a <_vfiprintf_r+0x13a>
 8015d6c:	9207      	str	r2, [sp, #28]
 8015d6e:	e014      	b.n	8015d9a <_vfiprintf_r+0x13a>
 8015d70:	eba0 0308 	sub.w	r3, r0, r8
 8015d74:	fa09 f303 	lsl.w	r3, r9, r3
 8015d78:	4313      	orrs	r3, r2
 8015d7a:	9304      	str	r3, [sp, #16]
 8015d7c:	46a2      	mov	sl, r4
 8015d7e:	e7d2      	b.n	8015d26 <_vfiprintf_r+0xc6>
 8015d80:	9b03      	ldr	r3, [sp, #12]
 8015d82:	1d19      	adds	r1, r3, #4
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	9103      	str	r1, [sp, #12]
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	bfbb      	ittet	lt
 8015d8c:	425b      	neglt	r3, r3
 8015d8e:	f042 0202 	orrlt.w	r2, r2, #2
 8015d92:	9307      	strge	r3, [sp, #28]
 8015d94:	9307      	strlt	r3, [sp, #28]
 8015d96:	bfb8      	it	lt
 8015d98:	9204      	strlt	r2, [sp, #16]
 8015d9a:	7823      	ldrb	r3, [r4, #0]
 8015d9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8015d9e:	d10a      	bne.n	8015db6 <_vfiprintf_r+0x156>
 8015da0:	7863      	ldrb	r3, [r4, #1]
 8015da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8015da4:	d132      	bne.n	8015e0c <_vfiprintf_r+0x1ac>
 8015da6:	9b03      	ldr	r3, [sp, #12]
 8015da8:	1d1a      	adds	r2, r3, #4
 8015daa:	681b      	ldr	r3, [r3, #0]
 8015dac:	9203      	str	r2, [sp, #12]
 8015dae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015db2:	3402      	adds	r4, #2
 8015db4:	9305      	str	r3, [sp, #20]
 8015db6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015e8c <_vfiprintf_r+0x22c>
 8015dba:	7821      	ldrb	r1, [r4, #0]
 8015dbc:	2203      	movs	r2, #3
 8015dbe:	4650      	mov	r0, sl
 8015dc0:	f7ea fa26 	bl	8000210 <memchr>
 8015dc4:	b138      	cbz	r0, 8015dd6 <_vfiprintf_r+0x176>
 8015dc6:	9b04      	ldr	r3, [sp, #16]
 8015dc8:	eba0 000a 	sub.w	r0, r0, sl
 8015dcc:	2240      	movs	r2, #64	@ 0x40
 8015dce:	4082      	lsls	r2, r0
 8015dd0:	4313      	orrs	r3, r2
 8015dd2:	3401      	adds	r4, #1
 8015dd4:	9304      	str	r3, [sp, #16]
 8015dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015dda:	4829      	ldr	r0, [pc, #164]	@ (8015e80 <_vfiprintf_r+0x220>)
 8015ddc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015de0:	2206      	movs	r2, #6
 8015de2:	f7ea fa15 	bl	8000210 <memchr>
 8015de6:	2800      	cmp	r0, #0
 8015de8:	d03f      	beq.n	8015e6a <_vfiprintf_r+0x20a>
 8015dea:	4b26      	ldr	r3, [pc, #152]	@ (8015e84 <_vfiprintf_r+0x224>)
 8015dec:	bb1b      	cbnz	r3, 8015e36 <_vfiprintf_r+0x1d6>
 8015dee:	9b03      	ldr	r3, [sp, #12]
 8015df0:	3307      	adds	r3, #7
 8015df2:	f023 0307 	bic.w	r3, r3, #7
 8015df6:	3308      	adds	r3, #8
 8015df8:	9303      	str	r3, [sp, #12]
 8015dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015dfc:	443b      	add	r3, r7
 8015dfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e00:	e76a      	b.n	8015cd8 <_vfiprintf_r+0x78>
 8015e02:	fb0c 3202 	mla	r2, ip, r2, r3
 8015e06:	460c      	mov	r4, r1
 8015e08:	2001      	movs	r0, #1
 8015e0a:	e7a8      	b.n	8015d5e <_vfiprintf_r+0xfe>
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	3401      	adds	r4, #1
 8015e10:	9305      	str	r3, [sp, #20]
 8015e12:	4619      	mov	r1, r3
 8015e14:	f04f 0c0a 	mov.w	ip, #10
 8015e18:	4620      	mov	r0, r4
 8015e1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015e1e:	3a30      	subs	r2, #48	@ 0x30
 8015e20:	2a09      	cmp	r2, #9
 8015e22:	d903      	bls.n	8015e2c <_vfiprintf_r+0x1cc>
 8015e24:	2b00      	cmp	r3, #0
 8015e26:	d0c6      	beq.n	8015db6 <_vfiprintf_r+0x156>
 8015e28:	9105      	str	r1, [sp, #20]
 8015e2a:	e7c4      	b.n	8015db6 <_vfiprintf_r+0x156>
 8015e2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015e30:	4604      	mov	r4, r0
 8015e32:	2301      	movs	r3, #1
 8015e34:	e7f0      	b.n	8015e18 <_vfiprintf_r+0x1b8>
 8015e36:	ab03      	add	r3, sp, #12
 8015e38:	9300      	str	r3, [sp, #0]
 8015e3a:	462a      	mov	r2, r5
 8015e3c:	4b12      	ldr	r3, [pc, #72]	@ (8015e88 <_vfiprintf_r+0x228>)
 8015e3e:	a904      	add	r1, sp, #16
 8015e40:	4630      	mov	r0, r6
 8015e42:	f7fc fea5 	bl	8012b90 <_printf_float>
 8015e46:	4607      	mov	r7, r0
 8015e48:	1c78      	adds	r0, r7, #1
 8015e4a:	d1d6      	bne.n	8015dfa <_vfiprintf_r+0x19a>
 8015e4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015e4e:	07d9      	lsls	r1, r3, #31
 8015e50:	d405      	bmi.n	8015e5e <_vfiprintf_r+0x1fe>
 8015e52:	89ab      	ldrh	r3, [r5, #12]
 8015e54:	059a      	lsls	r2, r3, #22
 8015e56:	d402      	bmi.n	8015e5e <_vfiprintf_r+0x1fe>
 8015e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015e5a:	f7fd fde7 	bl	8013a2c <__retarget_lock_release_recursive>
 8015e5e:	89ab      	ldrh	r3, [r5, #12]
 8015e60:	065b      	lsls	r3, r3, #25
 8015e62:	f53f af1f 	bmi.w	8015ca4 <_vfiprintf_r+0x44>
 8015e66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015e68:	e71e      	b.n	8015ca8 <_vfiprintf_r+0x48>
 8015e6a:	ab03      	add	r3, sp, #12
 8015e6c:	9300      	str	r3, [sp, #0]
 8015e6e:	462a      	mov	r2, r5
 8015e70:	4b05      	ldr	r3, [pc, #20]	@ (8015e88 <_vfiprintf_r+0x228>)
 8015e72:	a904      	add	r1, sp, #16
 8015e74:	4630      	mov	r0, r6
 8015e76:	f7fd f923 	bl	80130c0 <_printf_i>
 8015e7a:	e7e4      	b.n	8015e46 <_vfiprintf_r+0x1e6>
 8015e7c:	0801682a 	.word	0x0801682a
 8015e80:	08016834 	.word	0x08016834
 8015e84:	08012b91 	.word	0x08012b91
 8015e88:	08015c3b 	.word	0x08015c3b
 8015e8c:	08016830 	.word	0x08016830

08015e90 <__sflush_r>:
 8015e90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e98:	0716      	lsls	r6, r2, #28
 8015e9a:	4605      	mov	r5, r0
 8015e9c:	460c      	mov	r4, r1
 8015e9e:	d454      	bmi.n	8015f4a <__sflush_r+0xba>
 8015ea0:	684b      	ldr	r3, [r1, #4]
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	dc02      	bgt.n	8015eac <__sflush_r+0x1c>
 8015ea6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	dd48      	ble.n	8015f3e <__sflush_r+0xae>
 8015eac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015eae:	2e00      	cmp	r6, #0
 8015eb0:	d045      	beq.n	8015f3e <__sflush_r+0xae>
 8015eb2:	2300      	movs	r3, #0
 8015eb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015eb8:	682f      	ldr	r7, [r5, #0]
 8015eba:	6a21      	ldr	r1, [r4, #32]
 8015ebc:	602b      	str	r3, [r5, #0]
 8015ebe:	d030      	beq.n	8015f22 <__sflush_r+0x92>
 8015ec0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015ec2:	89a3      	ldrh	r3, [r4, #12]
 8015ec4:	0759      	lsls	r1, r3, #29
 8015ec6:	d505      	bpl.n	8015ed4 <__sflush_r+0x44>
 8015ec8:	6863      	ldr	r3, [r4, #4]
 8015eca:	1ad2      	subs	r2, r2, r3
 8015ecc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015ece:	b10b      	cbz	r3, 8015ed4 <__sflush_r+0x44>
 8015ed0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015ed2:	1ad2      	subs	r2, r2, r3
 8015ed4:	2300      	movs	r3, #0
 8015ed6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015ed8:	6a21      	ldr	r1, [r4, #32]
 8015eda:	4628      	mov	r0, r5
 8015edc:	47b0      	blx	r6
 8015ede:	1c43      	adds	r3, r0, #1
 8015ee0:	89a3      	ldrh	r3, [r4, #12]
 8015ee2:	d106      	bne.n	8015ef2 <__sflush_r+0x62>
 8015ee4:	6829      	ldr	r1, [r5, #0]
 8015ee6:	291d      	cmp	r1, #29
 8015ee8:	d82b      	bhi.n	8015f42 <__sflush_r+0xb2>
 8015eea:	4a2a      	ldr	r2, [pc, #168]	@ (8015f94 <__sflush_r+0x104>)
 8015eec:	40ca      	lsrs	r2, r1
 8015eee:	07d6      	lsls	r6, r2, #31
 8015ef0:	d527      	bpl.n	8015f42 <__sflush_r+0xb2>
 8015ef2:	2200      	movs	r2, #0
 8015ef4:	6062      	str	r2, [r4, #4]
 8015ef6:	04d9      	lsls	r1, r3, #19
 8015ef8:	6922      	ldr	r2, [r4, #16]
 8015efa:	6022      	str	r2, [r4, #0]
 8015efc:	d504      	bpl.n	8015f08 <__sflush_r+0x78>
 8015efe:	1c42      	adds	r2, r0, #1
 8015f00:	d101      	bne.n	8015f06 <__sflush_r+0x76>
 8015f02:	682b      	ldr	r3, [r5, #0]
 8015f04:	b903      	cbnz	r3, 8015f08 <__sflush_r+0x78>
 8015f06:	6560      	str	r0, [r4, #84]	@ 0x54
 8015f08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015f0a:	602f      	str	r7, [r5, #0]
 8015f0c:	b1b9      	cbz	r1, 8015f3e <__sflush_r+0xae>
 8015f0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015f12:	4299      	cmp	r1, r3
 8015f14:	d002      	beq.n	8015f1c <__sflush_r+0x8c>
 8015f16:	4628      	mov	r0, r5
 8015f18:	f7fe fc1e 	bl	8014758 <_free_r>
 8015f1c:	2300      	movs	r3, #0
 8015f1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015f20:	e00d      	b.n	8015f3e <__sflush_r+0xae>
 8015f22:	2301      	movs	r3, #1
 8015f24:	4628      	mov	r0, r5
 8015f26:	47b0      	blx	r6
 8015f28:	4602      	mov	r2, r0
 8015f2a:	1c50      	adds	r0, r2, #1
 8015f2c:	d1c9      	bne.n	8015ec2 <__sflush_r+0x32>
 8015f2e:	682b      	ldr	r3, [r5, #0]
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d0c6      	beq.n	8015ec2 <__sflush_r+0x32>
 8015f34:	2b1d      	cmp	r3, #29
 8015f36:	d001      	beq.n	8015f3c <__sflush_r+0xac>
 8015f38:	2b16      	cmp	r3, #22
 8015f3a:	d11e      	bne.n	8015f7a <__sflush_r+0xea>
 8015f3c:	602f      	str	r7, [r5, #0]
 8015f3e:	2000      	movs	r0, #0
 8015f40:	e022      	b.n	8015f88 <__sflush_r+0xf8>
 8015f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015f46:	b21b      	sxth	r3, r3
 8015f48:	e01b      	b.n	8015f82 <__sflush_r+0xf2>
 8015f4a:	690f      	ldr	r7, [r1, #16]
 8015f4c:	2f00      	cmp	r7, #0
 8015f4e:	d0f6      	beq.n	8015f3e <__sflush_r+0xae>
 8015f50:	0793      	lsls	r3, r2, #30
 8015f52:	680e      	ldr	r6, [r1, #0]
 8015f54:	bf08      	it	eq
 8015f56:	694b      	ldreq	r3, [r1, #20]
 8015f58:	600f      	str	r7, [r1, #0]
 8015f5a:	bf18      	it	ne
 8015f5c:	2300      	movne	r3, #0
 8015f5e:	eba6 0807 	sub.w	r8, r6, r7
 8015f62:	608b      	str	r3, [r1, #8]
 8015f64:	f1b8 0f00 	cmp.w	r8, #0
 8015f68:	dde9      	ble.n	8015f3e <__sflush_r+0xae>
 8015f6a:	6a21      	ldr	r1, [r4, #32]
 8015f6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015f6e:	4643      	mov	r3, r8
 8015f70:	463a      	mov	r2, r7
 8015f72:	4628      	mov	r0, r5
 8015f74:	47b0      	blx	r6
 8015f76:	2800      	cmp	r0, #0
 8015f78:	dc08      	bgt.n	8015f8c <__sflush_r+0xfc>
 8015f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015f82:	81a3      	strh	r3, [r4, #12]
 8015f84:	f04f 30ff 	mov.w	r0, #4294967295
 8015f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f8c:	4407      	add	r7, r0
 8015f8e:	eba8 0800 	sub.w	r8, r8, r0
 8015f92:	e7e7      	b.n	8015f64 <__sflush_r+0xd4>
 8015f94:	20400001 	.word	0x20400001

08015f98 <_fflush_r>:
 8015f98:	b538      	push	{r3, r4, r5, lr}
 8015f9a:	690b      	ldr	r3, [r1, #16]
 8015f9c:	4605      	mov	r5, r0
 8015f9e:	460c      	mov	r4, r1
 8015fa0:	b913      	cbnz	r3, 8015fa8 <_fflush_r+0x10>
 8015fa2:	2500      	movs	r5, #0
 8015fa4:	4628      	mov	r0, r5
 8015fa6:	bd38      	pop	{r3, r4, r5, pc}
 8015fa8:	b118      	cbz	r0, 8015fb2 <_fflush_r+0x1a>
 8015faa:	6a03      	ldr	r3, [r0, #32]
 8015fac:	b90b      	cbnz	r3, 8015fb2 <_fflush_r+0x1a>
 8015fae:	f7fd fa31 	bl	8013414 <__sinit>
 8015fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d0f3      	beq.n	8015fa2 <_fflush_r+0xa>
 8015fba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015fbc:	07d0      	lsls	r0, r2, #31
 8015fbe:	d404      	bmi.n	8015fca <_fflush_r+0x32>
 8015fc0:	0599      	lsls	r1, r3, #22
 8015fc2:	d402      	bmi.n	8015fca <_fflush_r+0x32>
 8015fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015fc6:	f7fd fd30 	bl	8013a2a <__retarget_lock_acquire_recursive>
 8015fca:	4628      	mov	r0, r5
 8015fcc:	4621      	mov	r1, r4
 8015fce:	f7ff ff5f 	bl	8015e90 <__sflush_r>
 8015fd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015fd4:	07da      	lsls	r2, r3, #31
 8015fd6:	4605      	mov	r5, r0
 8015fd8:	d4e4      	bmi.n	8015fa4 <_fflush_r+0xc>
 8015fda:	89a3      	ldrh	r3, [r4, #12]
 8015fdc:	059b      	lsls	r3, r3, #22
 8015fde:	d4e1      	bmi.n	8015fa4 <_fflush_r+0xc>
 8015fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015fe2:	f7fd fd23 	bl	8013a2c <__retarget_lock_release_recursive>
 8015fe6:	e7dd      	b.n	8015fa4 <_fflush_r+0xc>

08015fe8 <fiprintf>:
 8015fe8:	b40e      	push	{r1, r2, r3}
 8015fea:	b503      	push	{r0, r1, lr}
 8015fec:	4601      	mov	r1, r0
 8015fee:	ab03      	add	r3, sp, #12
 8015ff0:	4805      	ldr	r0, [pc, #20]	@ (8016008 <fiprintf+0x20>)
 8015ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ff6:	6800      	ldr	r0, [r0, #0]
 8015ff8:	9301      	str	r3, [sp, #4]
 8015ffa:	f7ff fe31 	bl	8015c60 <_vfiprintf_r>
 8015ffe:	b002      	add	sp, #8
 8016000:	f85d eb04 	ldr.w	lr, [sp], #4
 8016004:	b003      	add	sp, #12
 8016006:	4770      	bx	lr
 8016008:	2000018c 	.word	0x2000018c

0801600c <__swhatbuf_r>:
 801600c:	b570      	push	{r4, r5, r6, lr}
 801600e:	460c      	mov	r4, r1
 8016010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016014:	2900      	cmp	r1, #0
 8016016:	b096      	sub	sp, #88	@ 0x58
 8016018:	4615      	mov	r5, r2
 801601a:	461e      	mov	r6, r3
 801601c:	da0d      	bge.n	801603a <__swhatbuf_r+0x2e>
 801601e:	89a3      	ldrh	r3, [r4, #12]
 8016020:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016024:	f04f 0100 	mov.w	r1, #0
 8016028:	bf14      	ite	ne
 801602a:	2340      	movne	r3, #64	@ 0x40
 801602c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016030:	2000      	movs	r0, #0
 8016032:	6031      	str	r1, [r6, #0]
 8016034:	602b      	str	r3, [r5, #0]
 8016036:	b016      	add	sp, #88	@ 0x58
 8016038:	bd70      	pop	{r4, r5, r6, pc}
 801603a:	466a      	mov	r2, sp
 801603c:	f000 f862 	bl	8016104 <_fstat_r>
 8016040:	2800      	cmp	r0, #0
 8016042:	dbec      	blt.n	801601e <__swhatbuf_r+0x12>
 8016044:	9901      	ldr	r1, [sp, #4]
 8016046:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801604a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801604e:	4259      	negs	r1, r3
 8016050:	4159      	adcs	r1, r3
 8016052:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016056:	e7eb      	b.n	8016030 <__swhatbuf_r+0x24>

08016058 <__smakebuf_r>:
 8016058:	898b      	ldrh	r3, [r1, #12]
 801605a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801605c:	079d      	lsls	r5, r3, #30
 801605e:	4606      	mov	r6, r0
 8016060:	460c      	mov	r4, r1
 8016062:	d507      	bpl.n	8016074 <__smakebuf_r+0x1c>
 8016064:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016068:	6023      	str	r3, [r4, #0]
 801606a:	6123      	str	r3, [r4, #16]
 801606c:	2301      	movs	r3, #1
 801606e:	6163      	str	r3, [r4, #20]
 8016070:	b003      	add	sp, #12
 8016072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016074:	ab01      	add	r3, sp, #4
 8016076:	466a      	mov	r2, sp
 8016078:	f7ff ffc8 	bl	801600c <__swhatbuf_r>
 801607c:	9f00      	ldr	r7, [sp, #0]
 801607e:	4605      	mov	r5, r0
 8016080:	4639      	mov	r1, r7
 8016082:	4630      	mov	r0, r6
 8016084:	f7fe ff16 	bl	8014eb4 <_malloc_r>
 8016088:	b948      	cbnz	r0, 801609e <__smakebuf_r+0x46>
 801608a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801608e:	059a      	lsls	r2, r3, #22
 8016090:	d4ee      	bmi.n	8016070 <__smakebuf_r+0x18>
 8016092:	f023 0303 	bic.w	r3, r3, #3
 8016096:	f043 0302 	orr.w	r3, r3, #2
 801609a:	81a3      	strh	r3, [r4, #12]
 801609c:	e7e2      	b.n	8016064 <__smakebuf_r+0xc>
 801609e:	89a3      	ldrh	r3, [r4, #12]
 80160a0:	6020      	str	r0, [r4, #0]
 80160a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80160a6:	81a3      	strh	r3, [r4, #12]
 80160a8:	9b01      	ldr	r3, [sp, #4]
 80160aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80160ae:	b15b      	cbz	r3, 80160c8 <__smakebuf_r+0x70>
 80160b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80160b4:	4630      	mov	r0, r6
 80160b6:	f000 f837 	bl	8016128 <_isatty_r>
 80160ba:	b128      	cbz	r0, 80160c8 <__smakebuf_r+0x70>
 80160bc:	89a3      	ldrh	r3, [r4, #12]
 80160be:	f023 0303 	bic.w	r3, r3, #3
 80160c2:	f043 0301 	orr.w	r3, r3, #1
 80160c6:	81a3      	strh	r3, [r4, #12]
 80160c8:	89a3      	ldrh	r3, [r4, #12]
 80160ca:	431d      	orrs	r5, r3
 80160cc:	81a5      	strh	r5, [r4, #12]
 80160ce:	e7cf      	b.n	8016070 <__smakebuf_r+0x18>

080160d0 <memmove>:
 80160d0:	4288      	cmp	r0, r1
 80160d2:	b510      	push	{r4, lr}
 80160d4:	eb01 0402 	add.w	r4, r1, r2
 80160d8:	d902      	bls.n	80160e0 <memmove+0x10>
 80160da:	4284      	cmp	r4, r0
 80160dc:	4623      	mov	r3, r4
 80160de:	d807      	bhi.n	80160f0 <memmove+0x20>
 80160e0:	1e43      	subs	r3, r0, #1
 80160e2:	42a1      	cmp	r1, r4
 80160e4:	d008      	beq.n	80160f8 <memmove+0x28>
 80160e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80160ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80160ee:	e7f8      	b.n	80160e2 <memmove+0x12>
 80160f0:	4402      	add	r2, r0
 80160f2:	4601      	mov	r1, r0
 80160f4:	428a      	cmp	r2, r1
 80160f6:	d100      	bne.n	80160fa <memmove+0x2a>
 80160f8:	bd10      	pop	{r4, pc}
 80160fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80160fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016102:	e7f7      	b.n	80160f4 <memmove+0x24>

08016104 <_fstat_r>:
 8016104:	b538      	push	{r3, r4, r5, lr}
 8016106:	4d07      	ldr	r5, [pc, #28]	@ (8016124 <_fstat_r+0x20>)
 8016108:	2300      	movs	r3, #0
 801610a:	4604      	mov	r4, r0
 801610c:	4608      	mov	r0, r1
 801610e:	4611      	mov	r1, r2
 8016110:	602b      	str	r3, [r5, #0]
 8016112:	f7ee f96b 	bl	80043ec <_fstat>
 8016116:	1c43      	adds	r3, r0, #1
 8016118:	d102      	bne.n	8016120 <_fstat_r+0x1c>
 801611a:	682b      	ldr	r3, [r5, #0]
 801611c:	b103      	cbz	r3, 8016120 <_fstat_r+0x1c>
 801611e:	6023      	str	r3, [r4, #0]
 8016120:	bd38      	pop	{r3, r4, r5, pc}
 8016122:	bf00      	nop
 8016124:	2000b4dc 	.word	0x2000b4dc

08016128 <_isatty_r>:
 8016128:	b538      	push	{r3, r4, r5, lr}
 801612a:	4d06      	ldr	r5, [pc, #24]	@ (8016144 <_isatty_r+0x1c>)
 801612c:	2300      	movs	r3, #0
 801612e:	4604      	mov	r4, r0
 8016130:	4608      	mov	r0, r1
 8016132:	602b      	str	r3, [r5, #0]
 8016134:	f7ee f96a 	bl	800440c <_isatty>
 8016138:	1c43      	adds	r3, r0, #1
 801613a:	d102      	bne.n	8016142 <_isatty_r+0x1a>
 801613c:	682b      	ldr	r3, [r5, #0]
 801613e:	b103      	cbz	r3, 8016142 <_isatty_r+0x1a>
 8016140:	6023      	str	r3, [r4, #0]
 8016142:	bd38      	pop	{r3, r4, r5, pc}
 8016144:	2000b4dc 	.word	0x2000b4dc

08016148 <_sbrk_r>:
 8016148:	b538      	push	{r3, r4, r5, lr}
 801614a:	4d06      	ldr	r5, [pc, #24]	@ (8016164 <_sbrk_r+0x1c>)
 801614c:	2300      	movs	r3, #0
 801614e:	4604      	mov	r4, r0
 8016150:	4608      	mov	r0, r1
 8016152:	602b      	str	r3, [r5, #0]
 8016154:	f7ee f972 	bl	800443c <_sbrk>
 8016158:	1c43      	adds	r3, r0, #1
 801615a:	d102      	bne.n	8016162 <_sbrk_r+0x1a>
 801615c:	682b      	ldr	r3, [r5, #0]
 801615e:	b103      	cbz	r3, 8016162 <_sbrk_r+0x1a>
 8016160:	6023      	str	r3, [r4, #0]
 8016162:	bd38      	pop	{r3, r4, r5, pc}
 8016164:	2000b4dc 	.word	0x2000b4dc

08016168 <abort>:
 8016168:	b508      	push	{r3, lr}
 801616a:	2006      	movs	r0, #6
 801616c:	f000 f86e 	bl	801624c <raise>
 8016170:	2001      	movs	r0, #1
 8016172:	f7ee f8eb 	bl	800434c <_exit>

08016176 <_calloc_r>:
 8016176:	b570      	push	{r4, r5, r6, lr}
 8016178:	fba1 5402 	umull	r5, r4, r1, r2
 801617c:	b934      	cbnz	r4, 801618c <_calloc_r+0x16>
 801617e:	4629      	mov	r1, r5
 8016180:	f7fe fe98 	bl	8014eb4 <_malloc_r>
 8016184:	4606      	mov	r6, r0
 8016186:	b928      	cbnz	r0, 8016194 <_calloc_r+0x1e>
 8016188:	4630      	mov	r0, r6
 801618a:	bd70      	pop	{r4, r5, r6, pc}
 801618c:	220c      	movs	r2, #12
 801618e:	6002      	str	r2, [r0, #0]
 8016190:	2600      	movs	r6, #0
 8016192:	e7f9      	b.n	8016188 <_calloc_r+0x12>
 8016194:	462a      	mov	r2, r5
 8016196:	4621      	mov	r1, r4
 8016198:	f7fd faf0 	bl	801377c <memset>
 801619c:	e7f4      	b.n	8016188 <_calloc_r+0x12>

0801619e <_realloc_r>:
 801619e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161a2:	4607      	mov	r7, r0
 80161a4:	4614      	mov	r4, r2
 80161a6:	460d      	mov	r5, r1
 80161a8:	b921      	cbnz	r1, 80161b4 <_realloc_r+0x16>
 80161aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80161ae:	4611      	mov	r1, r2
 80161b0:	f7fe be80 	b.w	8014eb4 <_malloc_r>
 80161b4:	b92a      	cbnz	r2, 80161c2 <_realloc_r+0x24>
 80161b6:	f7fe facf 	bl	8014758 <_free_r>
 80161ba:	4625      	mov	r5, r4
 80161bc:	4628      	mov	r0, r5
 80161be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161c2:	f000 f85f 	bl	8016284 <_malloc_usable_size_r>
 80161c6:	4284      	cmp	r4, r0
 80161c8:	4606      	mov	r6, r0
 80161ca:	d802      	bhi.n	80161d2 <_realloc_r+0x34>
 80161cc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80161d0:	d8f4      	bhi.n	80161bc <_realloc_r+0x1e>
 80161d2:	4621      	mov	r1, r4
 80161d4:	4638      	mov	r0, r7
 80161d6:	f7fe fe6d 	bl	8014eb4 <_malloc_r>
 80161da:	4680      	mov	r8, r0
 80161dc:	b908      	cbnz	r0, 80161e2 <_realloc_r+0x44>
 80161de:	4645      	mov	r5, r8
 80161e0:	e7ec      	b.n	80161bc <_realloc_r+0x1e>
 80161e2:	42b4      	cmp	r4, r6
 80161e4:	4622      	mov	r2, r4
 80161e6:	4629      	mov	r1, r5
 80161e8:	bf28      	it	cs
 80161ea:	4632      	movcs	r2, r6
 80161ec:	f7fd fc1f 	bl	8013a2e <memcpy>
 80161f0:	4629      	mov	r1, r5
 80161f2:	4638      	mov	r0, r7
 80161f4:	f7fe fab0 	bl	8014758 <_free_r>
 80161f8:	e7f1      	b.n	80161de <_realloc_r+0x40>

080161fa <_raise_r>:
 80161fa:	291f      	cmp	r1, #31
 80161fc:	b538      	push	{r3, r4, r5, lr}
 80161fe:	4605      	mov	r5, r0
 8016200:	460c      	mov	r4, r1
 8016202:	d904      	bls.n	801620e <_raise_r+0x14>
 8016204:	2316      	movs	r3, #22
 8016206:	6003      	str	r3, [r0, #0]
 8016208:	f04f 30ff 	mov.w	r0, #4294967295
 801620c:	bd38      	pop	{r3, r4, r5, pc}
 801620e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016210:	b112      	cbz	r2, 8016218 <_raise_r+0x1e>
 8016212:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016216:	b94b      	cbnz	r3, 801622c <_raise_r+0x32>
 8016218:	4628      	mov	r0, r5
 801621a:	f000 f831 	bl	8016280 <_getpid_r>
 801621e:	4622      	mov	r2, r4
 8016220:	4601      	mov	r1, r0
 8016222:	4628      	mov	r0, r5
 8016224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016228:	f000 b818 	b.w	801625c <_kill_r>
 801622c:	2b01      	cmp	r3, #1
 801622e:	d00a      	beq.n	8016246 <_raise_r+0x4c>
 8016230:	1c59      	adds	r1, r3, #1
 8016232:	d103      	bne.n	801623c <_raise_r+0x42>
 8016234:	2316      	movs	r3, #22
 8016236:	6003      	str	r3, [r0, #0]
 8016238:	2001      	movs	r0, #1
 801623a:	e7e7      	b.n	801620c <_raise_r+0x12>
 801623c:	2100      	movs	r1, #0
 801623e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016242:	4620      	mov	r0, r4
 8016244:	4798      	blx	r3
 8016246:	2000      	movs	r0, #0
 8016248:	e7e0      	b.n	801620c <_raise_r+0x12>
	...

0801624c <raise>:
 801624c:	4b02      	ldr	r3, [pc, #8]	@ (8016258 <raise+0xc>)
 801624e:	4601      	mov	r1, r0
 8016250:	6818      	ldr	r0, [r3, #0]
 8016252:	f7ff bfd2 	b.w	80161fa <_raise_r>
 8016256:	bf00      	nop
 8016258:	2000018c 	.word	0x2000018c

0801625c <_kill_r>:
 801625c:	b538      	push	{r3, r4, r5, lr}
 801625e:	4d07      	ldr	r5, [pc, #28]	@ (801627c <_kill_r+0x20>)
 8016260:	2300      	movs	r3, #0
 8016262:	4604      	mov	r4, r0
 8016264:	4608      	mov	r0, r1
 8016266:	4611      	mov	r1, r2
 8016268:	602b      	str	r3, [r5, #0]
 801626a:	f7ee f85f 	bl	800432c <_kill>
 801626e:	1c43      	adds	r3, r0, #1
 8016270:	d102      	bne.n	8016278 <_kill_r+0x1c>
 8016272:	682b      	ldr	r3, [r5, #0]
 8016274:	b103      	cbz	r3, 8016278 <_kill_r+0x1c>
 8016276:	6023      	str	r3, [r4, #0]
 8016278:	bd38      	pop	{r3, r4, r5, pc}
 801627a:	bf00      	nop
 801627c:	2000b4dc 	.word	0x2000b4dc

08016280 <_getpid_r>:
 8016280:	f7ee b84c 	b.w	800431c <_getpid>

08016284 <_malloc_usable_size_r>:
 8016284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016288:	1f18      	subs	r0, r3, #4
 801628a:	2b00      	cmp	r3, #0
 801628c:	bfbc      	itt	lt
 801628e:	580b      	ldrlt	r3, [r1, r0]
 8016290:	18c0      	addlt	r0, r0, r3
 8016292:	4770      	bx	lr

08016294 <_init>:
 8016294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016296:	bf00      	nop
 8016298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801629a:	bc08      	pop	{r3}
 801629c:	469e      	mov	lr, r3
 801629e:	4770      	bx	lr

080162a0 <_fini>:
 80162a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162a2:	bf00      	nop
 80162a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162a6:	bc08      	pop	{r3}
 80162a8:	469e      	mov	lr, r3
 80162aa:	4770      	bx	lr
