
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 138235 148955 )
trackPts:    12
defvias:     4
#components: 1990
#terminals:  63
#snets:      2
#nets:       391

reading guide ...

#guides:     2519
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 149

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 17639
mcon shape region query size = 25637
met1 shape region query size = 4690
via shape region query size = 472
met2 shape region query size = 263
via2 shape region query size = 472
met3 shape region query size = 254
via3 shape region query size = 472
met4 shape region query size = 177
via4 shape region query size = 41
met5 shape region query size = 59


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 483 pins
  complete 100 unique inst patterns
  complete 143 unique inst patterns
  complete 376 groups
Expt1 runtime (pin-level access point gen): 1.69227
Expt2 runtime (design-level access pattern gen): 0.27784
#scanned instances     = 1990
#unique  instances     = 149
#stdCellGenAp          = 3249
#stdCellValidPlanarAp  = 110
#stdCellValidViaAp     = 2150
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:01, memory = 17.27 (MB), peak = 17.37 (MB)

post process guides ...
GCELLGRID X 0 DO 21 STEP 6900 ;
GCELLGRID Y 0 DO 20 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 964
mcon guide region query size = 0
met1 guide region query size = 751
via guide region query size = 0
met2 guide region query size = 387
via2 guide region query size = 0
met3 guide region query size = 18
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1351 vertical wires in 1 frboxes and 769 horizontal wires in 1 frboxes.
Done with 89 vertical wires in 1 frboxes and 169 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23.64 (MB), peak = 29.37 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23.64 (MB), peak = 29.37 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 60.54 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 56.94 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 56.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 52.15 (MB)
    completing 50% with 12 violations
    elapsed time = 00:00:00, memory = 50.36 (MB)
    completing 60% with 12 violations
    elapsed time = 00:00:01, memory = 53.36 (MB)
    completing 70% with 44 violations
    elapsed time = 00:00:01, memory = 68.10 (MB)
    completing 80% with 44 violations
    elapsed time = 00:00:01, memory = 66.17 (MB)
    completing 90% with 63 violations
    elapsed time = 00:00:03, memory = 61.45 (MB)
    completing 100% with 79 violations
    elapsed time = 00:00:03, memory = 39.69 (MB)
  number of violations = 170
cpu time = 00:00:05, elapsed time = 00:00:03, memory = 373.57 (MB), peak = 385.41 (MB)
total wire length = 10344 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5163 um
total wire length on LAYER met2 = 5089 um
total wire length on LAYER met3 = 88 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2345
up-via summary (total 2345):

-----------------------
 FR_MASTERSLICE       0
            li1    1162
           met1    1165
           met2      18
           met3       0
           met4       0
-----------------------
                   2345


start 1st optimization iteration ...
    completing 10% with 170 violations
    elapsed time = 00:00:00, memory = 396.77 (MB)
    completing 20% with 170 violations
    elapsed time = 00:00:00, memory = 413.38 (MB)
    completing 30% with 110 violations
    elapsed time = 00:00:00, memory = 394.54 (MB)
    completing 40% with 110 violations
    elapsed time = 00:00:00, memory = 402.27 (MB)
    completing 50% with 110 violations
    elapsed time = 00:00:01, memory = 402.40 (MB)
    completing 60% with 107 violations
    elapsed time = 00:00:01, memory = 402.40 (MB)
    completing 70% with 107 violations
    elapsed time = 00:00:01, memory = 416.32 (MB)
    completing 80% with 59 violations
    elapsed time = 00:00:01, memory = 395.25 (MB)
    completing 90% with 59 violations
    elapsed time = 00:00:01, memory = 397.05 (MB)
    completing 100% with 13 violations
    elapsed time = 00:00:02, memory = 387.63 (MB)
  number of violations = 13
cpu time = 00:00:04, elapsed time = 00:00:02, memory = 399.48 (MB), peak = 416.42 (MB)
total wire length = 10297 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5198 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 88 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2323
up-via summary (total 2323):

-----------------------
 FR_MASTERSLICE       0
            li1    1159
           met1    1146
           met2      18
           met3       0
           met4       0
-----------------------
                   2323


start 2nd optimization iteration ...
    completing 10% with 13 violations
    elapsed time = 00:00:00, memory = 399.51 (MB)
    completing 20% with 13 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 30% with 15 violations
    elapsed time = 00:00:00, memory = 389.81 (MB)
    completing 40% with 15 violations
    elapsed time = 00:00:00, memory = 398.98 (MB)
    completing 50% with 15 violations
    elapsed time = 00:00:00, memory = 399.06 (MB)
    completing 60% with 15 violations
    elapsed time = 00:00:00, memory = 399.06 (MB)
    completing 70% with 15 violations
    elapsed time = 00:00:01, memory = 410.66 (MB)
    completing 80% with 10 violations
    elapsed time = 00:00:01, memory = 397.37 (MB)
    completing 90% with 10 violations
    elapsed time = 00:00:01, memory = 400.51 (MB)
    completing 100% with 10 violations
    elapsed time = 00:00:02, memory = 393.84 (MB)
  number of violations = 10
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 393.84 (MB), peak = 416.42 (MB)
total wire length = 10258 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5188 um
total wire length on LAYER met2 = 4981 um
total wire length on LAYER met3 = 88 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2316
up-via summary (total 2316):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1141
           met2      18
           met3       0
           met4       0
-----------------------
                   2316


start 3rd optimization iteration ...
    completing 10% with 10 violations
    elapsed time = 00:00:00, memory = 403.12 (MB)
    completing 20% with 10 violations
    elapsed time = 00:00:00, memory = 403.30 (MB)
    completing 30% with 10 violations
    elapsed time = 00:00:00, memory = 403.30 (MB)
    completing 40% with 10 violations
    elapsed time = 00:00:00, memory = 411.54 (MB)
    completing 50% with 10 violations
    elapsed time = 00:00:00, memory = 406.78 (MB)
    completing 60% with 10 violations
    elapsed time = 00:00:00, memory = 423.90 (MB)
    completing 70% with 9 violations
    elapsed time = 00:00:01, memory = 408.03 (MB)
    completing 80% with 9 violations
    elapsed time = 00:00:03, memory = 408.18 (MB)
    completing 90% with 6 violations
    elapsed time = 00:00:04, memory = 425.93 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 401.41 (MB)
  number of violations = 1
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 401.41 (MB), peak = 437.05 (MB)
total wire length = 10247 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5141 um
total wire length on LAYER met2 = 4996 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2325
up-via summary (total 2325):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1148
           met2      20
           met3       0
           met4       0
-----------------------
                   2325


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 406.31 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 406.57 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 416.62 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 398.96 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 399.22 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 406.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 407.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 409.62 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 409.80 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 410.57 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 411.76 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 412.00 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 417.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.88 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 417.88 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 418.03 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 418.03 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 418.03 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 418.03 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 418.03 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 418.03 (MB), peak = 437.05 (MB)
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324


complete detail routing
total wire length = 10239 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5122 um
total wire length on LAYER met2 = 5006 um
total wire length on LAYER met3 = 109 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2324
up-via summary (total 2324):

-----------------------
 FR_MASTERSLICE       0
            li1    1157
           met1    1147
           met2      20
           met3       0
           met4       0
-----------------------
                   2324

cpu time = 00:00:24, elapsed time = 00:00:15, memory = 418.03 (MB), peak = 437.05 (MB)

post processing ...

Runtime taken (hrt): 19.3542
