$date
	Sat Oct 10 17:02:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & Sf0 $end
$var wire 1 ' Sf1 $end
$var wire 1 ! Y $end
$var wire 1 $ clk $end
$var wire 1 ( nS0 $end
$var wire 1 ) nS1 $end
$var wire 1 % reset $end
$var wire 1 * S1 $end
$var wire 1 + S0 $end
$scope module U1 $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 * Q $end
$upscope $end
$scope module U2 $end
$var wire 1 & D $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1)
1(
0*
0+
1$
#2
0$
1#
#3
1$
#4
0$
1&
0#
1"
#5
0&
0(
1+
1$
#6
0$
1'
1#
#7
0'
1!
1(
0)
0+
1*
1$
#8
0$
0!
0#
0"
#9
1)
0*
1$
#10
0$
1#
#11
1$
#12
0$
1&
0#
1"
#13
0&
0(
1+
1$
#14
0$
1'
1#
#15
0'
1!
1(
0)
0+
1*
1$
