<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08626983-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08626983</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13221916</doc-number>
<date>20110831</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>CN</country>
<doc-number>2011 1 0236007</doc-number>
<date>20110817</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>105</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>06</class>
<subclass>F</subclass>
<main-group>13</main-group>
<subgroup>14</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>05</class>
<subclass>K</subclass>
<main-group>7</main-group>
<subgroup>00</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>710316</main-classification>
<further-classification>710301</further-classification>
</classification-national>
<invention-title id="d2e71">Motherboard for supporting expansion card or serial advanced technology attachment dual in-line memory module through same expansion slot</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>7174407</doc-number>
<kind>B2</kind>
<name>Hou et al.</name>
<date>20070200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710301</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>7657665</doc-number>
<kind>B2</kind>
<name>Dalton et al.</name>
<date>20100200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710  5</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>2010/0251543</doc-number>
<kind>A1</kind>
<name>Hoang</name>
<date>20101000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification> 29832</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>2012/0260024</doc-number>
<kind>A1</kind>
<name>Haywood</name>
<date>20121000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>711103</main-classification></classification-national>
</us-citation>
</us-references-cited>
<number-of-claims>5</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>710300-302</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710315-317</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710305-306</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>3</number-of-drawing-sheets>
<number-of-figures>3</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20130044424</doc-number>
<kind>A1</kind>
<date>20130221</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Yin</last-name>
<first-name>Xiao-Gang</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Chen</last-name>
<first-name>Guo-Yi</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Yin</last-name>
<first-name>Xiao-Gang</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Chen</last-name>
<first-name>Guo-Yi</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Altis Law Group, Inc.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd.</orgname>
<role>03</role>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</assignee>
<assignee>
<addressbook>
<orgname>Hon Hai Precision Industry Co., Ltd.</orgname>
<role>03</role>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Myers</last-name>
<first-name>Paul R</first-name>
<department>2111</department>
</primary-examiner>
<assistant-examiner>
<last-name>Vu</last-name>
<first-name>Trisha</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A motherboard includes a processor, a platform controller hub (PCH), a switch, a power connector, a switch unit, and an expansion slot. The PCH is connected to the expansion slot to output a bus signal to a serial advanced technology attachment dual in-line memory module (SATA DIMM), which is connected to the expansion slot, in response to the movement of a switch. The processor connected to the processor socket outputs a bus signal to an expansion card, which is connected to the expansion slot, in response to another movement of the switch.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="195.16mm" wi="151.64mm" file="US08626983-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="234.36mm" wi="150.54mm" file="US08626983-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="217.34mm" wi="160.10mm" file="US08626983-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="217.34mm" wi="158.75mm" file="US08626983-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND</heading>
<p id="p-0002" num="0001">1. Technical Field</p>
<p id="p-0003" num="0002">The present disclosure relates to a motherboard.</p>
<p id="p-0004" num="0003">2. Description of Related Art</p>
<p id="p-0005" num="0004">As users, such as music lovers and photographers, store audio and graphics data on their computer systems, the storage capacity of their hard drive may fill up quickly, as such, users must swap out their current hard drive for a bigger hard drive or must add another hard drive. As game enthusiasts prefers high-quality picture and better sound quality, they connect separate graphics cards and sound cards to expansion slots, such as to peripheral component interconnection (PCI) slots arranged on the motherboard. However, hard drives are difficult to install and game enthusiasts not all make use of all of their computer expansion slots. Therefore, there is room for improvement in the art.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0002" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0006" num="0005">Many aspects of the embodiments can be better understood with reference to the following drawings. The components in the drawing are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present embodiments. Moreover, in the drawing, like reference numerals designate corresponding parts throughout the several views.</p>
<p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of a motherboard in accordance with an exemplary embodiment.</p>
<p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. 2</figref> is an isometric view of the motherboard of <figref idref="DRAWINGS">FIG. 1</figref> with a central processing unit (CPU) and a serial advanced technology attachment dual in-line memory module (SATA DIMM).</p>
<p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. 3</figref> is an isometric view of the motherboard of <figref idref="DRAWINGS">FIG. 1</figref> with a central processing unit (CPU) and an expansion card.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0003" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0010" num="0009">The disclosure, including the drawings, is illustrated by way of example and not by way of limitation. References to &#x201c;an&#x201d; or &#x201c;one&#x201d; embodiment in this disclosure are not necessarily to the same embodiment, and such references mean at least one.</p>
<p id="p-0011" num="0010">Referring to <figref idref="DRAWINGS">FIGS. 1 and 2</figref>, a motherboard <b>100</b> in accordance with an exemplary embodiment includes a platform controller hub (PCH) <b>10</b>, a processor socket <b>20</b>, a switch unit <b>30</b>, a switch <b>40</b>, an expansion slot <b>50</b>, and a power connector <b>60</b>. In one embodiment, all the other elements of the motherboard <b>100</b> are known elements of a generalized motherboard of a computer. In one embodiment, the expansion slot <b>50</b> is a peripheral component interconnection (PCI) slot. The switch unit <b>30</b> is a chip.</p>
<p id="p-0012" num="0011">The expansion slot <b>50</b> includes a plurality of power pins <b>52</b>, a plurality of ground pins <b>53</b>, and a plurality of signal pins <b>51</b>. The power pins <b>52</b> are connected to the power connector <b>60</b>, to receive voltage from the power connector <b>60</b>, and provide the voltage to a serial advanced technology attachment dual in-line memory module (SATA DIMM) <b>80</b> or an expansion card <b>90</b>, which is connected to the expansion slot <b>50</b>. Through the switch unit <b>30</b>, the signal pins <b>51</b> are connected to the PCH <b>10</b> and the processor socket <b>20</b>. The ground pins <b>53</b> are connected to a ground layer (not shown) of the motherboard <b>100</b>. The user-accessible switch <b>40</b> is connected to the switch unit <b>30</b>. The PCH <b>10</b> outputs a particular bus signal, such as a SATA signal to the expansion slot <b>50</b> through the switch unit <b>30</b>, when the expansion slot <b>50</b> receives a SATA DIMM <b>80</b>. The processor socket <b>20</b> outputs a different bus signal, such as a PCI signal to the expansion slot <b>50</b> through the switch unit <b>30</b> when the expansion slot <b>50</b> receives an expansion card <b>90</b>.</p>
<p id="p-0013" num="0012">The switch <b>40</b> generates a first switch signal when the switch <b>40</b> is in on state, and the switch <b>40</b> generates a second switch signal when the switch <b>40</b> is in off state. The first switch signal may be a high level signal (e.g. 3 volts), the second switch signal may be a low level signal (e.g. 0V). In one embodiment, the switch <b>40</b> may be a latched (not momentary) toggle switch. In other embodiments, the switch <b>40</b> can be a push button. The first switch signal is generated when the switch <b>40</b> is moved forward, and the second switch signal is generated when the switch <b>40</b> is moved backward.</p>
<p id="p-0014" num="0013">The switch unit <b>30</b> receives a switch signal from the switch <b>40</b>, and controls the expansion slot <b>50</b> to be connected either to the processor socket <b>20</b> or to the PCH <b>10</b> according to the received switch signal. When the switch unit <b>30</b> receives a high level signal, the expansion slot <b>50</b> is connected to the PCH <b>10</b>, to enable communication between the motherboard <b>100</b> and the SATA DIMM module <b>80</b> in the expansion slot <b>50</b>. When the switch unit <b>30</b> receives a low level signal, the expansion slot <b>50</b> is connected to the processor socket <b>20</b>, to enable communication between the motherboard <b>100</b> and the expansion card <b>90</b>, which is in the expansion slot <b>50</b>.</p>
<p id="p-0015" num="0014">In use, when a SATA DIMM module <b>80</b> is connected, the power connector <b>60</b> outputs a voltage to the SATA DIMM module <b>80</b> through the power pins <b>52</b> of the expansion slot <b>50</b>. The switch <b>40</b> outputs a high level signal to the switch unit <b>30</b> through the switch <b>40</b> in an on state. The switch unit <b>30</b> connects the expansion slot <b>50</b> to the PCH <b>10</b>. The PCH <b>10</b> outputs a bus signal, such as a SATA signal to the SATA DIMM module <b>80</b>, to enable communication between the motherboard <b>100</b> and the SATA DIMM module <b>80</b>.</p>
<p id="p-0016" num="0015">When an expansion card <b>80</b> is connected to the expansion slot <b>50</b>, the power connector <b>60</b> outputs a voltage to the expansion card <b>80</b> through the power pins <b>52</b> of the expansion slot <b>50</b>. The switch <b>40</b> outputs a low level signal to the switch unit <b>30</b> through the switch <b>40</b> in an off state. The switch unit <b>30</b> connects the expansion slot <b>50</b> to the processor socket <b>20</b>. A processor <b>70</b> mounted on the processor socket <b>20</b> outputs a bus signal, such as a PCI signal to the expansion card <b>90</b>, to enable communication between the motherboard <b>100</b> and the expansion card <b>90</b>.</p>
<p id="p-0017" num="0016">In other embodiments, the switch unit <b>30</b> controls the expansion slot <b>50</b> to be connected to the PCH <b>10</b> when the switch <b>40</b> is outputting a low level signal, and the switch unit <b>30</b> controls the expansion slot <b>50</b> to be connected to the processor socket <b>20</b> when the switch <b>40</b> is outputting a high level signal.</p>
<p id="p-0018" num="0017">The motherboard <b>100</b> can communicate either with a SATA DIMM module <b>80</b> or with an expansion card <b>90</b> in the expansion slot <b>50</b>, through the control of the switch unit <b>30</b> as prompted by the switch signal from the switch <b>40</b>.</p>
<p id="p-0019" num="0018">Even though numerous characteristics and advantages of the disclosure have been set forth in the foregoing description, together with details of the structure and function of the disclosure, the disclosure is illustrative only, and changes may be made in detail, especially in the matters of shape, size, and the arrangement of parts within the principles of the disclosure to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A motherboard comprising:
<claim-text>a processor socket to connect a processor;</claim-text>
<claim-text>a platform controller hub (PCH);</claim-text>
<claim-text>a switch;</claim-text>
<claim-text>a power connector;</claim-text>
<claim-text>a switch unit connected to the switch, to receive a first switch signal or a second switch signal from the switch, and the switch unit is connected to the processor socket and the PCH; and</claim-text>
<claim-text>an expansion slot comprising a plurality power pins connected to the power connector for receiving a voltage, a plurality of ground pins, and a plurality of signal pins connected to the switch unit, wherein the expansion slot is operable to connect either a serial advanced technology attachment dual in-line memory module (SATA DIMM) or an expansion card;</claim-text>
<claim-text>wherein the PCH outputs a bus signal to the SATA DIMM module through the switch unit and the plurality of signal pins of the expansion slot in response to the switch unit receiving the first switch signal from the switch, or the processor connected to the processor socket outputs a bus signal to the expansion card through the switch unit and the plurality of signal pins of the expansion slot in response to the switch unit receiving the second switch signal from the switch.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The motherboard of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the switch is a toggle switch operable with a forward and a backward movement.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The motherboard of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the switch outputs the first switch signal when the toggle switch is moved forward, and the switch outputs the second switch signal when the toggle switch is moved backward.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The motherboard of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first switch signal is a high level signal, and the second switch signal is a low level signal.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The motherboard of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the expansion slot is a peripheral component interconnection (PCI) slot. </claim-text>
</claim>
</claims>
</us-patent-grant>
