/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/*[File]            : conn_cfg.h*/
/*[Revision time]   : Fri Jul 16 14:52:58 2021*/
/*[Description]     : This file is auto generated by CODA*/
/*[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.*/

#ifndef __CONN_CFG_REGS_H__
#define __CONN_CFG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


/******************************************************************************/
/**/
/*                     CONN_CFG CR Definitions*/
/**/
/******************************************************************************/

#define CONN_CFG_BASE                      (0x40011000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_CFG_IP_VERSION_ADDR                               (CONN_CFG_BASE + 0x000)
#define CONN_CFG_CFG_VERSION_ADDR                              (CONN_CFG_BASE + 0x004)
#define CONN_CFG_STRAP_STATUS_ADDR                             (CONN_CFG_BASE + 0x010)
#define CONN_CFG_EFUSE_ADDR                                    (CONN_CFG_BASE + 0x020)
#define CONN_CFG_PLL_STATUS_ADDR                               (CONN_CFG_BASE + 0x030)
#define CONN_CFG_BUS_STATUS_ADDR                               (CONN_CFG_BASE + 0x034)
#define CONN_CFG_CFG_RSV0_ADDR                                 (CONN_CFG_BASE + 0x040)
#define CONN_CFG_CFG_RSV1_ADDR                                 (CONN_CFG_BASE + 0x044)
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_ADDR                  (CONN_CFG_BASE + 0x050)
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR                 (CONN_CFG_BASE + 0x060)
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR                 (CONN_CFG_BASE + 0x064)
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_ADDR                 (CONN_CFG_BASE + 0x068)
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_ADDR                 (CONN_CFG_BASE + 0x06C)
#define CONN_CFG_EMI_CTL_0_ADDR                                (CONN_CFG_BASE + 0x100)
#define CONN_CFG_EMI_CTL_1_ADDR                                (CONN_CFG_BASE + 0x104)
#define CONN_CFG_EMI_CTL_TOP_ADDR                              (CONN_CFG_BASE + 0x110)
#define CONN_CFG_EMI_CTL_WF_ADDR                               (CONN_CFG_BASE + 0x114)
#define CONN_CFG_EMI_CTL_BT_ADDR                               (CONN_CFG_BASE + 0x118)
#define CONN_CFG_EMI_CTL_GPS_ADDR                              (CONN_CFG_BASE + 0x11C)
#define CONN_CFG_EMI_CTL_GPS_L1_ADDR                           (CONN_CFG_BASE + 0X120)
#define CONN_CFG_EMI_CTL_GPS_L5_ADDR                           (CONN_CFG_BASE + 0X124)
#define CONN_CFG_EMI_PROBE_ADDR                                (CONN_CFG_BASE + 0x130)
#define CONN_CFG_EMI_PROBE_1_ADDR                              (CONN_CFG_BASE + 0x134)


#define CONN_CFG_IP_VERSION_IP_VERSION_ADDR                    CONN_CFG_IP_VERSION_ADDR
#define CONN_CFG_IP_VERSION_IP_VERSION_MASK                    0xFFFFFFFF
#define CONN_CFG_IP_VERSION_IP_VERSION_SHFT                    0


#define CONN_CFG_CFG_VERSION_CFG_VERSION_ADDR                  CONN_CFG_CFG_VERSION_ADDR
#define CONN_CFG_CFG_VERSION_CFG_VERSION_MASK                  0xFFFFFFFF
#define CONN_CFG_CFG_VERSION_CFG_VERSION_SHFT                  0


#define CONN_CFG_STRAP_STATUS_CONN_SPEEDUP_OSC_STABLE_MODE_ADDR CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_SPEEDUP_OSC_STABLE_MODE_MASK 0x00040000
#define CONN_CFG_STRAP_STATUS_CONN_SPEEDUP_OSC_STABLE_MODE_SHFT 18
#define CONN_CFG_STRAP_STATUS_CONN_BYPASS_ROM_MODE_ADDR        CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_BYPASS_ROM_MODE_MASK        0x00020000
#define CONN_CFG_STRAP_STATUS_CONN_BYPASS_ROM_MODE_SHFT        17
#define CONN_CFG_STRAP_STATUS_CONN_EXTCK_MODE_ADDR             CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_EXTCK_MODE_MASK             0x00010000
#define CONN_CFG_STRAP_STATUS_CONN_EXTCK_MODE_SHFT             16
#define CONN_CFG_STRAP_STATUS_CONN_FORCE_PWR_ON_MODE_ADDR      CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_FORCE_PWR_ON_MODE_MASK      0x00008000
#define CONN_CFG_STRAP_STATUS_CONN_FORCE_PWR_ON_MODE_SHFT      15
#define CONN_CFG_STRAP_STATUS_CONN_TEST_MODE_ADDR              CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_TEST_MODE_MASK              0x00004000
#define CONN_CFG_STRAP_STATUS_CONN_TEST_MODE_SHFT              14
#define CONN_CFG_STRAP_STATUS_CONN_SPI2AHB_MODE_ADDR           CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_SPI2AHB_MODE_MASK           0x00002000
#define CONN_CFG_STRAP_STATUS_CONN_SPI2AHB_MODE_SHFT           13
#define CONN_CFG_STRAP_STATUS_RBIST_MODE_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_RBIST_MODE_MASK                  0x00001000
#define CONN_CFG_STRAP_STATUS_RBIST_MODE_SHFT                  12
#define CONN_CFG_STRAP_STATUS_BGFSYSSTRAP_MODE_ADDR            CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_BGFSYSSTRAP_MODE_MASK            0x00000800
#define CONN_CFG_STRAP_STATUS_BGFSYSSTRAP_MODE_SHFT            11
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP_MODE_ADDR             CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP_MODE_MASK             0x00000400
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP_MODE_SHFT             10
#define CONN_CFG_STRAP_STATUS_SYSSTRAP_MODE_ADDR               CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_SYSSTRAP_MODE_MASK               0x00000200
#define CONN_CFG_STRAP_STATUS_SYSSTRAP_MODE_SHFT               9
#define CONN_CFG_STRAP_STATUS_OLT_BLT_MODE_ADDR                CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OLT_BLT_MODE_MASK                0x00000100
#define CONN_CFG_STRAP_STATUS_OLT_BLT_MODE_SHFT                8
#define CONN_CFG_STRAP_STATUS_OSC_IS_52M_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OSC_IS_52M_MASK                  0x00000020
#define CONN_CFG_STRAP_STATUS_OSC_IS_52M_SHFT                  5
#define CONN_CFG_STRAP_STATUS_OSC_IS_40M_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OSC_IS_40M_MASK                  0x00000010
#define CONN_CFG_STRAP_STATUS_OSC_IS_40M_SHFT                  4
#define CONN_CFG_STRAP_STATUS_OSC_IS_26M_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OSC_IS_26M_MASK                  0x00000008
#define CONN_CFG_STRAP_STATUS_OSC_IS_26M_SHFT                  3
#define CONN_CFG_STRAP_STATUS_OSC_IS_25M_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OSC_IS_25M_MASK                  0x00000004
#define CONN_CFG_STRAP_STATUS_OSC_IS_25M_SHFT                  2
#define CONN_CFG_STRAP_STATUS_OSC_IS_24M_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OSC_IS_24M_MASK                  0x00000002
#define CONN_CFG_STRAP_STATUS_OSC_IS_24M_SHFT                  1
#define CONN_CFG_STRAP_STATUS_OSC_IS_20M_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_OSC_IS_20M_MASK                  0x00000001
#define CONN_CFG_STRAP_STATUS_OSC_IS_20M_SHFT                  0


#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SECURITY_ADDR        CONN_CFG_EFUSE_ADDR
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SECURITY_MASK        0x03FF0000
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SECURITY_SHFT        16
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_ADDR                 CONN_CFG_EFUSE_ADDR
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_MASK                 0x0000FFFF
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SHFT                 0


#define CONN_CFG_PLL_STATUS_BPLL_RDY_ADDR                      CONN_CFG_PLL_STATUS_ADDR
#define CONN_CFG_PLL_STATUS_BPLL_RDY_MASK                      0x00000002
#define CONN_CFG_PLL_STATUS_BPLL_RDY_SHFT                      1
#define CONN_CFG_PLL_STATUS_WPLL_RDY_ADDR                      CONN_CFG_PLL_STATUS_ADDR
#define CONN_CFG_PLL_STATUS_WPLL_RDY_MASK                      0x00000001
#define CONN_CFG_PLL_STATUS_WPLL_RDY_SHFT                      0


#define CONN_CFG_BUS_STATUS_BUS_ICAP_CK_SW_RDY_ADDR            CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_ICAP_CK_SW_RDY_MASK            0x00000080
#define CONN_CFG_BUS_STATUS_BUS_ICAP_CK_SW_RDY_SHFT            7
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_2_ADDR         CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_2_MASK         0x00000040
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_2_SHFT         6
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_1_ADDR         CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_1_MASK         0x00000020
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_1_SHFT         5
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_0_ADDR         CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_0_MASK         0x00000010
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_0_SHFT         4
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_1_ADDR        CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_1_MASK        0x00000008
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_1_SHFT        3
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_0_ADDR        CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_0_MASK        0x00000004
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_0_SHFT        2
#define CONN_CFG_BUS_STATUS_BUS_32K_SW_RDY_ADDR                CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_32K_SW_RDY_MASK                0x00000002
#define CONN_CFG_BUS_STATUS_BUS_32K_SW_RDY_SHFT                1
#define CONN_CFG_BUS_STATUS_BUS_OSC_SW_RDY_ADDR                CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_OSC_SW_RDY_MASK                0x00000001
#define CONN_CFG_BUS_STATUS_BUS_OSC_SW_RDY_SHFT                0


#define CONN_CFG_CFG_RSV0_RSV0_ADDR                            CONN_CFG_CFG_RSV0_ADDR
#define CONN_CFG_CFG_RSV0_RSV0_MASK                            0xFFFFFFFF
#define CONN_CFG_CFG_RSV0_RSV0_SHFT                            0


#define CONN_CFG_CFG_RSV1_RSV1_ADDR                            CONN_CFG_CFG_RSV1_ADDR
#define CONN_CFG_CFG_RSV1_RSV1_MASK                            0xFFFFFFFF
#define CONN_CFG_CFG_RSV1_RSV1_SHFT                            0


#define CONN_CFG_CMDBT_FETCH_START_ADDR0_cmdbt_fetch_start_addr0_ADDR CONN_CFG_CMDBT_FETCH_START_ADDR0_ADDR
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_cmdbt_fetch_start_addr0_MASK 0x000FFFFF
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_cmdbt_fetch_start_addr0_SHFT 0


#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_HDEN_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_HDEN_MASK 0x00E00000
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_HDEN_SHFT 21
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL_ADDR \
	CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL_MASK 0x00100000
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL_SHFT 20
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_DELSEL_UMS_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_DELSEL_UMS_MASK 0x000FFFFF
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_DELSEL_UMS_SHFT 0


#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_ADR_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_ADR_MASK 0x00FFFF00
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_ADR_SHFT 8
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_CLR_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_CLR_MASK 0x00000080
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_CLR_SHFT 7
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_AWT_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_AWT_MASK 0x00000070
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_AWT_SHFT 4
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_PD_SEL_SCAN_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_PD_SEL_SCAN_MASK 0x0000000F
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_PD_SEL_SCAN_SHFT 0


#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_CONN_INFRA_SYSRAM_ERROR_INFO_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_CONN_INFRA_SYSRAM_ERROR_INFO_MASK 0xFFFFFFFF
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_CONN_INFRA_SYSRAM_ERROR_INFO_SHFT 0


#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL_ADDR \
	CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL_MASK 0x00100000
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL_SHFT 20
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_DELSEL_UMS_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_DELSEL_UMS_MASK 0x000FFFFF
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_DELSEL_UMS_SHFT 0


#define CONN_CFG_EMI_CTL_0_EMI_CTL_RSV_0_ADDR                  CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_CTL_RSV_0_MASK                  0xE0000000
#define CONN_CFG_EMI_CTL_0_EMI_CTL_RSV_0_SHFT                  29
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_EN_BP_ADDR        CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_EN_BP_MASK        0x10000000
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_EN_BP_SHFT        28
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_DIS_BP_ADDR       CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_DIS_BP_MASK       0x08000000
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_DIS_BP_SHFT       27
#define CONN_CFG_EMI_CTL_0_CR_PATH_SLP_PROT_DIS_BP_ADDR        CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CR_PATH_SLP_PROT_DIS_BP_MASK        0x04000000
#define CONN_CFG_EMI_CTL_0_CR_PATH_SLP_PROT_DIS_BP_SHFT        26
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_ADDR          CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK          0x01000000
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_SHFT          24
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK_ADDR     CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK_MASK     0x00800000
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK_SHFT     23
#define CONN_CFG_EMI_CTL_0_EMI_CTL_DEBUG_1_SEL_ADDR            CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_CTL_DEBUG_1_SEL_MASK            0x00600000
#define CONN_CFG_EMI_CTL_0_EMI_CTL_DEBUG_1_SEL_SHFT            21
#define CONN_CFG_EMI_CTL_0_INFRA_ONLY_MODE_ADDR                CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_INFRA_ONLY_MODE_MASK                0x00100000
#define CONN_CFG_EMI_CTL_0_INFRA_ONLY_MODE_SHFT                20
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_APSRC_REQ_ADDR       CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_APSRC_REQ_MASK       0x00080000
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_APSRC_REQ_SHFT       19
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_DDR_EN_ADDR          CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_DDR_EN_MASK          0x00040000
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_DDR_EN_SHFT          18
#define CONN_CFG_EMI_CTL_0_DDR_EN_BP_PROT_ADDR                 CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_EN_BP_PROT_MASK                 0x00020000
#define CONN_CFG_EMI_CTL_0_DDR_EN_BP_PROT_SHFT                 17
#define CONN_CFG_EMI_CTL_0_DDR_EN_CNT_UPDATE_ADDR              CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_EN_CNT_UPDATE_MASK              0x00008000
#define CONN_CFG_EMI_CTL_0_DDR_EN_CNT_UPDATE_SHFT              15
#define CONN_CFG_EMI_CTL_0_DDR_CNT_LIMIT_ADDR                  CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_CNT_LIMIT_MASK                  0x00007FF0
#define CONN_CFG_EMI_CTL_0_DDR_CNT_LIMIT_SHFT                  4
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_ONLY_REQ_ADDR           CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_ONLY_REQ_MASK           0x00000008
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_ONLY_REQ_SHFT           3
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_REQ_ADDR                CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_REQ_MASK                0x00000004
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_REQ_SHFT                2
#define CONN_CFG_EMI_CTL_0_EMI_CONN2AP_BUS_SLPPROT_BYPASS_ADDR CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_CONN2AP_BUS_SLPPROT_BYPASS_MASK 0x00000002
#define CONN_CFG_EMI_CTL_0_EMI_CONN2AP_BUS_SLPPROT_BYPASS_SHFT 1


#define CONN_CFG_EMI_CTL_1_DDR_PROT_LIMIT_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_PROT_LIMIT_MASK                 0xF0000000
#define CONN_CFG_EMI_CTL_1_DDR_PROT_LIMIT_SHFT                 28
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ERR_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ERR_MASK                 0x08000000
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ERR_SHFT                 27
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ADDR                     CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_MASK                     0x04000000
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_SHFT                     26
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_BYPASS_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_BYPASS_MASK              0x02000000
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_BYPASS_SHFT              25
#define CONN_CFG_EMI_CTL_1_DDR_PROT_EN_ADDR                    CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_PROT_EN_MASK                    0x01000000
#define CONN_CFG_EMI_CTL_1_DDR_PROT_EN_SHFT                    24
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_LIMIT_ADDR               CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_LIMIT_MASK               0x00F00000
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_LIMIT_SHFT               20
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ERR_ADDR                  CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ERR_MASK                  0x00080000
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ERR_SHFT                  19
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ADDR                      CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_MASK                      0x00040000
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_SHFT                      18
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_BYPASS_ADDR               CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_BYPASS_MASK               0x00020000
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_BYPASS_SHFT               17
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_EN_ADDR                  CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_EN_MASK                  0x00010000
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_EN_SHFT                  16
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_LIMIT_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_LIMIT_MASK              0x0000F000
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_LIMIT_SHFT              12
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ERR_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ERR_MASK                 0x00000800
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ERR_SHFT                 11
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ADDR                     CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_MASK                     0x00000400
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_SHFT                     10
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_BYPASS_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_BYPASS_MASK              0x00000200
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_BYPASS_SHFT              9
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_EN_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_EN_MASK                 0x00000100
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_EN_SHFT                 8
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_LIMIT_ADDR           CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_LIMIT_MASK           0x000000F0
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_LIMIT_SHFT           4
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ERR_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ERR_MASK              0x00000008
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ERR_SHFT              3
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ADDR                  CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_MASK                  0x00000004
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_SHFT                  2
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_BYPASS_ADDR           CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_BYPASS_MASK           0x00000002
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_BYPASS_SHFT           1
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_EN_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_EN_MASK              0x00000001
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_EN_SHFT              0


#define CONN_CFG_EMI_CTL_TOP_EMI_CTL_RSV_TOP_ADDR              CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_EMI_CTL_RSV_TOP_MASK              0x0000FFC0
#define CONN_CFG_EMI_CTL_TOP_EMI_CTL_RSV_TOP_SHFT              6
#define CONN_CFG_EMI_CTL_TOP_INFRA_REQ_TOP_ADDR                CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_INFRA_REQ_TOP_MASK                0x00000020
#define CONN_CFG_EMI_CTL_TOP_INFRA_REQ_TOP_SHFT                5
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDR_EN_TOP_ADDR           CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDR_EN_TOP_MASK           0x00000010
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDR_EN_TOP_SHFT           4
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_APSRC_REQ_TOP_ADDR        CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_APSRC_REQ_TOP_MASK        0x00000008
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_APSRC_REQ_TOP_SHFT        3
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_AP_BUS_REQ_TOP_ADDR       CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_AP_BUS_REQ_TOP_MASK       0x00000004
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_AP_BUS_REQ_TOP_SHFT       2
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_SRCCLKENA_TOP_ADDR        CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_SRCCLKENA_TOP_MASK        0x00000002
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_SRCCLKENA_TOP_SHFT        1
#define CONN_CFG_EMI_CTL_TOP_EMI_REQ_TOP_ADDR                  CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_EMI_REQ_TOP_MASK                  0x00000001
#define CONN_CFG_EMI_CTL_TOP_EMI_REQ_TOP_SHFT                  0


#define CONN_CFG_EMI_CTL_WF_EMI_CTL_RSV_WF_ADDR                CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_EMI_CTL_RSV_WF_MASK                0x0000FFC0
#define CONN_CFG_EMI_CTL_WF_EMI_CTL_RSV_WF_SHFT                6
#define CONN_CFG_EMI_CTL_WF_INFRA_REQ_WF_ADDR                  CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_INFRA_REQ_WF_MASK                  0x00000020
#define CONN_CFG_EMI_CTL_WF_INFRA_REQ_WF_SHFT                  5
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDR_EN_WF_ADDR             CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDR_EN_WF_MASK             0x00000010
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDR_EN_WF_SHFT             4
#define CONN_CFG_EMI_CTL_WF_SW_CONN_APSRC_REQ_WF_ADDR          CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_APSRC_REQ_WF_MASK          0x00000008
#define CONN_CFG_EMI_CTL_WF_SW_CONN_APSRC_REQ_WF_SHFT          3
#define CONN_CFG_EMI_CTL_WF_SW_CONN_AP_BUS_REQ_WF_ADDR         CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_AP_BUS_REQ_WF_MASK         0x00000004
#define CONN_CFG_EMI_CTL_WF_SW_CONN_AP_BUS_REQ_WF_SHFT         2
#define CONN_CFG_EMI_CTL_WF_SW_CONN_SRCCLKENA_WF_ADDR          CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_SRCCLKENA_WF_MASK          0x00000002
#define CONN_CFG_EMI_CTL_WF_SW_CONN_SRCCLKENA_WF_SHFT          1
#define CONN_CFG_EMI_CTL_WF_EMI_REQ_WF_ADDR                    CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_EMI_REQ_WF_MASK                    0x00000001
#define CONN_CFG_EMI_CTL_WF_EMI_REQ_WF_SHFT                    0


#define CONN_CFG_EMI_CTL_BT_EMI_CTL_RSV_BT_ADDR                CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_EMI_CTL_RSV_BT_MASK                0x0000FFC0
#define CONN_CFG_EMI_CTL_BT_EMI_CTL_RSV_BT_SHFT                6
#define CONN_CFG_EMI_CTL_BT_INFRA_REQ_BT_ADDR                  CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_INFRA_REQ_BT_MASK                  0x00000020
#define CONN_CFG_EMI_CTL_BT_INFRA_REQ_BT_SHFT                  5
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDR_EN_BT_ADDR             CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDR_EN_BT_MASK             0x00000010
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDR_EN_BT_SHFT             4
#define CONN_CFG_EMI_CTL_BT_SW_CONN_APSRC_REQ_BT_ADDR          CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_APSRC_REQ_BT_MASK          0x00000008
#define CONN_CFG_EMI_CTL_BT_SW_CONN_APSRC_REQ_BT_SHFT          3
#define CONN_CFG_EMI_CTL_BT_SW_CONN_AP_BUS_REQ_BT_ADDR         CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_AP_BUS_REQ_BT_MASK         0x00000004
#define CONN_CFG_EMI_CTL_BT_SW_CONN_AP_BUS_REQ_BT_SHFT         2
#define CONN_CFG_EMI_CTL_BT_SW_CONN_SRCCLKENA_BT_ADDR          CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_SRCCLKENA_BT_MASK          0x00000002
#define CONN_CFG_EMI_CTL_BT_SW_CONN_SRCCLKENA_BT_SHFT          1
#define CONN_CFG_EMI_CTL_BT_EMI_REQ_BT_ADDR                    CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_EMI_REQ_BT_MASK                    0x00000001
#define CONN_CFG_EMI_CTL_BT_EMI_REQ_BT_SHFT                    0


#define CONN_CFG_EMI_CTL_GPS_EMI_CTL_RSV_GPS_ADDR              CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_EMI_CTL_RSV_GPS_MASK              0x0000FFC0
#define CONN_CFG_EMI_CTL_GPS_EMI_CTL_RSV_GPS_SHFT              6
#define CONN_CFG_EMI_CTL_GPS_INFRA_REQ_GPS_ADDR                CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_INFRA_REQ_GPS_MASK                0x00000020
#define CONN_CFG_EMI_CTL_GPS_INFRA_REQ_GPS_SHFT                5
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDR_EN_GPS_ADDR           CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDR_EN_GPS_MASK           0x00000010
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDR_EN_GPS_SHFT           4
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_APSRC_REQ_GPS_ADDR        CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_APSRC_REQ_GPS_MASK        0x00000008
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_APSRC_REQ_GPS_SHFT        3
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_AP_BUS_REQ_GPS_ADDR       CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_AP_BUS_REQ_GPS_MASK       0x00000004
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_AP_BUS_REQ_GPS_SHFT       2
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_SRCCLKENA_GPS_ADDR        CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_SRCCLKENA_GPS_MASK        0x00000002
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_SRCCLKENA_GPS_SHFT        1
#define CONN_CFG_EMI_CTL_GPS_EMI_REQ_GPS_ADDR                  CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_EMI_REQ_GPS_MASK                  0x00000001
#define CONN_CFG_EMI_CTL_GPS_EMI_REQ_GPS_SHFT                  0


#define CONN_CFG_EMI_CTL_GPS_L1_EMI_CTL_RSV_GPS_L1_ADDR        CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_CTL_RSV_GPS_L1_MASK        0x0000FFC0
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_CTL_RSV_GPS_L1_SHFT        6
#define CONN_CFG_EMI_CTL_GPS_L1_INFRA_REQ_GPS_L1_ADDR          CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_INFRA_REQ_GPS_L1_MASK          0x00000020
#define CONN_CFG_EMI_CTL_GPS_L1_INFRA_REQ_GPS_L1_SHFT          5
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDR_EN_GPS_L1_ADDR     CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDR_EN_GPS_L1_MASK     0x00000010
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDR_EN_GPS_L1_SHFT     4
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_APSRC_REQ_GPS_L1_ADDR  CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_APSRC_REQ_GPS_L1_MASK  0x00000008
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_APSRC_REQ_GPS_L1_SHFT  3
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_AP_BUS_REQ_GPS_L1_ADDR CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_AP_BUS_REQ_GPS_L1_MASK 0x00000004
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_AP_BUS_REQ_GPS_L1_SHFT 2
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_SRCCLKENA_GPS_L1_ADDR  CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_SRCCLKENA_GPS_L1_MASK  0x00000002
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_SRCCLKENA_GPS_L1_SHFT  1
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_REQ_GPS_L1_ADDR            CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_REQ_GPS_L1_MASK            0x00000001
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_REQ_GPS_L1_SHFT            0


#define CONN_CFG_EMI_CTL_GPS_L5_EMI_CTL_RSV_GPS_L5_ADDR        CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_CTL_RSV_GPS_L5_MASK        0x0000FFC0
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_CTL_RSV_GPS_L5_SHFT        6
#define CONN_CFG_EMI_CTL_GPS_L5_INFRA_REQ_GPS_L5_ADDR          CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_INFRA_REQ_GPS_L5_MASK          0x00000020
#define CONN_CFG_EMI_CTL_GPS_L5_INFRA_REQ_GPS_L5_SHFT          5
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDR_EN_GPS_L5_ADDR     CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDR_EN_GPS_L5_MASK     0x00000010
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDR_EN_GPS_L5_SHFT     4
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_APSRC_REQ_GPS_L5_ADDR  CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_APSRC_REQ_GPS_L5_MASK  0x00000008
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_APSRC_REQ_GPS_L5_SHFT  3
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_AP_BUS_REQ_GPS_L5_ADDR CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_AP_BUS_REQ_GPS_L5_MASK 0x00000004
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_AP_BUS_REQ_GPS_L5_SHFT 2
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_SRCCLKENA_GPS_L5_ADDR  CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_SRCCLKENA_GPS_L5_MASK  0x00000002
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_SRCCLKENA_GPS_L5_SHFT  1
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_REQ_GPS_L5_ADDR            CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_REQ_GPS_L5_MASK            0x00000001
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_REQ_GPS_L5_SHFT            0


#define CONN_CFG_EMI_PROBE_HW_CONN_DDR_EN_DIS_ADDR             CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_DDR_EN_DIS_MASK             0x80000000
#define CONN_CFG_EMI_PROBE_HW_CONN_DDR_EN_DIS_SHFT             31
#define CONN_CFG_EMI_PROBE_HW_CONN_APSRC_REQ_DIS_ADDR          CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_APSRC_REQ_DIS_MASK          0x40000000
#define CONN_CFG_EMI_PROBE_HW_CONN_APSRC_REQ_DIS_SHFT          30
#define CONN_CFG_EMI_PROBE_HW_CONN_AP_BUS_REQ_DIS_ADDR         CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_AP_BUS_REQ_DIS_MASK         0x20000000
#define CONN_CFG_EMI_PROBE_HW_CONN_AP_BUS_REQ_DIS_SHFT         29
#define CONN_CFG_EMI_PROBE_HW_CONN_SRCCLKENA_EMI_DIS_ADDR      CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_SRCCLKENA_EMI_DIS_MASK      0x10000000
#define CONN_CFG_EMI_PROBE_HW_CONN_SRCCLKENA_EMI_DIS_SHFT      28
#define CONN_CFG_EMI_PROBE_CONN2AP_EMI_ONLY_REQ_ADDR           CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_EMI_ONLY_REQ_MASK           0x08000000
#define CONN_CFG_EMI_PROBE_CONN2AP_EMI_ONLY_REQ_SHFT           27
#define CONN_CFG_EMI_PROBE_DDR_TIMEOUT_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_TIMEOUT_MASK                    0x04000000
#define CONN_CFG_EMI_PROBE_DDR_TIMEOUT_SHFT                    26
#define CONN_CFG_EMI_PROBE_EMI_REQ_DIS_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_EMI_REQ_DIS_MASK                    0x02000000
#define CONN_CFG_EMI_PROBE_EMI_REQ_DIS_SHFT                    25
#define CONN_CFG_EMI_PROBE_EMI_REQ_ALL_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_EMI_REQ_ALL_MASK                    0x01000000
#define CONN_CFG_EMI_PROBE_EMI_REQ_ALL_SHFT                    24
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_ADDR                  CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_MASK                  0x00800000
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_SHFT                  23
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_ADDR                  CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_MASK                  0x00400000
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_SHFT                  22
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_ADDR                   CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_MASK                   0x00200000
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_SHFT                   21
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_ADDR               CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_MASK               0x00100000
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_SHFT               20
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_REG_ADDR              CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_REG_MASK              0x00080000
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_REG_SHFT              19
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_REG_ADDR              CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_REG_MASK              0x00040000
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_REG_SHFT              18
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_REG_ADDR               CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_REG_MASK               0x00020000
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_REG_SHFT               17
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_REG_ADDR           CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_REG_MASK           0x00010000
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_REG_SHFT           16
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_EMI_SLPPROT_EN_ADDR     CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_EMI_SLPPROT_EN_MASK     0x00008000
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_EMI_SLPPROT_EN_SHFT     15
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_SLPPROT_EN_ADDR         CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_SLPPROT_EN_MASK         0x00004000
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_SLPPROT_EN_SHFT         14
#define CONN_CFG_EMI_PROBE_CONN_OFF2ON_REQ_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_OFF2ON_REQ_MASK                0x00002000
#define CONN_CFG_EMI_PROBE_CONN_OFF2ON_REQ_SHFT                13
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_IDLE_ADDR               CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_IDLE_MASK               0x00001000
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_IDLE_SHFT               12
#define CONN_CFG_EMI_PROBE_DDR_EN_ACK_SYNC_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_EN_ACK_SYNC_MASK                0x00000800
#define CONN_CFG_EMI_PROBE_DDR_EN_ACK_SYNC_SHFT                11
#define CONN_CFG_EMI_PROBE_APSRC_ACK_SYNC_ADDR                 CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_APSRC_ACK_SYNC_MASK                 0x00000400
#define CONN_CFG_EMI_PROBE_APSRC_ACK_SYNC_SHFT                 10
#define CONN_CFG_EMI_PROBE_AP_BUS_ACK_SYNC_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_AP_BUS_ACK_SYNC_MASK                0x00000200
#define CONN_CFG_EMI_PROBE_AP_BUS_ACK_SYNC_SHFT                9
#define CONN_CFG_EMI_PROBE_SRCCLKENA_ACK_SYNC_ADDR             CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_SRCCLKENA_ACK_SYNC_MASK             0x00000100
#define CONN_CFG_EMI_PROBE_SRCCLKENA_ACK_SYNC_SHFT             8
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ACK_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ACK_MASK                0x00000080
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ACK_SHFT                7
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ACK_ADDR                 CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ACK_MASK                 0x00000040
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ACK_SHFT                 6
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ACK_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ACK_MASK                0x00000020
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ACK_SHFT                5
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ACK_ADDR            CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ACK_MASK            0x00000010
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ACK_SHFT            4
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_MASK                    0x00000008
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_SHFT                    3
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ADDR                     CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_APSRC_MASK                     0x00000004
#define CONN_CFG_EMI_PROBE_CONN_APSRC_SHFT                     2
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_MASK                    0x00000002
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_SHFT                    1
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_MASK                0x00000001
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_SHFT                0


#define CONN_CFG_EMI_PROBE_1_EMI_PROBE_1_ADDR                  CONN_CFG_EMI_PROBE_1_ADDR
#define CONN_CFG_EMI_PROBE_1_EMI_PROBE_1_MASK                  0xFFFFFFFF
#define CONN_CFG_EMI_PROBE_1_EMI_PROBE_1_SHFT                  0

#ifdef __cplusplus
}
#endif

#endif /* __CONN_CFG_REGS_H__*/
