#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  5 11:10:20 2018
# Process ID: 6664
# Current directory: U:/CS2022/Assignment1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4760 U:\CS2022\Assignment1\Assignment1.xpr
# Log file: U:/CS2022/Assignment1/vivado.log
# Journal file: U:/CS2022/Assignment1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/CS2022/Assignment1/Assignment1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 800.176 ; gain = 87.805
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Mar  5 11:11:26 2018] Launched synth_1...
Run output will be captured here: U:/CS2022/Assignment1/Assignment1.runs/synth_1/runme.log
[Mon Mar  5 11:11:26 2018] Launched impl_1...
Run output will be captured here: U:/CS2022/Assignment1/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar  5 11:15:35 2018] Launched synth_1...
Run output will be captured here: U:/CS2022/Assignment1/Assignment1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/CS2022/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/CS2022/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2to4
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/CS2022/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39d40fe95abb4bc9a50cece18ddc0790 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_behav xil_defaultlib.reg_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port a0 does not match with type std_logic_vector of component port [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:46]
ERROR: [VRFC 10-619] entity port a1 does not match with type std_logic_vector of component port [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:47]
ERROR: [VRFC 10-619] entity port z does not match with type std_logic_vector of component port [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_file in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'U:/CS2022/Assignment1/Assignment1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/CS2022/Assignment1/Assignment1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 938.352 ; gain = 4.102
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd w ]
add_files -fileset sim_1 U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd
update_compile_order -fileset sim_1
set_property top mux8_16bit [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: mux8_16bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1068.438 ; gain = 110.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:49]
ERROR: [Synth 8-318] illegal unconstrained array declaration 'in0' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:35]
ERROR: [Synth 8-285] failed synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.707 ; gain = 164.258
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: mux8_16bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
ERROR: [Synth 8-549] port width mismatch for port 'A0': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
ERROR: [Synth 8-549] port width mismatch for port 'A1': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
ERROR: [Synth 8-549] port width mismatch for port 'Z': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:49]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
ERROR: [Synth 8-549] port width mismatch for port 'A0': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
ERROR: [Synth 8-549] port width mismatch for port 'A1': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
ERROR: [Synth 8-549] port width mismatch for port 'Z': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:49]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
ERROR: [Synth 8-549] port width mismatch for port 'A0': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
ERROR: [Synth 8-549] port width mismatch for port 'A1': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
ERROR: [Synth 8-549] port width mismatch for port 'Z': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.707 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 0 Warnings, 0 Critical Warnings and 12 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: mux8_16bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.707 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1416.703 ; gain = 294.996
16 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1416.777 ; gain = 295.070
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1432.219 ; gain = 9.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.676 ; gain = 46.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.676 ; gain = 46.672
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.676 ; gain = 46.672
set_property top decoder_3to8 [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.570 ; gain = 15.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.316 ; gain = 49.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.316 ; gain = 49.496
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1548.574 ; gain = 61.754
set_property top reg_file [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:99]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:101]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:38]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:102]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:103]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:105]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:106]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:107]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:108]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-115] binding instance 'r0' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r1' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r2' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r3' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r4' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r5' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r6' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-115] binding instance 'r7' in module 'reg_file' to reference 'reg16' which has no pins
WARNING: [Synth 8-3848] Net reg_out_1 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:40]
WARNING: [Synth 8-3848] Net reg_out_2 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:41]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
WARNING: [Synth 8-3848] Net rm2 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:89]
WARNING: [Synth 8-3848] Net rm3 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net rm4 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:91]
WARNING: [Synth 8-3848] Net rm5 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net rm6 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:93]
WARNING: [Synth 8-3848] Net rm7 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:94]
WARNING: [Synth 8-3848] Net Q in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[15]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[14]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[13]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[12]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[11]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[10]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[9]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[8]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[7]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[6]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[5]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[4]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[3]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[2]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[1]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_1[0]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[15]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[14]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[13]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[12]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[11]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[10]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[9]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[8]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[7]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[6]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[5]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[4]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[3]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[2]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[1]
WARNING: [Synth 8-3331] design reg_file has unconnected port reg_out_2[0]
WARNING: [Synth 8-3331] design reg_file has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.574 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in0[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in1[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1548.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1581.445 ; gain = 32.871
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1581.445 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near directOut [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:40]
ERROR: [Synth 8-1940] entity reg16 is not yet compiled [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1581.445 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.445 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1581.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:108]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-637] synthesizing blackbox instance 'r0' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:110]
INFO: [Synth 8-637] synthesizing blackbox instance 'r1' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:111]
INFO: [Synth 8-637] synthesizing blackbox instance 'r2' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:112]
INFO: [Synth 8-637] synthesizing blackbox instance 'r3' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:113]
INFO: [Synth 8-637] synthesizing blackbox instance 'r4' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:114]
INFO: [Synth 8-637] synthesizing blackbox instance 'r5' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:115]
INFO: [Synth 8-637] synthesizing blackbox instance 'r6' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:116]
INFO: [Synth 8-637] synthesizing blackbox instance 'r7' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:118]
WARNING: [Synth 8-3848] Net rm2 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:98]
WARNING: [Synth 8-3848] Net rm3 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:99]
WARNING: [Synth 8-3848] Net rm4 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
WARNING: [Synth 8-3848] Net rm5 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:101]
WARNING: [Synth 8-3848] Net rm6 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:102]
WARNING: [Synth 8-3848] Net rm7 in module/entity reg_file does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (6#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.445 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in2[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in3[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in4[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in5[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in6[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[15] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[14] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[13] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[12] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[11] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[10] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[9] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[8] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[7] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[6] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[5] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[4] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[3] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[2] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[1] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin muxOut:in7[0] to constant 0 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1581.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1595.875 ; gain = 14.430
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1595.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:108]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-637] synthesizing blackbox instance 'r0' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:110]
INFO: [Synth 8-637] synthesizing blackbox instance 'r1' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:111]
INFO: [Synth 8-637] synthesizing blackbox instance 'r2' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:112]
INFO: [Synth 8-637] synthesizing blackbox instance 'r3' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:113]
INFO: [Synth 8-637] synthesizing blackbox instance 'r4' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:114]
INFO: [Synth 8-637] synthesizing blackbox instance 'r5' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:115]
INFO: [Synth 8-637] synthesizing blackbox instance 'r6' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:116]
INFO: [Synth 8-637] synthesizing blackbox instance 'r7' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (6#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1595.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1595.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1600.480 ; gain = 4.605
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:108]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:112]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:113]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:114]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.480 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1600.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 128 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1600.480 ; gain = 0.000
close_project
create_project assignment_2 U:/CS2022/assignment_2 -part xc7k70tfbg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property simulator_language Verilog [current_project]
add_files -norecurse {U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:108]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:51]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.480 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 128 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.316 ; gain = 5.836
39 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.316 ; gain = 5.836
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1616.363 ; gain = 10.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:108]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:51]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.473 ; gain = 22.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.473 ; gain = 22.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 128 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.535 ; gain = 87.219
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1693.535 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port z of mode out cannot be associated with actual port adata of mode in [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
ERROR: [Synth 8-1084] adata with mode 'in' cannot be updated [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1693.535 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1693.535 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1693.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
WARNING: [Synth 8-3848] Net Bdata in module/entity reg_file does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[15]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[14]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[13]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[12]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[11]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[10]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[9]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[8]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[7]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[6]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[5]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[4]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[3]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[2]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[1]
WARNING: [Synth 8-3331] design reg_file has unconnected port Bdata[0]
WARNING: [Synth 8-3331] design reg_file has unconnected port selectB[2]
WARNING: [Synth 8-3331] design reg_file has unconnected port selectB[1]
WARNING: [Synth 8-3331] design reg_file has unconnected port selectB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1693.535 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1693.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 144 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.762 ; gain = 0.227
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1693.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1693.762 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1693.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 160 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1734.527 ; gain = 40.766
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd
update_compile_order -fileset sources_1
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.527 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1734.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 160 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.348 ; gain = 6.820
set_property top entirety [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'entirety' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:38]
WARNING: [Synth 8-3330] design entirety has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1741.348 ; gain = 0.000
set_property top reg_file [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'reg_file' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.348 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 160 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.371 ; gain = 0.023
set_property top entirety [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.531 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near component [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:52]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:54]
ERROR: [Synth 8-2715] syntax error near in [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:55]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:55]
ERROR: [Synth 8-2715] syntax error near in [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
ERROR: [Synth 8-2715] syntax error near in [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:57]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:59]
ERROR: [Synth 8-2715] syntax error near out [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
ERROR: [Synth 8-2715] syntax error near out [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
ERROR: [Synth 8-2715] syntax error near out [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:62]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:62]
ERROR: [Synth 8-2715] syntax error near out [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:63]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:63]
ERROR: [Synth 8-2715] syntax error near out [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:64]
ERROR: [Synth 8-2387] near std_logic_vector ; type conversion does not match type  void [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:64]
ERROR: [Synth 8-2715] syntax error near out [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1754.227 ; gain = 6.695
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1754.266 ; gain = 6.734
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1758.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1758.359 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1758.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 160 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1837.289 ; gain = 78.930
set_property top entirety [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:49]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
WARNING: [Synth 8-3848] Net rfToMx in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'entirety' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[15] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[14] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[13] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[12] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[11] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[10] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[9] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[8] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[7] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[6] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[5] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[4] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[3] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[2] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[1] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
WARNING: [Synth 8-3295] tying undriven pin busMX:A1[0] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1837.289 ; gain = 0.000
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1977] expected an architecture identifier in index [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:82]
ERROR: [Synth 8-2029] formal src has no actual or default value [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:82]
INFO: [Synth 8-994] src is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:59]
INFO: [Synth 8-994] dst is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
INFO: [Synth 8-994] selecta is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:61]
INFO: [Synth 8-994] selectb is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:62]
INFO: [Synth 8-994] clock is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:63]
INFO: [Synth 8-994] datasrc is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:64]
INFO: [Synth 8-994] data is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:65]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1837.289 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:49]
WARNING: [Synth 8-5640] Port 'reg_out_0' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_1' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_2' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_3' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_4' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_5' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_6' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
WARNING: [Synth 8-5640] Port 'reg_out_7' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:58]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:84]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'entirety' (8#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:49]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1837.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1873.125 ; gain = 35.836
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1873.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-5640] Port 'reg_out_0' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_1' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_2' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_3' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_4' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_5' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_6' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_7' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:86]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:96]
WARNING: [Synth 8-3848] Net AddressOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:44]
WARNING: [Synth 8-3848] Net DataOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'entirety' (8#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port mDSelect
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.125 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.645 ; gain = 1.520
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-5640] Port 'reg_out_0' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_1' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_2' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_3' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_4' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_5' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_6' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_7' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:87]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:97]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'MXD' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3848] Net AddressOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:44]
WARNING: [Synth 8-3848] Net DataOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:45]
WARNING: [Synth 8-3848] Net f in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'entirety' (8#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port mDSelect
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.645 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[15] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[14] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[13] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[12] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[11] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[10] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[9] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[8] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[7] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[6] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[5] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[4] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[3] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[2] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[1] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[0] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.453 ; gain = 13.809
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal datareturn is not declared [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:95]
ERROR: [Synth 8-2029] formal data has no actual or default value [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:88]
INFO: [Synth 8-994] data is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:67]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.453 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal datareturn is not declared [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:95]
ERROR: [Synth 8-2029] formal data has no actual or default value [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:88]
INFO: [Synth 8-994] data is declared here [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:67]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.453 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-5640] Port 'reg_out_0' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_1' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_2' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_3' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_4' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_5' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_6' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
WARNING: [Synth 8-5640] Port 'reg_out_7' is missing in component declaration [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:60]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:88]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:55]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'MXD' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3848] Net AddressOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:44]
WARNING: [Synth 8-3848] Net DataOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:45]
WARNING: [Synth 8-3848] Net f in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'entirety' (8#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port mDSelect
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[15] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[14] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[13] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[12] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[11] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[10] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[9] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[8] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[7] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[6] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[5] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[4] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[3] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[2] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[1] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[0] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1890.863 ; gain = 2.410
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:101]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:111]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'MXD' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3848] Net AddressOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:44]
WARNING: [Synth 8-3848] Net DataOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:45]
WARNING: [Synth 8-3848] Net f in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'entirety' (8#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:51]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.863 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[15] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[14] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[13] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[12] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[11] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[10] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[9] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[8] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[7] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[6] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[5] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[4] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[3] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[2] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[1] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MXD:A0[0] to constant 0 [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1892.395 ; gain = 1.531
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:106]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:116]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (8#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:117]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'MXD' of component 'mux2_16bit' [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:118]
WARNING: [Synth 8-3848] Net AddressOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:44]
WARNING: [Synth 8-3848] Net DataOut in module/entity entirety does not have driver. [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'entirety' (9#1) [U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port AddressOut[0]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design entirety has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.395 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1892.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.883 ; gain = 3.488
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 14:48:17 2018...
