#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11ee300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11fcab0 .scope module, "tb" "tb" 3 133;
 .timescale -12 -12;
L_0x11f47a0 .functor NOT 1, L_0x124eb40, C4<0>, C4<0>, C4<0>;
L_0x11ec900 .functor XOR 32, L_0x124e7a0, L_0x124e840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ece60 .functor XOR 32, L_0x11ec900, L_0x124e990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123cf10_0 .net *"_ivl_10", 31 0, L_0x124e990;  1 drivers
v0x123d010_0 .net *"_ivl_12", 31 0, L_0x11ece60;  1 drivers
v0x123d0f0_0 .net *"_ivl_2", 31 0, L_0x124e6d0;  1 drivers
v0x123d1b0_0 .net *"_ivl_4", 31 0, L_0x124e7a0;  1 drivers
v0x123d290_0 .net *"_ivl_6", 31 0, L_0x124e840;  1 drivers
v0x123d3c0_0 .net *"_ivl_8", 31 0, L_0x11ec900;  1 drivers
v0x123d4a0_0 .net "areset", 0 0, L_0x11ec460;  1 drivers
v0x123d540_0 .var "clk", 0 0;
v0x123d5e0_0 .net "predict_history_dut", 31 0, v0x123c870_0;  1 drivers
v0x123d730_0 .net "predict_history_ref", 31 0, v0x11f4870_0;  1 drivers
v0x123d7d0_0 .net "predict_taken", 0 0, L_0x123e110;  1 drivers
v0x123d870_0 .net "predict_valid", 0 0, v0x123b430_0;  1 drivers
v0x123d910_0 .var/2u "stats1", 159 0;
v0x123d9d0_0 .var/2u "strobe", 0 0;
v0x123da90_0 .net "tb_match", 0 0, L_0x124eb40;  1 drivers
v0x123db30_0 .net "tb_mismatch", 0 0, L_0x11f47a0;  1 drivers
v0x123dbd0_0 .net "train_history", 31 0, L_0x124e5a0;  1 drivers
v0x123dda0_0 .net "train_mispredicted", 0 0, v0x123b7d0_0;  1 drivers
v0x123de40_0 .net "train_taken", 0 0, L_0x123e340;  1 drivers
v0x123dee0_0 .net "wavedrom_enable", 0 0, v0x123ba10_0;  1 drivers
v0x123df80_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x123bab0_0;  1 drivers
v0x123e020_0 .net "wavedrom_title", 511 0, v0x123bca0_0;  1 drivers
L_0x124e6d0 .concat [ 32 0 0 0], v0x11f4870_0;
L_0x124e7a0 .concat [ 32 0 0 0], v0x11f4870_0;
L_0x124e840 .concat [ 32 0 0 0], v0x123c870_0;
L_0x124e990 .concat [ 32 0 0 0], v0x11f4870_0;
L_0x124eb40 .cmp/eeq 32, L_0x124e6d0, L_0x11ece60;
S_0x11fcc40 .scope module, "good1" "reference_module" 3 182, 3 4 0, S_0x11fcab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0x11f3ef0_0 .net "areset", 0 0, L_0x11ec460;  alias, 1 drivers
v0x11f4440_0 .net "clk", 0 0, v0x123d540_0;  1 drivers
v0x11f4870_0 .var "predict_history", 31 0;
v0x11ec4d0_0 .net "predict_taken", 0 0, L_0x123e110;  alias, 1 drivers
v0x11ec710_0 .net "predict_valid", 0 0, v0x123b430_0;  alias, 1 drivers
v0x11ec970_0 .net "train_history", 31 0, L_0x124e5a0;  alias, 1 drivers
v0x11ecfb0_0 .net "train_mispredicted", 0 0, v0x123b7d0_0;  alias, 1 drivers
v0x1239f70_0 .net "train_taken", 0 0, L_0x123e340;  alias, 1 drivers
E_0x11fb390 .event posedge, v0x11f3ef0_0, v0x11f4440_0;
S_0x123a180 .scope module, "stim1" "stimulus_gen" 3 173, 3 29 0, S_0x11fcab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 1 "train_mispredicted";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 32 "train_history";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
    .port_info 10 /OUTPUT 32 "wavedrom_hide_after_time";
L_0x11ec460 .functor BUFZ 1, v0x123b500_0, C4<0>, C4<0>, C4<0>;
L_0x7fa5d01ed0a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x123aee0_0 .net *"_ivl_10", 31 0, L_0x7fa5d01ed0a8;  1 drivers
L_0x7fa5d01ed018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x123afc0_0 .net *"_ivl_2", 0 0, L_0x7fa5d01ed018;  1 drivers
L_0x7fa5d01ed060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x123b0a0_0 .net *"_ivl_6", 0 0, L_0x7fa5d01ed060;  1 drivers
v0x123b160_0 .net "areset", 0 0, L_0x11ec460;  alias, 1 drivers
v0x123b200_0 .net "clk", 0 0, v0x123d540_0;  alias, 1 drivers
v0x123b2f0_0 .net "predict_taken", 0 0, L_0x123e110;  alias, 1 drivers
v0x123b390_0 .var "predict_taken_r", 0 0;
v0x123b430_0 .var "predict_valid", 0 0;
v0x123b500_0 .var "reset", 0 0;
v0x123b5a0_0 .net "tb_match", 0 0, L_0x124eb40;  alias, 1 drivers
v0x123b640_0 .net "train_history", 31 0, L_0x124e5a0;  alias, 1 drivers
v0x123b710_0 .var "train_history_r", 31 0;
v0x123b7d0_0 .var "train_mispredicted", 0 0;
v0x123b8a0_0 .net "train_taken", 0 0, L_0x123e340;  alias, 1 drivers
v0x123b970_0 .var "train_taken_r", 0 0;
v0x123ba10_0 .var "wavedrom_enable", 0 0;
v0x123bab0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x123bca0_0 .var "wavedrom_title", 511 0;
E_0x11fad30/0 .event negedge, v0x11f4440_0;
E_0x11fad30/1 .event posedge, v0x11f4440_0;
E_0x11fad30 .event/or E_0x11fad30/0, E_0x11fad30/1;
L_0x123e110 .functor MUXZ 1, L_0x7fa5d01ed018, v0x123b390_0, v0x123b430_0, C4<>;
L_0x123e340 .functor MUXZ 1, L_0x7fa5d01ed060, v0x123b970_0, v0x123b7d0_0, C4<>;
L_0x124e5a0 .functor MUXZ 32, L_0x7fa5d01ed0a8, v0x123b710_0, v0x123b7d0_0, C4<>;
S_0x123a4c0 .scope task, "reset_test" "reset_test" 3 61, 3 61 0, S_0x123a180;
 .timescale -12 -12;
v0x123a720_0 .var/2u "arfail", 0 0;
v0x123a800_0 .var "async", 0 0;
v0x123a8c0_0 .var/2u "datafail", 0 0;
v0x123a960_0 .var/2u "srfail", 0 0;
E_0x11faf80 .event posedge, v0x11f4440_0;
E_0x11e29f0 .event negedge, v0x11f4440_0;
TD_tb.stim1.reset_test ;
    %wait E_0x11faf80;
    %wait E_0x11faf80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11faf80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x11e29f0;
    %load/vec4 v0x123b5a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x123a8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %wait E_0x11faf80;
    %load/vec4 v0x123b5a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x123a720_0, 0, 1;
    %wait E_0x11faf80;
    %load/vec4 v0x123b5a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x123a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %load/vec4 v0x123a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 75 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x123a720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x123a800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x123a8c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x123a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 77 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x123aa20 .scope task, "wavedrom_start" "wavedrom_start" 3 52, 3 52 0, S_0x123a180;
 .timescale -12 -12;
v0x123ac20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x123ad00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 55, 3 55 0, S_0x123a180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x123bf40 .scope module, "top_module1" "top_module" 3 192, 4 1 0, S_0x11fcab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0x123c2a0_0 .net "areset", 0 0, L_0x11ec460;  alias, 1 drivers
v0x123c3b0_0 .net "clk", 0 0, v0x123d540_0;  alias, 1 drivers
v0x123c4c0_0 .var "history_reg", 31 0;
v0x123c560_0 .net "predict_history", 31 0, v0x123c870_0;  alias, 1 drivers
v0x123c640_0 .net "predict_taken", 0 0, L_0x123e110;  alias, 1 drivers
v0x123c780_0 .net "predict_valid", 0 0, v0x123b430_0;  alias, 1 drivers
v0x123c870_0 .var "temp_history_reg", 31 0;
v0x123c950_0 .net "train_history", 31 0, L_0x124e5a0;  alias, 1 drivers
v0x123ca60_0 .net "train_mispredicted", 0 0, v0x123b7d0_0;  alias, 1 drivers
v0x123cb00_0 .net "train_taken", 0 0, L_0x123e340;  alias, 1 drivers
E_0x121ce20/0 .event anyedge, v0x11ecfb0_0, v0x11ec970_0, v0x1239f70_0, v0x11ec710_0;
E_0x121ce20/1 .event anyedge, v0x123c4c0_0, v0x11ec4d0_0;
E_0x121ce20 .event/or E_0x121ce20/0, E_0x121ce20/1;
S_0x123cd40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 204, 3 204 0, S_0x11fcab0;
 .timescale -12 -12;
E_0x121d140 .event anyedge, v0x123d9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123d9d0_0;
    %nor/r;
    %assign/vec4 v0x123d9d0_0, 0;
    %wait E_0x121d140;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123a180;
T_4 ;
    %wait E_0x11faf80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %wait E_0x11faf80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b7d0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x123b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123a800_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x123a4c0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123ad00;
    %join;
    %wait E_0x11faf80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b430_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11faf80;
    %vpi_func 3 110 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x123b390_0, 0;
    %assign/vec4 v0x123b430_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b430_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11faf80;
    %vpi_func 3 113 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x123b390_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b430_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11faf80;
    %vpi_func 3 115 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x123b390_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123b7d0_0, 0;
    %wait E_0x11faf80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123b7d0_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11faf80;
    %vpi_func 3 119 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x123b390_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123ad00;
    %join;
    %pushi/vec4 2000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11fad30;
    %vpi_func 3 123 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x123b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x123b390_0, 0;
    %assign/vec4 v0x123b430_0, 0;
    %vpi_func 3 124 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x123b710_0, 0;
    %vpi_func 3 125 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x123b7d0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x11fcc40;
T_5 ;
    %wait E_0x11fb390;
    %load/vec4 v0x11f3ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f4870_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11ecfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x11ec970_0;
    %load/vec4 v0x1239f70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x11f4870_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x11ec710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x11f4870_0;
    %load/vec4 v0x11ec4d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x11f4870_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123bf40;
T_6 ;
    %wait E_0x11fb390;
    %load/vec4 v0x123c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123c4c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x123c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x123c4c0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x123c640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123c4c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x123ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x123c950_0;
    %load/vec4 v0x123cb00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x123c4c0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123bf40;
T_7 ;
    %wait E_0x121ce20;
    %load/vec4 v0x123ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x123c950_0;
    %load/vec4 v0x123cb00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x123c870_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x123c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x123c4c0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x123c640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123c870_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x123c4c0_0;
    %store/vec4 v0x123c870_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11fcab0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123d9d0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x11fcab0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x123d540_0;
    %inv;
    %store/vec4 v0x123d540_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x11fcab0;
T_10 ;
    %vpi_call/w 3 165 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 166 "$dumpvars", 32'sb00000000000000000000000000000001, v0x123b200_0, v0x123db30_0, v0x123d540_0, v0x123d4a0_0, v0x123d870_0, v0x123d7d0_0, v0x123dda0_0, v0x123de40_0, v0x123dbd0_0, v0x123d730_0, v0x123d5e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x11fcab0;
T_11 ;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 213 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 214 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.1 ;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 216 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 217 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x123d910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 218 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x11fcab0;
T_12 ;
    %wait E_0x11fad30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123d910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d910_0, 4, 32;
    %load/vec4 v0x123da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d910_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123d910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d910_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x123d730_0;
    %load/vec4 v0x123d730_0;
    %load/vec4 v0x123d5e0_0;
    %xor;
    %load/vec4 v0x123d730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d910_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x123d910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123d910_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/history_shift/history_shift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k_zeroshot/human/history_shift/iter0/response0/top_module.sv";
