#add_file options
add_file -verilog "C:/Users/Ben/Desktop/VehicleController/hdl/PWM_Controller.v"
add_file -verilog "C:/Users/Ben/Desktop/VehicleController/component/work/VehicleController_MSS/mss_tshell.v"
add_file -verilog "C:/Users/Ben/Desktop/VehicleController/component/Actel/SmartFusionMSS/MSS/2.5.106/mss_comps.v"
add_file -verilog "C:/Users/Ben/Desktop/VehicleController/component/work/VehicleController_MSS/MSS_CCC_0/VehicleController_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "C:/Users/Ben/Desktop/VehicleController/component/work/VehicleController_MSS/VehicleController_MSS.v"
add_file -lib COREAPB3_LIB -verilog "C:/Users/Ben/Desktop/VehicleController/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v"
add_file -lib COREAPB3_LIB -verilog "C:/Users/Ben/Desktop/VehicleController/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core_obfuscated/coreapb3_iaddr_reg.v"
add_file -lib COREAPB3_LIB -verilog "C:/Users/Ben/Desktop/VehicleController/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core_obfuscated/coreapb3.v"
add_file -verilog "C:/Users/Ben/Desktop/VehicleController/component/work/VehicleController/VehicleController.v"
add_file -constraint "C:/Users/Ben/Desktop/VehicleController/component/work/VehicleController_MSS/mss_tshell_syn.sdc"

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA484
set_option -speed_grade STD
set_option -write_verilog 0
#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
project -result_file "C:/Users/Ben/Desktop/VehicleController/synthesis/VehicleController.edn"
impl -active "synthesis"
