git clone --depth 1 --no-tags https://github.com/shinkuan/ICC2012_B.git f:/verilog_sva_gh_scraper/data/full_repos/666344037
git clone --depth 1 --no-tags https://github.com/Rahul3-Sai/intelunnati_Eagles.git f:/verilog_sva_gh_scraper/data/full_repos/665601440
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/UART-Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/665632192
git clone --depth 1 --no-tags https://github.com/chibaf/blink.fpga.9k.git f:/verilog_sva_gh_scraper/data/full_repos/666567701
git clone --depth 1 --no-tags https://github.com/vishnushan21/intelunnati_Sigmamales.git f:/verilog_sva_gh_scraper/data/full_repos/666443882
git clone --depth 1 --no-tags https://github.com/FerdousMd/AIUB_ESAB_DV_WS.git f:/verilog_sva_gh_scraper/data/full_repos/667177797
git clone --depth 1 --no-tags https://github.com/sanskar0708/SPI_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/668167921
git clone --depth 1 --no-tags https://github.com/Yash070707/Traffic-Light-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/668126903
git clone --depth 1 --no-tags https://github.com/rudra-101/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/669466237
git clone --depth 1 --no-tags https://github.com/sina-mokhtari/verilog-test.git f:/verilog_sva_gh_scraper/data/full_repos/669865769
git clone --depth 1 --no-tags https://github.com/algofoogle/tt04-solo-squash.git f:/verilog_sva_gh_scraper/data/full_repos/669377773
git clone --depth 1 --no-tags https://github.com/himanshu6956/8-bit-vedic-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/667891707
git clone --depth 1 --no-tags https://github.com/dygks254/verilog_exam.git f:/verilog_sva_gh_scraper/data/full_repos/667764253
git clone --depth 1 --no-tags https://github.com/soudhu/N-bit-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/667864588
git clone --depth 1 --no-tags https://github.com/udayapeddirajub/FIFO_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/668406784
git clone --depth 1 --no-tags https://github.com/1fahadaloufi/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/668483275
git clone --depth 1 --no-tags https://github.com/uisha/hdl-project-2.git f:/verilog_sva_gh_scraper/data/full_repos/670427316
git clone --depth 1 --no-tags https://github.com/Avvienash/Finite-State-Machine-and-Counter-Project.git f:/verilog_sva_gh_scraper/data/full_repos/670191504
git clone --depth 1 --no-tags https://github.com/Fangzzxx/ICHIP-PS2.git f:/verilog_sva_gh_scraper/data/full_repos/670298261
git clone --depth 1 --no-tags https://github.com/akshitanitr/Hexadecimal-Keypad-Scanner.git f:/verilog_sva_gh_scraper/data/full_repos/665056346
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/PCI-bus-Arbiter-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/665114216
git clone --depth 1 --no-tags https://github.com/ultra205/lemonlite.git f:/verilog_sva_gh_scraper/data/full_repos/665375421
git clone --depth 1 --no-tags https://github.com/saiarunpravinrr/AHB2APB.git f:/verilog_sva_gh_scraper/data/full_repos/665844022
git clone --depth 1 --no-tags https://github.com/PariyaPl/TrafficLightSystem.git f:/verilog_sva_gh_scraper/data/full_repos/665889476
git clone --depth 1 --no-tags https://github.com/ianerik6/ADAPTADOR1.git f:/verilog_sva_gh_scraper/data/full_repos/666098616
git clone --depth 1 --no-tags https://github.com/blazekd/simple-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/666147939
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Prime-Number-Detector-Day-091-.git f:/verilog_sva_gh_scraper/data/full_repos/664319962
git clone --depth 1 --no-tags https://github.com/bhumikapc/Verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/664701800
git clone --depth 1 --no-tags https://github.com/Omarchaban/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/665414918
git clone --depth 1 --no-tags https://github.com/GitHub-lancel/AESTIScheme.git f:/verilog_sva_gh_scraper/data/full_repos/666996227
git clone --depth 1 --no-tags https://github.com/Rashs94/ASIC_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/667085314
git clone --depth 1 --no-tags https://github.com/Rishi-T/Pipelined_MIPS32_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/666931580
git clone --depth 1 --no-tags https://github.com/nicedayd/demoa.git f:/verilog_sva_gh_scraper/data/full_repos/664130055
git clone --depth 1 --no-tags https://github.com/PredatorCoder007/UART-implementation-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/667599733
git clone --depth 1 --no-tags https://github.com/Wei-Cheng881221/NTU_CVSD_2023_Spring.git f:/verilog_sva_gh_scraper/data/full_repos/670999579
git clone --depth 1 --no-tags https://github.com/ChandraLekha559/ASIC-for-Image-Compression-using-2D-DWT.git f:/verilog_sva_gh_scraper/data/full_repos/671167824
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/668758729
git clone --depth 1 --no-tags https://github.com/PrecureKamiyu/shit-on-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/668733656
git clone --depth 1 --no-tags https://github.com/Glinary/Structural-Modeling-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/668797687
git clone --depth 1 --no-tags https://github.com/gunavant-s/Full_Adder_Day-002.git f:/verilog_sva_gh_scraper/data/full_repos/668963045
git clone --depth 1 --no-tags https://github.com/manishpundir2207/64-bit-Modified-Booth-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/670757355
git clone --depth 1 --no-tags https://github.com/Hoponga/arch.git f:/verilog_sva_gh_scraper/data/full_repos/671200701
git clone --depth 1 --no-tags https://github.com/serega-drakon/MCST_Lab_DSP_GPU.git f:/verilog_sva_gh_scraper/data/full_repos/671175991
git clone --depth 1 --no-tags https://github.com/phoeniX-Digital-Design/phoeniX.git f:/verilog_sva_gh_scraper/data/full_repos/677643796
git clone --depth 1 --no-tags https://github.com/algofoogle/raybox-zero.git f:/verilog_sva_gh_scraper/data/full_repos/676059736
git clone --depth 1 --no-tags https://github.com/fangyzh26/AHB_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/676538705
git clone --depth 1 --no-tags https://github.com/v9938/MSX4SlotExpander.git f:/verilog_sva_gh_scraper/data/full_repos/674333727
git clone --depth 1 --no-tags https://github.com/ciniml/seccamp_riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/675202977
git clone --depth 1 --no-tags https://github.com/gl9544/vit_transformer_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/676935455
git clone --depth 1 --no-tags https://github.com/JiunJung/GEMM_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/671758120
git clone --depth 1 --no-tags https://github.com/olofk/qerv.git f:/verilog_sva_gh_scraper/data/full_repos/677392738
git clone --depth 1 --no-tags https://github.com/fangyzh26/APB_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/676537111
git clone --depth 1 --no-tags https://github.com/arsalanjabbari/RISCV-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/677516019
git clone --depth 1 --no-tags https://github.com/arsalanjabbari/MIPS-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/677514886
git clone --depth 1 --no-tags https://github.com/VladimirMeshcheriakov/Le-FauxrjePGA-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/677797150
git clone --depth 1 --no-tags https://github.com/meeeeet/RTL-to-GDS-Implementation-of-SerDes.git f:/verilog_sva_gh_scraper/data/full_repos/674606511
git clone --depth 1 --no-tags https://github.com/Biggestapple/2023-H-Signal_Separator.git f:/verilog_sva_gh_scraper/data/full_repos/675552384
git clone --depth 1 --no-tags https://github.com/OmarMongy/Clock.git f:/verilog_sva_gh_scraper/data/full_repos/672378185
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/tinyCLUNX33.git f:/verilog_sva_gh_scraper/data/full_repos/676234459
git clone --depth 1 --no-tags https://github.com/koushikkalyani/FPGASpeaks.git f:/verilog_sva_gh_scraper/data/full_repos/675051029
git clone --depth 1 --no-tags https://github.com/OmarMongy/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/672181201
git clone --depth 1 --no-tags https://github.com/afterGlow4ever/cm3_ahbmtx_mcu.git f:/verilog_sva_gh_scraper/data/full_repos/675217686
git clone --depth 1 --no-tags https://github.com/jongsh/2022-BUAA-CO.git f:/verilog_sva_gh_scraper/data/full_repos/673622032
git clone --depth 1 --no-tags https://github.com/zxtres/zxspectrum.git f:/verilog_sva_gh_scraper/data/full_repos/672558158
git clone --depth 1 --no-tags https://github.com/HiggsBose/RiscV_CPU_with_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/676069021
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Electronic_Locker.git f:/verilog_sva_gh_scraper/data/full_repos/675439968
git clone --depth 1 --no-tags https://github.com/HocLee/RISCV-with-branch-prediction-single-precision-FPU-and-cache.git f:/verilog_sva_gh_scraper/data/full_repos/676116876
git clone --depth 1 --no-tags https://github.com/MayurKumar-git/Ahbtoapb.git f:/verilog_sva_gh_scraper/data/full_repos/676621873
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Caravel_STARS_2023.git f:/verilog_sva_gh_scraper/data/full_repos/671535375
git clone --depth 1 --no-tags https://github.com/OmarMongy/Moore_Seq_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/675281549
git clone --depth 1 --no-tags https://github.com/VishwajithVPai/VishwajithVPai-A-_-_User_Interface_for_Yosys_and_OpenTimer_A_TCL_Automation_Project.git f:/verilog_sva_gh_scraper/data/full_repos/672773159
git clone --depth 1 --no-tags https://github.com/walker99999/fpga_video_pcie_ethernet_soc.git f:/verilog_sva_gh_scraper/data/full_repos/672969640
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Computer-Architecture-Lab-Experiments-F2023.git f:/verilog_sva_gh_scraper/data/full_repos/676616392
git clone --depth 1 --no-tags https://github.com/lutayyy/openplush.git f:/verilog_sva_gh_scraper/data/full_repos/677794651
git clone --depth 1 --no-tags https://github.com/OmarMongy/Mealy_Seq_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/675280192
git clone --depth 1 --no-tags https://github.com/wickerwaka/MiSTerLaggy_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/673392540
git clone --depth 1 --no-tags https://github.com/OmarMongy/Dice_Game.git f:/verilog_sva_gh_scraper/data/full_repos/674009930
git clone --depth 1 --no-tags https://github.com/OmarMongy/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/674182127
git clone --depth 1 --no-tags https://github.com/lnis-uofu/ECE_5710_6710_F23.git f:/verilog_sva_gh_scraper/data/full_repos/676219337
git clone --depth 1 --no-tags https://github.com/AKhaled47/MIPS-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/672341317
git clone --depth 1 --no-tags https://github.com/Divya-i/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/674161748
git clone --depth 1 --no-tags https://github.com/irajPatel/NIOS_II_SoftCoreProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/676985602
git clone --depth 1 --no-tags https://github.com/SantaCRC/verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/674908416
git clone --depth 1 --no-tags https://github.com/saikumargadde2807/AES_encrption_and_decrption_using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676088912
git clone --depth 1 --no-tags https://github.com/NCUST-IC/Drivers-for-some-modules.git f:/verilog_sva_gh_scraper/data/full_repos/676569138
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/RSA.git f:/verilog_sva_gh_scraper/data/full_repos/676605097
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/676710138
git clone --depth 1 --no-tags https://github.com/DOUGIE2111/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676903801
git clone --depth 1 --no-tags https://github.com/GeetikaTP/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/675751217
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom.git f:/verilog_sva_gh_scraper/data/full_repos/674897232
git clone --depth 1 --no-tags https://github.com/Prajna-Ramamurthy/Pseudo-Random-Binary-Sequence-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/675637588
git clone --depth 1 --no-tags https://github.com/mohos455/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/671726193
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/AES.git f:/verilog_sva_gh_scraper/data/full_repos/677717140
git clone --depth 1 --no-tags https://github.com/androny1012/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/676475264
git clone --depth 1 --no-tags https://github.com/Damilola-Yinusa/Controller-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/671704617
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/smart_tfl.git f:/verilog_sva_gh_scraper/data/full_repos/672357693
git clone --depth 1 --no-tags https://github.com/yasin-peker/Verilog-Implementation-of-D-Flip-Flops.git f:/verilog_sva_gh_scraper/data/full_repos/676170144
git clone --depth 1 --no-tags https://github.com/Vanderleicio/ProjetoSD01.git f:/verilog_sva_gh_scraper/data/full_repos/676327155
git clone --depth 1 --no-tags https://github.com/mhamdy2712/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/676706922
git clone --depth 1 --no-tags https://github.com/mhamdy2712/AES.git f:/verilog_sva_gh_scraper/data/full_repos/677726187
