# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 73
attribute \src "dut.sv:3.1-49.10"
module \case_expr_const
  wire $auto$process.cpp:31:create_temp_wire$1
  wire $auto$process.cpp:31:create_temp_wire$13
  wire $auto$process.cpp:31:create_temp_wire$17
  wire $auto$process.cpp:31:create_temp_wire$21
  wire $auto$process.cpp:31:create_temp_wire$25
  wire $auto$process.cpp:31:create_temp_wire$29
  wire $auto$process.cpp:31:create_temp_wire$33
  wire $auto$process.cpp:31:create_temp_wire$37
  wire $auto$process.cpp:31:create_temp_wire$41
  wire $auto$process.cpp:31:create_temp_wire$45
  wire $auto$process.cpp:31:create_temp_wire$49
  wire $auto$process.cpp:31:create_temp_wire$5
  wire $auto$process.cpp:31:create_temp_wire$53
  wire $auto$process.cpp:31:create_temp_wire$57
  wire $auto$process.cpp:31:create_temp_wire$61
  wire $auto$process.cpp:31:create_temp_wire$65
  wire $auto$process.cpp:31:create_temp_wire$69
  wire $auto$process.cpp:31:create_temp_wire$9
  wire $auto$rtlil.cc:3094:Mux$12
  wire $auto$rtlil.cc:3094:Mux$16
  wire $auto$rtlil.cc:3094:Mux$20
  wire $auto$rtlil.cc:3094:Mux$24
  wire $auto$rtlil.cc:3094:Mux$28
  wire $auto$rtlil.cc:3094:Mux$32
  wire $auto$rtlil.cc:3094:Mux$36
  wire $auto$rtlil.cc:3094:Mux$4
  wire $auto$rtlil.cc:3094:Mux$40
  wire $auto$rtlil.cc:3094:Mux$44
  wire $auto$rtlil.cc:3094:Mux$48
  wire $auto$rtlil.cc:3094:Mux$52
  wire $auto$rtlil.cc:3094:Mux$56
  wire $auto$rtlil.cc:3094:Mux$60
  wire $auto$rtlil.cc:3094:Mux$64
  wire $auto$rtlil.cc:3094:Mux$68
  wire $auto$rtlil.cc:3094:Mux$72
  wire $auto$rtlil.cc:3094:Mux$8
  attribute \src "dut.sv:5.16-5.17"
  wire output 1 \a
  attribute \src "dut.sv:5.19-5.20"
  wire output 2 \b
  attribute \src "dut.sv:5.22-5.23"
  wire output 3 \c
  attribute \src "dut.sv:5.25-5.26"
  wire output 4 \d
  attribute \src "dut.sv:5.28-5.29"
  wire output 5 \e
  attribute \src "dut.sv:5.31-5.32"
  wire output 6 \f
  attribute \src "dut.sv:5.34-5.35"
  wire output 7 \g
  attribute \src "dut.sv:5.37-5.38"
  wire output 8 \h
  attribute \src "dut.sv:14.13-14.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'1
    connect \Y $auto$process.cpp:31:create_temp_wire$9
  end
  attribute \src "dut.sv:17.13-17.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$13
  end
  attribute \src "dut.sv:18.13-18.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'1
    connect \Y $auto$process.cpp:31:create_temp_wire$17
  end
  attribute \src "dut.sv:9.13-9.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'00
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$1
  end
  attribute \src "dut.sv:21.13-21.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$21
  end
  attribute \src "dut.sv:22.13-22.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'1
    connect \Y $auto$process.cpp:31:create_temp_wire$25
  end
  attribute \src "dut.sv:26.13-26.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$29
  end
  attribute \src "dut.sv:27.13-27.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 1'1
    connect \Y $auto$process.cpp:31:create_temp_wire$33
  end
  attribute \src "dut.sv:31.13-31.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$37
  end
  attribute \src "dut.sv:32.13-32.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 2'11
    connect \Y $auto$process.cpp:31:create_temp_wire$41
  end
  attribute \src "dut.sv:36.13-36.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$45
  end
  attribute \src "dut.sv:37.13-37.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 3'000
    connect \Y $auto$process.cpp:31:create_temp_wire$49
  end
  attribute \src "dut.sv:38.13-38.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 2'11
    connect \Y $auto$process.cpp:31:create_temp_wire$53
  end
  attribute \src "dut.sv:42.13-42.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \Y $auto$process.cpp:31:create_temp_wire$57
  end
  attribute \src "dut.sv:13.13-13.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A 2'11
    connect \B 2'01
    connect \Y $auto$process.cpp:31:create_temp_wire$5
  end
  attribute \src "dut.sv:43.13-43.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 1'1
    connect \Y $auto$process.cpp:31:create_temp_wire$61
  end
  attribute \src "dut.sv:44.13-44.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 3'000
    connect \Y $auto$process.cpp:31:create_temp_wire$65
  end
  attribute \src "dut.sv:45.13-45.28"
  cell $eq $auto$process.cpp:37:create_eq_cell$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B 2'11
    connect \Y $auto$process.cpp:31:create_temp_wire$69
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$11
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$8
    connect \B 1'1
    connect \S $auto$process.cpp:31:create_temp_wire$9
    connect \Y $auto$rtlil.cc:3094:Mux$12
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$15
    parameter \WIDTH 1
    connect \A \c
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$13
    connect \Y $auto$rtlil.cc:3094:Mux$16
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$19
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$16
    connect \B 1'1
    connect \S $auto$process.cpp:31:create_temp_wire$17
    connect \Y $auto$rtlil.cc:3094:Mux$20
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$23
    parameter \WIDTH 1
    connect \A \d
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$21
    connect \Y $auto$rtlil.cc:3094:Mux$24
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$27
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$24
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$25
    connect \Y $auto$rtlil.cc:3094:Mux$28
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$3
    parameter \WIDTH 1
    connect \A \a
    connect \B 1'1
    connect \S $auto$process.cpp:31:create_temp_wire$1
    connect \Y $auto$rtlil.cc:3094:Mux$4
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A \e
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$29
    connect \Y $auto$rtlil.cc:3094:Mux$32
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$35
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$32
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$33
    connect \Y $auto$rtlil.cc:3094:Mux$36
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$39
    parameter \WIDTH 1
    connect \A \f
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$37
    connect \Y $auto$rtlil.cc:3094:Mux$40
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$43
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$40
    connect \B 1'1
    connect \S $auto$process.cpp:31:create_temp_wire$41
    connect \Y $auto$rtlil.cc:3094:Mux$44
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$47
    parameter \WIDTH 1
    connect \A \g
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$45
    connect \Y $auto$rtlil.cc:3094:Mux$48
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$51
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$48
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$49
    connect \Y $auto$rtlil.cc:3094:Mux$52
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$55
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$52
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$53
    connect \Y $auto$rtlil.cc:3094:Mux$56
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$59
    parameter \WIDTH 1
    connect \A \h
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$57
    connect \Y $auto$rtlil.cc:3094:Mux$60
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$63
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$60
    connect \B 1'1
    connect \S $auto$process.cpp:31:create_temp_wire$61
    connect \Y $auto$rtlil.cc:3094:Mux$64
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$67
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$64
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$65
    connect \Y $auto$rtlil.cc:3094:Mux$68
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$7
    parameter \WIDTH 1
    connect \A \b
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$5
    connect \Y $auto$rtlil.cc:3094:Mux$8
  end
  cell $mux $auto$process.cpp:3983:import_assignment_sync$71
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$68
    connect \B 1'0
    connect \S $auto$process.cpp:31:create_temp_wire$69
    connect \Y $auto$rtlil.cc:3094:Mux$72
  end
  attribute \src "dut.sv:7.5-48.8"
  process $proc$dut.sv:7$1
    sync always
    sync init
      update \f 1'0
      update \d 1'1
      update \g 1'1
      update \h 1'0
      update \c $auto$rtlil.cc:3094:Mux$20
      update \e 1'1
      update \b $auto$rtlil.cc:3094:Mux$12
      update \a 1'0
  end
end
