

================================================================
== Vivado HLS Report for 'load_data337149'
================================================================
* Date:           Sun Apr 28 15:53:12 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_copy_input_fmem2buff_3_fu_405  |copy_input_fmem2buff_3  |   45|  869|   45|  869|   none  |
        |grp_copy_weight_fmem2buf_4_fu_425  |copy_weight_fmem2buf_4  |   25|  325|   25|  325|   none  |
        |grp_copy_beta_fmem2buffe_1_fu_470  |copy_beta_fmem2buffe_1  |    1|   26|    1|   26|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|    64|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_344)
	2  / (tmp_344)
4 --> 
	5  / (!tmp_347)
	3  / (tmp_347)
5 --> 
	6  / (!tmp_349)
	4  / (tmp_349)
6 --> 
	6  / (!tmp_350)
	7  / (tmp_350)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 10 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %outputs_offset2)"   --->   Operation 11 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 12 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 13 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 14 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 15 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:278]   --->   Operation 16 'alloca' 'input_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:280]   --->   Operation 17 'alloca' 'weight_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%beta_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:282]   --->   Operation 18 'alloca' 'beta_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i19* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i19* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i31P(i31* %outputs_offset_out, i31 %outputs_offset_read)"   --->   Operation 122 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i19* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i19* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 218 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i19P(i19* %outputs_offset_c, i19 %outputs_offset2_read)"   --->   Operation 219 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 220 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 221 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [6 x i8]* @p_str9, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 225 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32768, [7 x i8]* @p_str45, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str46, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 227 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %input_cntl_V, i1* %input_cntl_V)"   --->   Operation 228 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @weight_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %weight_cntl_V, i1* %weight_cntl_V)"   --->   Operation 230 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 231 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @beta_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %beta_cntl_V, i1* %beta_cntl_V)"   --->   Operation 232 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %beta_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 233 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.65ns)   --->   "br label %.loopexit.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_357 = phi i6 [ 0, %entry ], [ %r, %.loopexit.i.i.i.i.i.loopexit ]"   --->   Operation 235 'phi' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_182_cast6_i_i_i = zext i6 %tmp_357 to i32" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 236 'zext' 'tmp_182_cast6_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_357, i32 5)" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 237 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 238 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %.preheader36.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.78ns)   --->   "%tmp_334_i_i_i_i_i = sub i6 -32, %tmp_357" [mobile_net_hls_v1/conv.hpp:304]   --->   Operation 240 'sub' 'tmp_334_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.78ns)   --->   "%tmp_335_i_i_i_i_i = icmp ugt i6 %tmp_334_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:304]   --->   Operation 241 'icmp' 'tmp_335_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.38ns)   --->   "%rLoops = select i1 %tmp_335_i_i_i_i_i, i6 16, i6 %tmp_334_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:304]   --->   Operation 242 'select' 'rLoops' <Predicate = (!tmp)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.78ns)   --->   "%r = add i6 %tmp_357, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 243 'add' 'r' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.65ns)   --->   "br label %.preheader36.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 244 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 245 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_356 = phi i6 [ 0, %.preheader36.preheader.i.i.i.i.i ], [ %c, %.preheader36.i.i.i.i.i.loopexit ]"   --->   Operation 246 'phi' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_54_cast5_i_i_i = zext i6 %tmp_356 to i32" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 247 'zext' 'tmp_54_cast5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_356, i32 5)" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 248 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 249 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %tmp_344, label %.loopexit.i.i.i.i.i.loopexit, label %.preheader35.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.78ns)   --->   "%tmp_338_i_i_i_i_i = sub i6 -32, %tmp_356" [mobile_net_hls_v1/conv.hpp:303]   --->   Operation 251 'sub' 'tmp_338_i_i_i_i_i' <Predicate = (!tmp_344)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.78ns)   --->   "%tmp_339_i_i_i_i_i = icmp ugt i6 %tmp_338_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:303]   --->   Operation 252 'icmp' 'tmp_339_i_i_i_i_i' <Predicate = (!tmp_344)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.38ns)   --->   "%cLoops = select i1 %tmp_339_i_i_i_i_i, i6 16, i6 %tmp_338_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:303]   --->   Operation 253 'select' 'cLoops' <Predicate = (!tmp_344)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.78ns)   --->   "%c = add i6 %tmp_356, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 254 'add' 'c' <Predicate = (!tmp_344)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.35ns)   --->   "%tmp_345 = and i6 %r, %c" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 255 'and' 'tmp_345' <Predicate = (!tmp_344)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_345, i32 5)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 256 'bitselect' 'tmp_346' <Predicate = (!tmp_344)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.65ns)   --->   "br label %.preheader35.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 257 'br' <Predicate = (!tmp_344)> <Delay = 0.65>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i.i.i.i"   --->   Operation 258 'br' <Predicate = (tmp_344)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_358 = phi i9 [ 0, %.preheader35.preheader.i.i.i.i.i ], [ %m, %.preheader35.i.i.i.i.i.loopexit ]"   --->   Operation 259 'phi' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_55_cast4_i_i_i = zext i9 %tmp_358 to i32" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 260 'zext' 'tmp_55_cast4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_55_cast_i_i_i = zext i9 %tmp_358 to i10" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 261 'zext' 'tmp_55_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_358, i32 8)" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 262 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 263 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %tmp_347, label %.preheader36.i.i.i.i.i.loopexit, label %.preheader34.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.77ns)   --->   "%tmp_342_i_i_i_i_i = sub i9 -256, %tmp_358" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 265 'sub' 'tmp_342_i_i_i_i_i' <Predicate = (!tmp_347)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.88ns)   --->   "%tmp_343_i_i_i_i_i = icmp ugt i9 %tmp_342_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 266 'icmp' 'tmp_343_i_i_i_i_i' <Predicate = (!tmp_347)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.39ns)   --->   "%mLoops = select i1 %tmp_343_i_i_i_i_i, i9 16, i9 %tmp_342_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 267 'select' 'mLoops' <Predicate = (!tmp_347)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.77ns)   --->   "%m = add i9 %tmp_358, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 268 'add' 'm' <Predicate = (!tmp_347)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m, i32 8)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 269 'bitselect' 'tmp_348' <Predicate = (!tmp_347)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.65ns)   --->   "br label %.preheader34.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 270 'br' <Predicate = (!tmp_347)> <Delay = 0.65>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader36.i.i.i.i.i"   --->   Operation 271 'br' <Predicate = (tmp_347)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_359 = phi i8 [ %n, %._crit_edge6.i.i.i.i.i ], [ 0, %.preheader34.preheader.i.i.i.i.i ]"   --->   Operation 272 'phi' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_360 = zext i8 %tmp_359 to i32" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 273 'zext' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_359, i32 7)" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 274 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 275 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %tmp_349, label %.preheader35.i.i.i.i.i.loopexit, label %.preheader.i.i.i.i.i.preheader" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 277 'br' <Predicate = (!tmp_349)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "br label %.preheader35.i.i.i.i.i"   --->   Operation 278 'br' <Predicate = (tmp_349)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.79>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 279 'nbwritereq' 'tmp_350' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %tmp_350, label %_ifconv.i.i.i, label %.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.76ns)   --->   "%tmp_347_i_i_i_i_i = sub i8 -128, %tmp_359" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 281 'sub' 'tmp_347_i_i_i_i_i' <Predicate = (tmp_350)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_351 = trunc i8 %tmp_347_i_i_i_i_i to i2" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 282 'trunc' 'tmp_351' <Predicate = (tmp_350)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.84ns)   --->   "%tmp_348_i_i_i_i_i = icmp ugt i8 %tmp_347_i_i_i_i_i, 2" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 283 'icmp' 'tmp_348_i_i_i_i_i' <Predicate = (tmp_350)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.17ns)   --->   "%nLoops = select i1 %tmp_348_i_i_i_i_i, i2 -2, i2 %tmp_351" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 284 'select' 'nLoops' <Predicate = (tmp_350)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.76ns)   --->   "%n = add i8 2, %tmp_359" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 285 'add' 'n' <Predicate = (tmp_350)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_361)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %n, i32 7)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 286 'bitselect' 'tmp_352' <Predicate = (tmp_350)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node tmp_361)   --->   "%tmp4_i_i_i_demorgan = and i1 %tmp_348, %tmp_352" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 287 'and' 'tmp4_i_i_i_demorgan' <Predicate = (tmp_350)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node tmp_361)   --->   "%tmp_58_i_i_i_demorga = and i1 %tmp4_i_i_i_demorgan, %tmp_346" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 288 'and' 'tmp_58_i_i_i_demorga' <Predicate = (tmp_350)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_361 = xor i1 %tmp_58_i_i_i_demorga, true" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 289 'xor' 'tmp_361' <Predicate = (tmp_350)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.39>
ST_7 : Operation 290 [2/2] (2.39ns)   --->   "call fastcc void @copy_input_fmem2buff.3(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i8 %tmp_359, i6 %tmp_357, i6 %tmp_356, i2 %nLoops, i6 %rLoops, i6 %cLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308]   --->   Operation 290 'call' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_344_cast34_cast_s = zext i8 %tmp_359 to i10" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 291 'zext' 'tmp_344_cast34_cast_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [2/2] (1.51ns)   --->   "call fastcc void @copy_weight_fmem2buf.4(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i10 %tmp_344_cast34_cast_s, i9 %tmp_358, i2 %nLoops, i9 %mLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 292 'call' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%mLoops_cast_cast2_i_s = zext i9 %mLoops to i10" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 293 'zext' 'mLoops_cast_cast2_i_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [2/2] (1.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_344_cast34_cast_s, i10 %tmp_55_cast_i_i_i, i10 %mLoops_cast_cast2_i_s, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 294 'call' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 295 [1/2] (0.00ns)   --->   "call fastcc void @copy_input_fmem2buff.3(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i8 %tmp_359, i6 %tmp_357, i6 %tmp_356, i2 %nLoops, i6 %rLoops, i6 %cLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308]   --->   Operation 295 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 296 [1/2] (0.00ns)   --->   "call fastcc void @copy_weight_fmem2buf.4(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i10 %tmp_344_cast34_cast_s, i9 %tmp_358, i2 %nLoops, i9 %mLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 296 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 297 [1/2] (0.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_344_cast34_cast_s, i10 %tmp_55_cast_i_i_i, i10 %mLoops_cast_cast2_i_s, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 297 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_353 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %input_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 298 'nbreadreq' 'tmp_353' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %tmp_353, label %0, label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %weight_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 300 'nbreadreq' 'tmp_354' <Predicate = (tmp_353)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %tmp_354, label %1, label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 301 'br' <Predicate = (tmp_353)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_355 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %beta_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 302 'nbreadreq' 'tmp_355' <Predicate = (tmp_353 & tmp_354)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %tmp_355, label %2, label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 303 'br' <Predicate = (tmp_353 & tmp_354)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (1.83ns)   --->   "%empty_n_i_0_i_i_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:323]   --->   Operation 304 'nbread' 'empty_n_i_0_i_i_i_i_s' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_9 : Operation 305 [1/1] (1.83ns)   --->   "%empty_n_i11_0_i_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:324]   --->   Operation 305 'nbread' 'empty_n_i11_0_i_i_i_s' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_9 : Operation 306 [1/1] (1.83ns)   --->   "%empty_n_i13_0_i_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:325]   --->   Operation 306 'nbread' 'empty_n_i13_0_i_i_i_s' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 15> <FIFO>
ST_9 : Operation 307 [1/1] (1.83ns)   --->   "%full_n_i15_0_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_c_V, i32 %tmp_54_cast5_i_i_i)" [mobile_net_hls_v1/conv.hpp:326]   --->   Operation 307 'nbwrite' 'full_n_i15_0_i_i_i_i' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 308 [1/1] (1.83ns)   --->   "%full_n_i17_0_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_r_V, i32 %tmp_182_cast6_i_i_i)" [mobile_net_hls_v1/conv.hpp:327]   --->   Operation 308 'nbwrite' 'full_n_i17_0_i_i_i_i' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 309 [1/1] (1.83ns)   --->   "%full_n_i4_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_m_V, i32 %tmp_55_cast4_i_i_i)" [mobile_net_hls_v1/conv.hpp:328]   --->   Operation 309 'nbwrite' 'full_n_i4_0_i_i_i_i_s' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 310 [1/1] (1.83ns)   --->   "%full_n_i2_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_n_V, i32 %tmp_360)" [mobile_net_hls_v1/conv.hpp:329]   --->   Operation 310 'nbwrite' 'full_n_i2_0_i_i_i_i_s' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 311 [1/1] (1.83ns)   --->   "%full_n_i_0_i_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %data_buffer_V, i1 %tmp_361)" [mobile_net_hls_v1/conv.hpp:330]   --->   Operation 311 'nbwrite' 'full_n_i_0_i_i_i_i_i' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:331]   --->   Operation 312 'br' <Predicate = (tmp_353 & tmp_354 & tmp_355)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "br label %.preheader34.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset_read   (read             ) [ 0000000000]
outputs_offset2_read  (read             ) [ 0000000000]
betas_offset_read     (read             ) [ 0011111111]
weights_offset_read   (read             ) [ 0011111111]
inputs_offset1_read   (read             ) [ 0011111111]
inputs_offset_read    (read             ) [ 0011111111]
input_cntl_V          (alloca           ) [ 0111111111]
weight_cntl_V         (alloca           ) [ 0111111111]
beta_cntl_V           (alloca           ) [ 0111111111]
StgValue_19           (specinterface    ) [ 0000000000]
StgValue_20           (specinterface    ) [ 0000000000]
StgValue_21           (specinterface    ) [ 0000000000]
StgValue_22           (specinterface    ) [ 0000000000]
StgValue_23           (specinterface    ) [ 0000000000]
StgValue_24           (specinterface    ) [ 0000000000]
StgValue_25           (specinterface    ) [ 0000000000]
StgValue_26           (specinterface    ) [ 0000000000]
StgValue_27           (specinterface    ) [ 0000000000]
StgValue_28           (specinterface    ) [ 0000000000]
StgValue_29           (specinterface    ) [ 0000000000]
StgValue_30           (specinterface    ) [ 0000000000]
StgValue_31           (specinterface    ) [ 0000000000]
StgValue_32           (specinterface    ) [ 0000000000]
StgValue_33           (specinterface    ) [ 0000000000]
StgValue_34           (specinterface    ) [ 0000000000]
StgValue_35           (specinterface    ) [ 0000000000]
StgValue_36           (specinterface    ) [ 0000000000]
StgValue_37           (specinterface    ) [ 0000000000]
StgValue_38           (specinterface    ) [ 0000000000]
StgValue_39           (specinterface    ) [ 0000000000]
StgValue_40           (specinterface    ) [ 0000000000]
StgValue_41           (specinterface    ) [ 0000000000]
StgValue_42           (specinterface    ) [ 0000000000]
StgValue_43           (specinterface    ) [ 0000000000]
StgValue_44           (specinterface    ) [ 0000000000]
StgValue_45           (specinterface    ) [ 0000000000]
StgValue_46           (specinterface    ) [ 0000000000]
StgValue_47           (specinterface    ) [ 0000000000]
StgValue_48           (specinterface    ) [ 0000000000]
StgValue_49           (specinterface    ) [ 0000000000]
StgValue_50           (specinterface    ) [ 0000000000]
StgValue_51           (specinterface    ) [ 0000000000]
StgValue_52           (specinterface    ) [ 0000000000]
StgValue_53           (specinterface    ) [ 0000000000]
StgValue_54           (specinterface    ) [ 0000000000]
StgValue_55           (specinterface    ) [ 0000000000]
StgValue_56           (specinterface    ) [ 0000000000]
StgValue_57           (specinterface    ) [ 0000000000]
StgValue_58           (specinterface    ) [ 0000000000]
StgValue_59           (specinterface    ) [ 0000000000]
StgValue_60           (specinterface    ) [ 0000000000]
StgValue_61           (specinterface    ) [ 0000000000]
StgValue_62           (specinterface    ) [ 0000000000]
StgValue_63           (specinterface    ) [ 0000000000]
StgValue_64           (specinterface    ) [ 0000000000]
StgValue_65           (specinterface    ) [ 0000000000]
StgValue_66           (specinterface    ) [ 0000000000]
StgValue_67           (specinterface    ) [ 0000000000]
StgValue_68           (specinterface    ) [ 0000000000]
StgValue_69           (specinterface    ) [ 0000000000]
StgValue_70           (specinterface    ) [ 0000000000]
StgValue_71           (specinterface    ) [ 0000000000]
StgValue_72           (specinterface    ) [ 0000000000]
StgValue_73           (specinterface    ) [ 0000000000]
StgValue_74           (specinterface    ) [ 0000000000]
StgValue_75           (specinterface    ) [ 0000000000]
StgValue_76           (specinterface    ) [ 0000000000]
StgValue_77           (specinterface    ) [ 0000000000]
StgValue_78           (specinterface    ) [ 0000000000]
StgValue_79           (specinterface    ) [ 0000000000]
StgValue_80           (specinterface    ) [ 0000000000]
StgValue_81           (specinterface    ) [ 0000000000]
StgValue_82           (specinterface    ) [ 0000000000]
StgValue_83           (specinterface    ) [ 0000000000]
StgValue_84           (specinterface    ) [ 0000000000]
StgValue_85           (specinterface    ) [ 0000000000]
StgValue_86           (specinterface    ) [ 0000000000]
StgValue_87           (specinterface    ) [ 0000000000]
StgValue_88           (specinterface    ) [ 0000000000]
StgValue_89           (specinterface    ) [ 0000000000]
StgValue_90           (specinterface    ) [ 0000000000]
StgValue_91           (specinterface    ) [ 0000000000]
StgValue_92           (specinterface    ) [ 0000000000]
StgValue_93           (specinterface    ) [ 0000000000]
StgValue_94           (specinterface    ) [ 0000000000]
StgValue_95           (specinterface    ) [ 0000000000]
StgValue_96           (specinterface    ) [ 0000000000]
StgValue_97           (specinterface    ) [ 0000000000]
StgValue_98           (specinterface    ) [ 0000000000]
StgValue_99           (specinterface    ) [ 0000000000]
StgValue_100          (specinterface    ) [ 0000000000]
StgValue_101          (specinterface    ) [ 0000000000]
StgValue_102          (specinterface    ) [ 0000000000]
StgValue_103          (specinterface    ) [ 0000000000]
StgValue_104          (specinterface    ) [ 0000000000]
StgValue_105          (specinterface    ) [ 0000000000]
StgValue_106          (specinterface    ) [ 0000000000]
StgValue_107          (specinterface    ) [ 0000000000]
StgValue_108          (specinterface    ) [ 0000000000]
StgValue_109          (specinterface    ) [ 0000000000]
StgValue_110          (specinterface    ) [ 0000000000]
StgValue_111          (specinterface    ) [ 0000000000]
StgValue_112          (specinterface    ) [ 0000000000]
StgValue_113          (specinterface    ) [ 0000000000]
StgValue_114          (specinterface    ) [ 0000000000]
StgValue_115          (specinterface    ) [ 0000000000]
StgValue_116          (specinterface    ) [ 0000000000]
StgValue_117          (specinterface    ) [ 0000000000]
StgValue_118          (specinterface    ) [ 0000000000]
StgValue_119          (specinterface    ) [ 0000000000]
StgValue_120          (specinterface    ) [ 0000000000]
StgValue_121          (specinterface    ) [ 0000000000]
StgValue_122          (write            ) [ 0000000000]
StgValue_123          (specinterface    ) [ 0000000000]
StgValue_124          (specinterface    ) [ 0000000000]
StgValue_125          (specinterface    ) [ 0000000000]
StgValue_126          (specinterface    ) [ 0000000000]
StgValue_127          (specinterface    ) [ 0000000000]
StgValue_128          (specinterface    ) [ 0000000000]
StgValue_129          (specinterface    ) [ 0000000000]
StgValue_130          (specinterface    ) [ 0000000000]
StgValue_131          (specinterface    ) [ 0000000000]
StgValue_132          (specinterface    ) [ 0000000000]
StgValue_133          (specinterface    ) [ 0000000000]
StgValue_134          (specinterface    ) [ 0000000000]
StgValue_135          (specinterface    ) [ 0000000000]
StgValue_136          (specinterface    ) [ 0000000000]
StgValue_137          (specinterface    ) [ 0000000000]
StgValue_138          (specinterface    ) [ 0000000000]
StgValue_139          (specinterface    ) [ 0000000000]
StgValue_140          (specinterface    ) [ 0000000000]
StgValue_141          (specinterface    ) [ 0000000000]
StgValue_142          (specinterface    ) [ 0000000000]
StgValue_143          (specinterface    ) [ 0000000000]
StgValue_144          (specinterface    ) [ 0000000000]
StgValue_145          (specinterface    ) [ 0000000000]
StgValue_146          (specinterface    ) [ 0000000000]
StgValue_147          (specinterface    ) [ 0000000000]
StgValue_148          (specinterface    ) [ 0000000000]
StgValue_149          (specinterface    ) [ 0000000000]
StgValue_150          (specinterface    ) [ 0000000000]
StgValue_151          (specinterface    ) [ 0000000000]
StgValue_152          (specinterface    ) [ 0000000000]
StgValue_153          (specinterface    ) [ 0000000000]
StgValue_154          (specinterface    ) [ 0000000000]
StgValue_155          (specinterface    ) [ 0000000000]
StgValue_156          (specinterface    ) [ 0000000000]
StgValue_157          (specinterface    ) [ 0000000000]
StgValue_158          (specinterface    ) [ 0000000000]
StgValue_159          (specinterface    ) [ 0000000000]
StgValue_160          (specinterface    ) [ 0000000000]
StgValue_161          (specinterface    ) [ 0000000000]
StgValue_162          (specinterface    ) [ 0000000000]
StgValue_163          (specinterface    ) [ 0000000000]
StgValue_164          (specinterface    ) [ 0000000000]
StgValue_165          (specinterface    ) [ 0000000000]
StgValue_166          (specinterface    ) [ 0000000000]
StgValue_167          (specinterface    ) [ 0000000000]
StgValue_168          (specinterface    ) [ 0000000000]
StgValue_169          (specinterface    ) [ 0000000000]
StgValue_170          (specinterface    ) [ 0000000000]
StgValue_171          (specinterface    ) [ 0000000000]
StgValue_172          (specinterface    ) [ 0000000000]
StgValue_173          (specinterface    ) [ 0000000000]
StgValue_174          (specinterface    ) [ 0000000000]
StgValue_175          (specinterface    ) [ 0000000000]
StgValue_176          (specinterface    ) [ 0000000000]
StgValue_177          (specinterface    ) [ 0000000000]
StgValue_178          (specinterface    ) [ 0000000000]
StgValue_179          (specinterface    ) [ 0000000000]
StgValue_180          (specinterface    ) [ 0000000000]
StgValue_181          (specinterface    ) [ 0000000000]
StgValue_182          (specinterface    ) [ 0000000000]
StgValue_183          (specinterface    ) [ 0000000000]
StgValue_184          (specinterface    ) [ 0000000000]
StgValue_185          (specinterface    ) [ 0000000000]
StgValue_186          (specinterface    ) [ 0000000000]
StgValue_187          (specinterface    ) [ 0000000000]
StgValue_188          (specinterface    ) [ 0000000000]
StgValue_189          (specinterface    ) [ 0000000000]
StgValue_190          (specinterface    ) [ 0000000000]
StgValue_191          (specinterface    ) [ 0000000000]
StgValue_192          (specinterface    ) [ 0000000000]
StgValue_193          (specinterface    ) [ 0000000000]
StgValue_194          (specinterface    ) [ 0000000000]
StgValue_195          (specinterface    ) [ 0000000000]
StgValue_196          (specinterface    ) [ 0000000000]
StgValue_197          (specinterface    ) [ 0000000000]
StgValue_198          (specinterface    ) [ 0000000000]
StgValue_199          (specinterface    ) [ 0000000000]
StgValue_200          (specinterface    ) [ 0000000000]
StgValue_201          (specinterface    ) [ 0000000000]
StgValue_202          (specinterface    ) [ 0000000000]
StgValue_203          (specinterface    ) [ 0000000000]
StgValue_204          (specinterface    ) [ 0000000000]
StgValue_205          (specinterface    ) [ 0000000000]
StgValue_206          (specinterface    ) [ 0000000000]
StgValue_207          (specinterface    ) [ 0000000000]
StgValue_208          (specinterface    ) [ 0000000000]
StgValue_209          (specinterface    ) [ 0000000000]
StgValue_210          (specinterface    ) [ 0000000000]
StgValue_211          (specinterface    ) [ 0000000000]
StgValue_212          (specinterface    ) [ 0000000000]
StgValue_213          (specinterface    ) [ 0000000000]
StgValue_214          (specinterface    ) [ 0000000000]
StgValue_215          (specinterface    ) [ 0000000000]
StgValue_216          (specinterface    ) [ 0000000000]
StgValue_217          (specinterface    ) [ 0000000000]
StgValue_218          (specinterface    ) [ 0000000000]
StgValue_219          (write            ) [ 0000000000]
StgValue_220          (specinterface    ) [ 0000000000]
StgValue_221          (specinterface    ) [ 0000000000]
StgValue_222          (specinterface    ) [ 0000000000]
StgValue_223          (specmemcore      ) [ 0000000000]
StgValue_224          (specmemcore      ) [ 0000000000]
StgValue_225          (specinterface    ) [ 0000000000]
StgValue_226          (specinterface    ) [ 0000000000]
StgValue_227          (specinterface    ) [ 0000000000]
empty                 (specchannel      ) [ 0000000000]
StgValue_229          (specinterface    ) [ 0000000000]
empty_124             (specchannel      ) [ 0000000000]
StgValue_231          (specinterface    ) [ 0000000000]
empty_125             (specchannel      ) [ 0000000000]
StgValue_233          (specinterface    ) [ 0000000000]
StgValue_234          (br               ) [ 0111111111]
tmp_357               (phi              ) [ 0010111111]
tmp_182_cast6_i_i_i   (zext             ) [ 0001111111]
tmp                   (bitselect        ) [ 0011111111]
StgValue_238          (speclooptripcount) [ 0000000000]
StgValue_239          (br               ) [ 0000000000]
tmp_334_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_335_i_i_i_i_i     (icmp             ) [ 0000000000]
rLoops                (select           ) [ 0001111111]
r                     (add              ) [ 0111111111]
StgValue_244          (br               ) [ 0011111111]
StgValue_245          (ret              ) [ 0000000000]
tmp_356               (phi              ) [ 0001011111]
tmp_54_cast5_i_i_i    (zext             ) [ 0000111111]
tmp_344               (bitselect        ) [ 0011111111]
StgValue_249          (speclooptripcount) [ 0000000000]
StgValue_250          (br               ) [ 0000000000]
tmp_338_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_339_i_i_i_i_i     (icmp             ) [ 0000000000]
cLoops                (select           ) [ 0000111111]
c                     (add              ) [ 0011111111]
tmp_345               (and              ) [ 0000000000]
tmp_346               (bitselect        ) [ 0000111111]
StgValue_257          (br               ) [ 0011111111]
StgValue_258          (br               ) [ 0111111111]
tmp_358               (phi              ) [ 0000101110]
tmp_55_cast4_i_i_i    (zext             ) [ 0000011111]
tmp_55_cast_i_i_i     (zext             ) [ 0000011111]
tmp_347               (bitselect        ) [ 0011111111]
StgValue_263          (speclooptripcount) [ 0000000000]
StgValue_264          (br               ) [ 0000000000]
tmp_342_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_343_i_i_i_i_i     (icmp             ) [ 0000000000]
mLoops                (select           ) [ 0000011111]
m                     (add              ) [ 0011111111]
tmp_348               (bitselect        ) [ 0000011111]
StgValue_270          (br               ) [ 0011111111]
StgValue_271          (br               ) [ 0011111111]
tmp_359               (phi              ) [ 0000011110]
tmp_360               (zext             ) [ 0000001111]
tmp_349               (bitselect        ) [ 0011111111]
StgValue_275          (speclooptripcount) [ 0000000000]
StgValue_276          (br               ) [ 0000000000]
StgValue_277          (br               ) [ 0000000000]
StgValue_278          (br               ) [ 0011111111]
tmp_350               (nbwritereq       ) [ 0011111111]
StgValue_280          (br               ) [ 0000000000]
tmp_347_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_351               (trunc            ) [ 0000000000]
tmp_348_i_i_i_i_i     (icmp             ) [ 0000000000]
nLoops                (select           ) [ 0000000110]
n                     (add              ) [ 0011110111]
tmp_352               (bitselect        ) [ 0000000000]
tmp4_i_i_i_demorgan   (and              ) [ 0000000000]
tmp_58_i_i_i_demorga  (and              ) [ 0000000000]
tmp_361               (xor              ) [ 0000000111]
tmp_344_cast34_cast_s (zext             ) [ 0000000010]
mLoops_cast_cast2_i_s (zext             ) [ 0000000010]
StgValue_295          (call             ) [ 0000000000]
StgValue_296          (call             ) [ 0000000000]
StgValue_297          (call             ) [ 0000000000]
tmp_353               (nbreadreq        ) [ 0011111111]
StgValue_299          (br               ) [ 0000000000]
tmp_354               (nbreadreq        ) [ 0011111111]
StgValue_301          (br               ) [ 0000000000]
tmp_355               (nbreadreq        ) [ 0011111111]
StgValue_303          (br               ) [ 0000000000]
empty_n_i_0_i_i_i_i_s (nbread           ) [ 0000000000]
empty_n_i11_0_i_i_i_s (nbread           ) [ 0000000000]
empty_n_i13_0_i_i_i_s (nbread           ) [ 0000000000]
full_n_i15_0_i_i_i_i  (nbwrite          ) [ 0000000000]
full_n_i17_0_i_i_i_i  (nbwrite          ) [ 0000000000]
full_n_i4_0_i_i_i_i_s (nbwrite          ) [ 0000000000]
full_n_i2_0_i_i_i_i_s (nbwrite          ) [ 0000000000]
full_n_i_0_i_i_i_i_i  (nbwrite          ) [ 0000000000]
StgValue_312          (br               ) [ 0000000000]
StgValue_313          (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="betas_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buffer_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buffer_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buffer_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buffer_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buffer_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buffer_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_buffer_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buffer_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_buffer_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_buffer_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_buffer_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_buffer_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_buffer_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="beta_buffer_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="beta_buffer_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="beta_buffer_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="beta_buffer_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="beta_buffer_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="beta_buffer_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="beta_buffer_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="beta_buffer_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="beta_buffer_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="beta_buffer_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="beta_buffer_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="beta_buffer_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="beta_buffer_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="beta_buffer_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="beta_buffer_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="beta_buffer_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="data_buffer_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="data_c_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="data_r_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="data_m_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_m_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="data_n_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="outputs_offset2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="outputs_offset">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outputs_offset_out">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_out"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i19P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_input_fmem2buff.3"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_weight_fmem2buf.4"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_beta_fmem2buffe.1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="input_cntl_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_cntl_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weight_cntl_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_cntl_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="beta_cntl_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_cntl_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="outputs_offset_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="outputs_offset2_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="19" slack="0"/>
<pin id="234" dir="0" index="1" bw="19" slack="0"/>
<pin id="235" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="betas_offset_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="0" index="1" bw="31" slack="0"/>
<pin id="241" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weights_offset_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="inputs_offset1_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="18" slack="0"/>
<pin id="253" dir="1" index="2" bw="18" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="inputs_offset_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="31" slack="0"/>
<pin id="259" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_122_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="31" slack="0"/>
<pin id="265" dir="0" index="2" bw="31" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_219_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="19" slack="0"/>
<pin id="273" dir="0" index="2" bw="19" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_219/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_350_nbwritereq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_350/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_353_nbreadreq_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="8"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_353/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_354_nbreadreq_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="8"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_354/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_355_nbreadreq_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="8"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_355/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_n_i_0_i_i_i_i_s_nbread_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="8"/>
<pin id="310" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="empty_n_i11_0_i_i_i_s_nbread_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="8"/>
<pin id="315" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i11_0_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_n_i13_0_i_i_i_s_nbread_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="8"/>
<pin id="320" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i13_0_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="full_n_i15_0_i_i_i_i_nbwrite_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="6"/>
<pin id="326" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i15_0_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="full_n_i17_0_i_i_i_i_nbwrite_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="7"/>
<pin id="333" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i17_0_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="full_n_i4_0_i_i_i_i_s_nbwrite_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="5"/>
<pin id="340" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i4_0_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="full_n_i2_0_i_i_i_i_s_nbwrite_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="4"/>
<pin id="347" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i2_0_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="full_n_i_0_i_i_i_i_i_nbwrite_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="3"/>
<pin id="354" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_i_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_357_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="1"/>
<pin id="359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_357 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_357_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_357/2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_356_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_356 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_356_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_356/3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_358_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_358 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_358_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="9" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_358/4 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_359_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_359 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_359_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_359/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_copy_input_fmem2buff_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="0" index="2" bw="31" slack="6"/>
<pin id="409" dir="0" index="3" bw="18" slack="6"/>
<pin id="410" dir="0" index="4" bw="16" slack="0"/>
<pin id="411" dir="0" index="5" bw="8" slack="2"/>
<pin id="412" dir="0" index="6" bw="6" slack="5"/>
<pin id="413" dir="0" index="7" bw="6" slack="4"/>
<pin id="414" dir="0" index="8" bw="2" slack="1"/>
<pin id="415" dir="0" index="9" bw="6" slack="5"/>
<pin id="416" dir="0" index="10" bw="6" slack="4"/>
<pin id="417" dir="0" index="11" bw="1" slack="6"/>
<pin id="418" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_290/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_copy_weight_fmem2buf_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="31" slack="6"/>
<pin id="429" dir="0" index="3" bw="16" slack="0"/>
<pin id="430" dir="0" index="4" bw="16" slack="0"/>
<pin id="431" dir="0" index="5" bw="16" slack="0"/>
<pin id="432" dir="0" index="6" bw="16" slack="0"/>
<pin id="433" dir="0" index="7" bw="16" slack="0"/>
<pin id="434" dir="0" index="8" bw="16" slack="0"/>
<pin id="435" dir="0" index="9" bw="16" slack="0"/>
<pin id="436" dir="0" index="10" bw="16" slack="0"/>
<pin id="437" dir="0" index="11" bw="16" slack="0"/>
<pin id="438" dir="0" index="12" bw="16" slack="0"/>
<pin id="439" dir="0" index="13" bw="16" slack="0"/>
<pin id="440" dir="0" index="14" bw="16" slack="0"/>
<pin id="441" dir="0" index="15" bw="16" slack="0"/>
<pin id="442" dir="0" index="16" bw="16" slack="0"/>
<pin id="443" dir="0" index="17" bw="16" slack="0"/>
<pin id="444" dir="0" index="18" bw="16" slack="0"/>
<pin id="445" dir="0" index="19" bw="8" slack="0"/>
<pin id="446" dir="0" index="20" bw="9" slack="3"/>
<pin id="447" dir="0" index="21" bw="2" slack="1"/>
<pin id="448" dir="0" index="22" bw="9" slack="3"/>
<pin id="449" dir="0" index="23" bw="1" slack="6"/>
<pin id="450" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_292/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_copy_beta_fmem2buffe_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="0" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="31" slack="6"/>
<pin id="474" dir="0" index="3" bw="16" slack="0"/>
<pin id="475" dir="0" index="4" bw="16" slack="0"/>
<pin id="476" dir="0" index="5" bw="16" slack="0"/>
<pin id="477" dir="0" index="6" bw="16" slack="0"/>
<pin id="478" dir="0" index="7" bw="16" slack="0"/>
<pin id="479" dir="0" index="8" bw="16" slack="0"/>
<pin id="480" dir="0" index="9" bw="16" slack="0"/>
<pin id="481" dir="0" index="10" bw="16" slack="0"/>
<pin id="482" dir="0" index="11" bw="16" slack="0"/>
<pin id="483" dir="0" index="12" bw="16" slack="0"/>
<pin id="484" dir="0" index="13" bw="16" slack="0"/>
<pin id="485" dir="0" index="14" bw="16" slack="0"/>
<pin id="486" dir="0" index="15" bw="16" slack="0"/>
<pin id="487" dir="0" index="16" bw="16" slack="0"/>
<pin id="488" dir="0" index="17" bw="16" slack="0"/>
<pin id="489" dir="0" index="18" bw="16" slack="0"/>
<pin id="490" dir="0" index="19" bw="8" slack="0"/>
<pin id="491" dir="0" index="20" bw="9" slack="3"/>
<pin id="492" dir="0" index="21" bw="9" slack="0"/>
<pin id="493" dir="0" index="22" bw="1" slack="6"/>
<pin id="494" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_294/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_182_cast6_i_i_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_182_cast6_i_i_i/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_334_i_i_i_i_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="0" index="1" bw="6" slack="0"/>
<pin id="528" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_334_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_335_i_i_i_i_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_335_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="rLoops_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="6" slack="0"/>
<pin id="540" dir="0" index="2" bw="6" slack="0"/>
<pin id="541" dir="1" index="3" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoops/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="r_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_54_cast5_i_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast5_i_i_i/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_344_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="6" slack="0"/>
<pin id="558" dir="0" index="2" bw="4" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_344/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_338_i_i_i_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="0"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_338_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_339_i_i_i_i_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_339_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="cLoops_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cLoops/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="c_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_345_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_345/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_346_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="0" index="2" bw="4" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_346/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_55_cast4_i_i_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast4_i_i_i/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_55_cast_i_i_i_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast_i_i_i/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_347_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="9" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_347/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_342_i_i_i_i_i_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="9" slack="0"/>
<pin id="621" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_342_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_343_i_i_i_i_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_343_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="mLoops_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="6" slack="0"/>
<pin id="633" dir="0" index="2" bw="9" slack="0"/>
<pin id="634" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="m_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_348_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="9" slack="0"/>
<pin id="647" dir="0" index="2" bw="5" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_348/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_360_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_360/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_349_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="0" index="2" bw="4" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_349/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_347_i_i_i_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="1"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_347_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_351_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_351/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_348_i_i_i_i_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_348_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="nLoops_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="2" slack="0"/>
<pin id="683" dir="0" index="2" bw="2" slack="0"/>
<pin id="684" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="n_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="1"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_352_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="0" index="2" bw="4" slack="0"/>
<pin id="698" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_352/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp4_i_i_i_demorgan_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="2"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4_i_i_i_demorgan/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_58_i_i_i_demorga_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="3"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_58_i_i_i_demorga/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_361_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_361/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_344_cast34_cast_s_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="2"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_344_cast34_cast_s/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="mLoops_cast_cast2_i_s_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="3"/>
<pin id="726" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mLoops_cast_cast2_i_s/7 "/>
</bind>
</comp>

<comp id="728" class="1005" name="betas_offset_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="6"/>
<pin id="730" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="weights_offset_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="31" slack="6"/>
<pin id="735" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="inputs_offset1_read_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="18" slack="6"/>
<pin id="740" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="743" class="1005" name="inputs_offset_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="31" slack="6"/>
<pin id="745" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="input_cntl_V_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="input_cntl_V "/>
</bind>
</comp>

<comp id="755" class="1005" name="weight_cntl_V_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="weight_cntl_V "/>
</bind>
</comp>

<comp id="762" class="1005" name="beta_cntl_V_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="beta_cntl_V "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_182_cast6_i_i_i_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="7"/>
<pin id="771" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_182_cast6_i_i_i "/>
</bind>
</comp>

<comp id="777" class="1005" name="rLoops_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="5"/>
<pin id="779" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="rLoops "/>
</bind>
</comp>

<comp id="782" class="1005" name="r_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_54_cast5_i_i_i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="6"/>
<pin id="790" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_54_cast5_i_i_i "/>
</bind>
</comp>

<comp id="796" class="1005" name="cLoops_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="4"/>
<pin id="798" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="cLoops "/>
</bind>
</comp>

<comp id="801" class="1005" name="c_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_346_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="3"/>
<pin id="808" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_346 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_55_cast4_i_i_i_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="5"/>
<pin id="813" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_55_cast4_i_i_i "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_55_cast_i_i_i_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="3"/>
<pin id="818" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_55_cast_i_i_i "/>
</bind>
</comp>

<comp id="824" class="1005" name="mLoops_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="3"/>
<pin id="826" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="mLoops "/>
</bind>
</comp>

<comp id="830" class="1005" name="m_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="0"/>
<pin id="832" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_348_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="2"/>
<pin id="837" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_348 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_360_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="4"/>
<pin id="842" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_360 "/>
</bind>
</comp>

<comp id="851" class="1005" name="nLoops_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="1"/>
<pin id="853" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="857" class="1005" name="n_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_361_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="3"/>
<pin id="864" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_361 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_344_cast34_cast_s_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="10" slack="1"/>
<pin id="869" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_344_cast34_cast_s "/>
</bind>
</comp>

<comp id="873" class="1005" name="mLoops_cast_cast2_i_s_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="1"/>
<pin id="875" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mLoops_cast_cast2_i_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="217"><net_src comp="104" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="104" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="94" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="100" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="90" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="98" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="102" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="98" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="136" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="96" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="226" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="138" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="232" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="190" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="80" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="150" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="206" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="150" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="206" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="150" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="206" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="150" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="208" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="208" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="208" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="210" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="82" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="210" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="210" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="210" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="88" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="212" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="80" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="156" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="156" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="170" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="385" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="182" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="404"><net_src comp="397" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="419"><net_src comp="200" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="0" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="405" pin=4"/></net>

<net id="422"><net_src comp="393" pin="1"/><net_sink comp="405" pin=5"/></net>

<net id="423"><net_src comp="357" pin="1"/><net_sink comp="405" pin=6"/></net>

<net id="424"><net_src comp="369" pin="1"/><net_sink comp="405" pin=7"/></net>

<net id="451"><net_src comp="202" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="452"><net_src comp="6" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="453"><net_src comp="16" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="454"><net_src comp="18" pin="0"/><net_sink comp="425" pin=4"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="425" pin=5"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="425" pin=6"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="425" pin=7"/></net>

<net id="458"><net_src comp="26" pin="0"/><net_sink comp="425" pin=8"/></net>

<net id="459"><net_src comp="28" pin="0"/><net_sink comp="425" pin=9"/></net>

<net id="460"><net_src comp="30" pin="0"/><net_sink comp="425" pin=10"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="425" pin=11"/></net>

<net id="462"><net_src comp="34" pin="0"/><net_sink comp="425" pin=12"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="425" pin=13"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="425" pin=14"/></net>

<net id="465"><net_src comp="40" pin="0"/><net_sink comp="425" pin=15"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="425" pin=16"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="425" pin=17"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="425" pin=18"/></net>

<net id="469"><net_src comp="381" pin="1"/><net_sink comp="425" pin=20"/></net>

<net id="495"><net_src comp="204" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="496"><net_src comp="10" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="470" pin=4"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="470" pin=5"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="470" pin=6"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="470" pin=7"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="470" pin=8"/></net>

<net id="503"><net_src comp="60" pin="0"/><net_sink comp="470" pin=9"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="470" pin=10"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="470" pin=11"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="470" pin=12"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="470" pin=13"/></net>

<net id="508"><net_src comp="70" pin="0"/><net_sink comp="470" pin=14"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="470" pin=15"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="470" pin=16"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="470" pin=17"/></net>

<net id="512"><net_src comp="78" pin="0"/><net_sink comp="470" pin=18"/></net>

<net id="516"><net_src comp="361" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="158" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="361" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="160" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="166" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="361" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="168" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="168" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="525" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="361" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="168" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="373" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="158" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="373" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="160" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="166" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="373" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="168" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="168" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="563" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="373" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="168" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="158" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="160" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="385" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="385" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="172" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="385" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="174" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="178" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="385" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="180" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="180" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="618" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="385" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="180" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="172" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="174" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="397" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="184" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="397" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="186" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="192" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="393" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="664" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="194" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="196" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="670" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="194" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="393" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="184" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="186" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="198" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="393" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="425" pin=19"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="470" pin=19"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="470" pin=21"/></net>

<net id="731"><net_src comp="238" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="736"><net_src comp="244" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="741"><net_src comp="250" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="405" pin=3"/></net>

<net id="746"><net_src comp="256" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="751"><net_src comp="214" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="405" pin=11"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="758"><net_src comp="218" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="425" pin=23"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="765"><net_src comp="222" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="470" pin=22"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="772"><net_src comp="513" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="780"><net_src comp="537" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="405" pin=9"/></net>

<net id="785"><net_src comp="545" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="791"><net_src comp="551" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="799"><net_src comp="575" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="405" pin=10"/></net>

<net id="804"><net_src comp="583" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="809"><net_src comp="594" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="814"><net_src comp="602" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="819"><net_src comp="606" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="470" pin=20"/></net>

<net id="827"><net_src comp="630" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="425" pin=22"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="833"><net_src comp="638" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="838"><net_src comp="644" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="843"><net_src comp="652" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="854"><net_src comp="680" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="405" pin=8"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="425" pin=21"/></net>

<net id="860"><net_src comp="688" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="865"><net_src comp="712" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="870"><net_src comp="718" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="425" pin=19"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="470" pin=19"/></net>

<net id="876"><net_src comp="724" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="470" pin=21"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buffer_V | {7 8 }
	Port: weight_buffer_0 | {7 8 }
	Port: weight_buffer_1 | {7 8 }
	Port: weight_buffer_2 | {7 8 }
	Port: weight_buffer_3 | {7 8 }
	Port: weight_buffer_4 | {7 8 }
	Port: weight_buffer_5 | {7 8 }
	Port: weight_buffer_6 | {7 8 }
	Port: weight_buffer_7 | {7 8 }
	Port: weight_buffer_8 | {7 8 }
	Port: weight_buffer_9 | {7 8 }
	Port: weight_buffer_10 | {7 8 }
	Port: weight_buffer_11 | {7 8 }
	Port: weight_buffer_12 | {7 8 }
	Port: weight_buffer_13 | {7 8 }
	Port: weight_buffer_14 | {7 8 }
	Port: weight_buffer_15 | {7 8 }
	Port: beta_buffer_0 | {7 8 }
	Port: beta_buffer_1 | {7 8 }
	Port: beta_buffer_2 | {7 8 }
	Port: beta_buffer_3 | {7 8 }
	Port: beta_buffer_4 | {7 8 }
	Port: beta_buffer_5 | {7 8 }
	Port: beta_buffer_6 | {7 8 }
	Port: beta_buffer_7 | {7 8 }
	Port: beta_buffer_8 | {7 8 }
	Port: beta_buffer_9 | {7 8 }
	Port: beta_buffer_10 | {7 8 }
	Port: beta_buffer_11 | {7 8 }
	Port: beta_buffer_12 | {7 8 }
	Port: beta_buffer_13 | {7 8 }
	Port: beta_buffer_14 | {7 8 }
	Port: beta_buffer_15 | {7 8 }
	Port: data_buffer_V | {6 9 }
	Port: data_c_V | {9 }
	Port: data_r_V | {9 }
	Port: data_m_V | {9 }
	Port: data_n_V | {9 }
	Port: outputs_offset_c | {1 }
	Port: outputs_offset_out | {1 }
 - Input state : 
	Port: load_data337149 : inputs | {7 8 }
	Port: load_data337149 : inputs_offset | {1 }
	Port: load_data337149 : inputs_offset1 | {1 }
	Port: load_data337149 : weights | {7 8 }
	Port: load_data337149 : weights_offset | {1 }
	Port: load_data337149 : betas | {7 8 }
	Port: load_data337149 : betas_offset | {1 }
	Port: load_data337149 : outputs_offset2 | {1 }
	Port: load_data337149 : outputs_offset | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_229 : 1
		empty_124 : 1
		StgValue_231 : 1
		empty_125 : 1
		StgValue_233 : 1
	State 2
		tmp_182_cast6_i_i_i : 1
		tmp : 1
		StgValue_239 : 2
		tmp_334_i_i_i_i_i : 1
		tmp_335_i_i_i_i_i : 2
		rLoops : 3
		r : 1
	State 3
		tmp_54_cast5_i_i_i : 1
		tmp_344 : 1
		StgValue_250 : 2
		tmp_338_i_i_i_i_i : 1
		tmp_339_i_i_i_i_i : 2
		cLoops : 3
		c : 1
		tmp_345 : 2
		tmp_346 : 2
	State 4
		tmp_55_cast4_i_i_i : 1
		tmp_55_cast_i_i_i : 1
		tmp_347 : 1
		StgValue_264 : 2
		tmp_342_i_i_i_i_i : 1
		tmp_343_i_i_i_i_i : 2
		mLoops : 3
		m : 1
		tmp_348 : 2
	State 5
		tmp_360 : 1
		tmp_349 : 1
		StgValue_276 : 2
	State 6
		tmp_351 : 1
		tmp_348_i_i_i_i_i : 1
		nLoops : 2
		tmp_352 : 1
		tmp4_i_i_i_demorgan : 2
		tmp_58_i_i_i_demorga : 2
		tmp_361 : 2
	State 7
		StgValue_292 : 1
		StgValue_294 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |   grp_copy_input_fmem2buff_3_fu_405  | 1.33075 |   408   |   487   |
|   call   |   grp_copy_weight_fmem2buf_4_fu_425  |    0    |   180   |   155   |
|          |   grp_copy_beta_fmem2buffe_1_fu_470  |  0.656  |    86   |    86   |
|----------|--------------------------------------|---------|---------|---------|
|          |       tmp_334_i_i_i_i_i_fu_525       |    0    |    0    |    15   |
|    sub   |       tmp_338_i_i_i_i_i_fu_563       |    0    |    0    |    15   |
|          |       tmp_342_i_i_i_i_i_fu_618       |    0    |    0    |    16   |
|          |       tmp_347_i_i_i_i_i_fu_664       |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |               r_fu_545               |    0    |    0    |    15   |
|    add   |               c_fu_583               |    0    |    0    |    15   |
|          |               m_fu_638               |    0    |    0    |    16   |
|          |               n_fu_688               |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |       tmp_335_i_i_i_i_i_fu_531       |    0    |    0    |    11   |
|   icmp   |       tmp_339_i_i_i_i_i_fu_569       |    0    |    0    |    11   |
|          |       tmp_343_i_i_i_i_i_fu_624       |    0    |    0    |    13   |
|          |       tmp_348_i_i_i_i_i_fu_674       |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|          |             rLoops_fu_537            |    0    |    0    |    6    |
|  select  |             cLoops_fu_575            |    0    |    0    |    6    |
|          |             mLoops_fu_630            |    0    |    0    |    9    |
|          |             nLoops_fu_680            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_345_fu_589            |    0    |    0    |    6    |
|    and   |      tmp4_i_i_i_demorgan_fu_702      |    0    |    0    |    2    |
|          |      tmp_58_i_i_i_demorga_fu_707     |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |            tmp_361_fu_712            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |    outputs_offset_read_read_fu_226   |    0    |    0    |    0    |
|          |   outputs_offset2_read_read_fu_232   |    0    |    0    |    0    |
|   read   |     betas_offset_read_read_fu_238    |    0    |    0    |    0    |
|          |    weights_offset_read_read_fu_244   |    0    |    0    |    0    |
|          |    inputs_offset1_read_read_fu_250   |    0    |    0    |    0    |
|          |    inputs_offset_read_read_fu_256    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |       StgValue_122_write_fu_262      |    0    |    0    |    0    |
|          |       StgValue_219_write_fu_270      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|nbwritereq|       tmp_350_nbwritereq_fu_278      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |       tmp_353_nbreadreq_fu_286       |    0    |    0    |    0    |
| nbreadreq|       tmp_354_nbreadreq_fu_293       |    0    |    0    |    0    |
|          |       tmp_355_nbreadreq_fu_300       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  empty_n_i_0_i_i_i_i_s_nbread_fu_307 |    0    |    0    |    0    |
|  nbread  |  empty_n_i11_0_i_i_i_s_nbread_fu_312 |    0    |    0    |    0    |
|          |  empty_n_i13_0_i_i_i_s_nbread_fu_317 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  full_n_i15_0_i_i_i_i_nbwrite_fu_322 |    0    |    0    |    0    |
|          |  full_n_i17_0_i_i_i_i_nbwrite_fu_329 |    0    |    0    |    0    |
|  nbwrite | full_n_i4_0_i_i_i_i_s_nbwrite_fu_336 |    0    |    0    |    0    |
|          | full_n_i2_0_i_i_i_i_s_nbwrite_fu_343 |    0    |    0    |    0    |
|          |  full_n_i_0_i_i_i_i_i_nbwrite_fu_350 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |      tmp_182_cast6_i_i_i_fu_513      |    0    |    0    |    0    |
|          |       tmp_54_cast5_i_i_i_fu_551      |    0    |    0    |    0    |
|          |       tmp_55_cast4_i_i_i_fu_602      |    0    |    0    |    0    |
|   zext   |       tmp_55_cast_i_i_i_fu_606       |    0    |    0    |    0    |
|          |            tmp_360_fu_652            |    0    |    0    |    0    |
|          |     tmp_344_cast34_cast_s_fu_718     |    0    |    0    |    0    |
|          |     mLoops_cast_cast2_i_s_fu_724     |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              tmp_fu_517              |    0    |    0    |    0    |
|          |            tmp_344_fu_555            |    0    |    0    |    0    |
|          |            tmp_346_fu_594            |    0    |    0    |    0    |
| bitselect|            tmp_347_fu_610            |    0    |    0    |    0    |
|          |            tmp_348_fu_644            |    0    |    0    |    0    |
|          |            tmp_349_fu_656            |    0    |    0    |    0    |
|          |            tmp_352_fu_694            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |            tmp_351_fu_670            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      | 1.98675 |   674   |   931   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     beta_cntl_V_reg_762     |    1   |
|  betas_offset_read_reg_728  |   31   |
|        cLoops_reg_796       |    6   |
|          c_reg_801          |    6   |
|     input_cntl_V_reg_748    |    1   |
| inputs_offset1_read_reg_738 |   18   |
|  inputs_offset_read_reg_743 |   31   |
|mLoops_cast_cast2_i_s_reg_873|   10   |
|        mLoops_reg_824       |    9   |
|          m_reg_830          |    9   |
|        nLoops_reg_851       |    2   |
|          n_reg_857          |    8   |
|        rLoops_reg_777       |    6   |
|          r_reg_782          |    6   |
| tmp_182_cast6_i_i_i_reg_769 |   32   |
|tmp_344_cast34_cast_s_reg_867|   10   |
|       tmp_346_reg_806       |    1   |
|       tmp_348_reg_835       |    1   |
|       tmp_356_reg_369       |    6   |
|       tmp_357_reg_357       |    6   |
|       tmp_358_reg_381       |    9   |
|       tmp_359_reg_393       |    8   |
|       tmp_360_reg_840       |   32   |
|       tmp_361_reg_862       |    1   |
|  tmp_54_cast5_i_i_i_reg_788 |   32   |
|  tmp_55_cast4_i_i_i_reg_811 |   32   |
|  tmp_55_cast_i_i_i_reg_816  |   10   |
|    weight_cntl_V_reg_755    |    1   |
| weights_offset_read_reg_733 |   31   |
+-----------------------------+--------+
|            Total            |   356  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          tmp_357_reg_357          |  p0  |   2  |   6  |   12   ||    9    |
|          tmp_356_reg_369          |  p0  |   2  |   6  |   12   ||    9    |
|          tmp_358_reg_381          |  p0  |   2  |   9  |   18   ||    9    |
|          tmp_359_reg_393          |  p0  |   2  |   8  |   16   ||    9    |
| grp_copy_weight_fmem2buf_4_fu_425 |  p19 |   2  |   8  |   16   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_470 |  p19 |   2  |   8  |   16   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_470 |  p21 |   2  |   9  |   18   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   108  ||  4.592  ||    63   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   674  |   931  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   63   |
|  Register |    -   |   356  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1030  |   994  |
+-----------+--------+--------+--------+
