\hypertarget{hsdf__to__vhdl_8py}{}\section{code\+\_\+generation/hsdf\+\_\+to\+\_\+vhdl.py File Reference}
\label{hsdf__to__vhdl_8py}\index{code\+\_\+generation/hsdf\+\_\+to\+\_\+vhdl.\+py@{code\+\_\+generation/hsdf\+\_\+to\+\_\+vhdl.\+py}}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name} (fimp, port)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+components} (one\+\_\+edge, components)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+signals} (one\+\_\+edge, src\+\_\+fimp\+\_\+exists, dest\+\_\+fimp\+\_\+exists, signals)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+connection} (one\+\_\+edge, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge} (one\+\_\+edge, components, signals, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs} (nodes, global\+\_\+inputs, exceptions=\{\})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+port\+\_\+connections} (port\+\_\+connections, connections, direction=\textquotesingle{}input\textquotesingle{})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+top\+\_\+connections} (input\+\_\+actor\+\_\+and\+\_\+ports, output\+\_\+actor\+\_\+and\+\_\+ports, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+empty\+\_\+vhdl} (sdf\+\_\+actor, output\+\_\+file=None, libraries=\{\}, fimp\+\_\+count=1, additional\+\_\+input\+\_\+ports=\mbox{[}$\,$\mbox{]})
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+\_\+\+\_\+author\+\_\+\+\_\+} = \textquotesingle{}Shuo Li $<$contact@shuol.\+li$>$\textquotesingle{}
\item 
string \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+\_\+\+\_\+version\+\_\+\+\_\+} = \textquotesingle{}2014-\/06-\/12-\/11\+:47\textquotesingle{}
\end{DoxyCompactItemize}
