###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Sun Mar 16 01:32:49 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory5_reg_32_/CP 
Endpoint:   memory5_reg_32_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.150
- Setup                         0.087
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.063
- Arrival Time                  1.035
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.228 | 
     | U760            | I v -> ZN ^  | CKND1   | 0.027 |   0.227 |    0.255 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.061 |   0.288 |    0.316 | 
     | U679            | A2 v -> ZN ^ | NR2XD1  | 0.080 |   0.368 |    0.396 | 
     | U1106           | A1 ^ -> ZN ^ | INR2D0  | 0.096 |   0.464 |    0.492 | 
     | FE_OFC65_N197   | I ^ -> ZN v  | INVD0   | 0.058 |   0.522 |    0.550 | 
     | FE_OFC66_N197   | I v -> ZN ^  | CKND4   | 0.133 |   0.655 |    0.683 | 
     | FE_OFC68_N197   | I ^ -> Z ^   | CKBD8   | 0.213 |   0.869 |    0.897 | 
     | FE_OFC69_N197   | I ^ -> Z ^   | BUFFD1  | 0.166 |   1.035 |    1.063 | 
     | memory5_reg_32_ | E ^          | EDFQD1  | 0.000 |   1.035 |    1.063 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory5_reg_31_/CP 
Endpoint:   memory5_reg_31_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.151
- Setup                         0.087
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.064
- Arrival Time                  1.035
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.228 | 
     | U760            | I v -> ZN ^  | CKND1   | 0.027 |   0.227 |    0.255 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.061 |   0.288 |    0.317 | 
     | U679            | A2 v -> ZN ^ | NR2XD1  | 0.080 |   0.368 |    0.397 | 
     | U1106           | A1 ^ -> ZN ^ | INR2D0  | 0.096 |   0.464 |    0.493 | 
     | FE_OFC65_N197   | I ^ -> ZN v  | INVD0   | 0.058 |   0.522 |    0.551 | 
     | FE_OFC66_N197   | I v -> ZN ^  | CKND4   | 0.133 |   0.655 |    0.684 | 
     | FE_OFC68_N197   | I ^ -> Z ^   | CKBD8   | 0.213 |   0.869 |    0.897 | 
     | FE_OFC69_N197   | I ^ -> Z ^   | BUFFD1  | 0.166 |   1.035 |    1.063 | 
     | memory5_reg_31_ | E ^          | EDFQD1  | 0.000 |   1.035 |    1.064 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory5_reg_29_/CP 
Endpoint:   memory5_reg_29_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.151
- Setup                         0.087
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.064
- Arrival Time                  1.035
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.229 | 
     | U760            | I v -> ZN ^  | CKND1   | 0.027 |   0.227 |    0.256 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.061 |   0.288 |    0.317 | 
     | U679            | A2 v -> ZN ^ | NR2XD1  | 0.080 |   0.368 |    0.397 | 
     | U1106           | A1 ^ -> ZN ^ | INR2D0  | 0.096 |   0.464 |    0.493 | 
     | FE_OFC65_N197   | I ^ -> ZN v  | INVD0   | 0.058 |   0.522 |    0.551 | 
     | FE_OFC66_N197   | I v -> ZN ^  | CKND4   | 0.133 |   0.655 |    0.684 | 
     | FE_OFC68_N197   | I ^ -> Z ^   | CKBD8   | 0.213 |   0.869 |    0.898 | 
     | FE_OFC69_N197   | I ^ -> Z ^   | BUFFD1  | 0.166 |   1.035 |    1.064 | 
     | memory5_reg_29_ | E ^          | EDFQD1  | 0.000 |   1.035 |    1.064 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory5_reg_33_/CP 
Endpoint:   memory5_reg_33_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.151
- Setup                         0.087
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.064
- Arrival Time                  1.035
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.229 | 
     | U760            | I v -> ZN ^  | CKND1   | 0.027 |   0.227 |    0.256 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.061 |   0.288 |    0.317 | 
     | U679            | A2 v -> ZN ^ | NR2XD1  | 0.080 |   0.368 |    0.397 | 
     | U1106           | A1 ^ -> ZN ^ | INR2D0  | 0.096 |   0.464 |    0.493 | 
     | FE_OFC65_N197   | I ^ -> ZN v  | INVD0   | 0.058 |   0.522 |    0.551 | 
     | FE_OFC66_N197   | I v -> ZN ^  | CKND4   | 0.133 |   0.655 |    0.684 | 
     | FE_OFC68_N197   | I ^ -> Z ^   | CKBD8   | 0.213 |   0.869 |    0.898 | 
     | FE_OFC69_N197   | I ^ -> Z ^   | BUFFD1  | 0.166 |   1.035 |    1.064 | 
     | memory5_reg_33_ | E ^          | EDFQD1  | 0.000 |   1.035 |    1.064 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory5_reg_34_/CP 
Endpoint:   memory5_reg_34_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.152
- Setup                         0.087
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.064
- Arrival Time                  1.035
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.229 | 
     | U760            | I v -> ZN ^  | CKND1   | 0.027 |   0.227 |    0.256 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.061 |   0.288 |    0.317 | 
     | U679            | A2 v -> ZN ^ | NR2XD1  | 0.080 |   0.368 |    0.398 | 
     | U1106           | A1 ^ -> ZN ^ | INR2D0  | 0.096 |   0.464 |    0.493 | 
     | FE_OFC65_N197   | I ^ -> ZN v  | INVD0   | 0.058 |   0.522 |    0.551 | 
     | FE_OFC66_N197   | I v -> ZN ^  | CKND4   | 0.133 |   0.655 |    0.685 | 
     | FE_OFC68_N197   | I ^ -> Z ^   | CKBD8   | 0.213 |   0.869 |    0.898 | 
     | FE_OFC69_N197   | I ^ -> Z ^   | BUFFD1  | 0.166 |   1.035 |    1.064 | 
     | memory5_reg_34_ | E ^          | EDFQD1  | 0.000 |   1.035 |    1.064 | 
     +-----------------------------------------------------------------------+ 

