#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ea60a9d420 .scope module, "ALU" "ALU" 2 16;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "inA";
    .port_info 3 /INPUT 8 "inB";
    .port_info 4 /INPUT 4 "op";
P_000001ea60cd9790 .param/l "N" 0 2 16, +C4<00000000000000000000000000001000>;
L_000001ea60cda480 .functor BUFZ 8, v000001ea60d46760_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ea60cdc240_0 .net *"_ivl_0", 31 0, L_000001ea60d44b40;  1 drivers
L_000001ea60d46960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea60cdbb60_0 .net/2s *"_ivl_10", 1 0, L_000001ea60d46960;  1 drivers
v000001ea60cdc380_0 .net *"_ivl_12", 1 0, L_000001ea60d45cc0;  1 drivers
L_000001ea60d46888 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea60cdbc00_0 .net *"_ivl_3", 23 0, L_000001ea60d46888;  1 drivers
L_000001ea60d468d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea60cdc600_0 .net/2u *"_ivl_4", 31 0, L_000001ea60d468d0;  1 drivers
v000001ea60cdc560_0 .net *"_ivl_6", 0 0, L_000001ea60d44a00;  1 drivers
L_000001ea60d46918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ea60cdb8e0_0 .net/2s *"_ivl_8", 1 0, L_000001ea60d46918;  1 drivers
o000001ea60cf1128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ea60cdb980_0 .net "inA", 7 0, o000001ea60cf1128;  0 drivers
o000001ea60cf1158 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ea60cdba20_0 .net "inB", 7 0, o000001ea60cf1158;  0 drivers
o000001ea60cf1188 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ea60d46080_0 .net "op", 3 0, o000001ea60cf1188;  0 drivers
v000001ea60d44be0_0 .net "out", 7 0, L_000001ea60cda480;  1 drivers
v000001ea60d46760_0 .var "result", 7 0;
v000001ea60d44aa0_0 .net "zero", 0 0, L_000001ea60d45540;  1 drivers
E_000001ea60cd9190 .event anyedge, v000001ea60d46080_0, v000001ea60cdb980_0, v000001ea60cdba20_0;
L_000001ea60d44b40 .concat [ 8 24 0 0], v000001ea60d46760_0, L_000001ea60d46888;
L_000001ea60d44a00 .cmp/eq 32, L_000001ea60d44b40, L_000001ea60d468d0;
L_000001ea60d45cc0 .functor MUXZ 2, L_000001ea60d46960, L_000001ea60d46918, L_000001ea60d44a00, C4<>;
L_000001ea60d45540 .part L_000001ea60d45cc0, 0, 1;
S_000001ea60a9d5b0 .scope module, "Memory" "Memory" 2 94;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
o000001ea60cf1638 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ea60d469a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ea60cda6b0 .functor XNOR 1, o000001ea60cf1638, L_000001ea60d469a8, C4<0>, C4<0>;
o000001ea60cf15d8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ea60d469f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ea60cda560 .functor XNOR 1, o000001ea60cf15d8, L_000001ea60d469f0, C4<0>, C4<0>;
L_000001ea60db0ff0 .functor AND 1, L_000001ea60cda6b0, L_000001ea60cda560, C4<1>, C4<1>;
v000001ea60d45d60_0 .net/2u *"_ivl_0", 0 0, L_000001ea60d469a8;  1 drivers
v000001ea60d45b80_0 .net *"_ivl_10", 31 0, L_000001ea60d44d20;  1 drivers
v000001ea60d452c0_0 .net *"_ivl_13", 9 0, L_000001ea60d44dc0;  1 drivers
v000001ea60d46300_0 .net *"_ivl_14", 13 0, L_000001ea60d45400;  1 drivers
L_000001ea60d46a38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ea60d45e00_0 .net *"_ivl_17", 3 0, L_000001ea60d46a38;  1 drivers
L_000001ea60d46a80 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ea60d459a0_0 .net *"_ivl_18", 31 0, L_000001ea60d46a80;  1 drivers
v000001ea60d45360_0 .net *"_ivl_2", 0 0, L_000001ea60cda6b0;  1 drivers
v000001ea60d45a40_0 .net/2u *"_ivl_4", 0 0, L_000001ea60d469f0;  1 drivers
v000001ea60d45c20_0 .net *"_ivl_6", 0 0, L_000001ea60cda560;  1 drivers
v000001ea60d45f40_0 .net *"_ivl_9", 0 0, L_000001ea60db0ff0;  1 drivers
o000001ea60cf1518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ea60d46120_0 .net "addr", 31 0, o000001ea60cf1518;  0 drivers
o000001ea60cf1548 .functor BUFZ 1, C4<z>; HiZ drive
v000001ea60d461c0_0 .net "clock", 0 0, o000001ea60cf1548;  0 drivers
v000001ea60d45180 .array "data", 0 4095, 31 0;
o000001ea60cf1578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ea60d44fa0_0 .net "din", 31 0, o000001ea60cf1578;  0 drivers
v000001ea60d45220_0 .net "dout", 31 0, L_000001ea60d44e60;  1 drivers
v000001ea60d46440_0 .net "ren", 0 0, o000001ea60cf15d8;  0 drivers
o000001ea60cf1608 .functor BUFZ 1, C4<z>; HiZ drive
v000001ea60d45ae0_0 .net "reset", 0 0, o000001ea60cf1608;  0 drivers
v000001ea60d45fe0_0 .net "wen", 0 0, o000001ea60cf1638;  0 drivers
E_000001ea60cd97d0 .event anyedge, v000001ea60d46120_0, v000001ea60d46440_0, v000001ea60d45fe0_0, v000001ea60d44fa0_0;
E_000001ea60cd9990 .event posedge, v000001ea60d45fe0_0, v000001ea60d46440_0;
E_000001ea60cd8f50 .event anyedge, v000001ea60d45fe0_0, v000001ea60d46440_0;
L_000001ea60d44d20 .array/port v000001ea60d45180, L_000001ea60d45400;
L_000001ea60d44dc0 .part o000001ea60cf1518, 0, 10;
L_000001ea60d45400 .concat [ 10 4 0 0], L_000001ea60d44dc0, L_000001ea60d46a38;
L_000001ea60d44e60 .functor MUXZ 32, L_000001ea60d46a80, L_000001ea60d44d20, L_000001ea60db0ff0, C4<>;
S_000001ea60ceaa40 .scope module, "RegFile" "RegFile" 2 57;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_000001ea60db0ea0 .functor BUFZ 32, L_000001ea60d455e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ea60db0c70 .functor BUFZ 32, L_000001ea60d45900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea60d46260_0 .net *"_ivl_0", 31 0, L_000001ea60d455e0;  1 drivers
v000001ea60d463a0_0 .net *"_ivl_10", 6 0, L_000001ea60d903c0;  1 drivers
L_000001ea60d46b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea60d464e0_0 .net *"_ivl_13", 1 0, L_000001ea60d46b10;  1 drivers
v000001ea60d44f00_0 .net *"_ivl_2", 6 0, L_000001ea60d45680;  1 drivers
L_000001ea60d46ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea60d46580_0 .net *"_ivl_5", 1 0, L_000001ea60d46ac8;  1 drivers
v000001ea60d45ea0_0 .net *"_ivl_8", 31 0, L_000001ea60d45900;  1 drivers
o000001ea60cf18d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ea60d46620_0 .net "clock", 0 0, o000001ea60cf18d8;  0 drivers
v000001ea60d454a0 .array "data", 31 0, 31 0;
v000001ea60d45860_0 .var/i "i", 31 0;
o000001ea60cf1938 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ea60d45040_0 .net "raA", 4 0, o000001ea60cf1938;  0 drivers
o000001ea60cf1968 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ea60d450e0_0 .net "raB", 4 0, o000001ea60cf1968;  0 drivers
v000001ea60d448c0_0 .net "rdA", 31 0, L_000001ea60db0ea0;  1 drivers
v000001ea60d457c0_0 .net "rdB", 31 0, L_000001ea60db0c70;  1 drivers
o000001ea60cf19f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ea60d44c80_0 .net "reset", 0 0, o000001ea60cf19f8;  0 drivers
o000001ea60cf1a28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ea60d466c0_0 .net "wa", 4 0, o000001ea60cf1a28;  0 drivers
o000001ea60cf1a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ea60d44960_0 .net "wd", 31 0, o000001ea60cf1a58;  0 drivers
o000001ea60cf1a88 .functor BUFZ 1, C4<z>; HiZ drive
v000001ea60d45720_0 .net "wen", 0 0, o000001ea60cf1a88;  0 drivers
E_000001ea60cd9050 .event negedge, v000001ea60d44c80_0, v000001ea60d46620_0;
L_000001ea60d455e0 .array/port v000001ea60d454a0, L_000001ea60d45680;
L_000001ea60d45680 .concat [ 5 2 0 0], o000001ea60cf1938, L_000001ea60d46ac8;
L_000001ea60d45900 .array/port v000001ea60d454a0, L_000001ea60d903c0;
L_000001ea60d903c0 .concat [ 5 2 0 0], o000001ea60cf1968, L_000001ea60d46b10;
    .scope S_000001ea60a9d420;
T_0 ;
    %wait E_000001ea60cd9190;
    %load/vec4 v000001ea60d46080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001ea60cdb980_0;
    %load/vec4 v000001ea60cdba20_0;
    %and;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001ea60cdb980_0;
    %load/vec4 v000001ea60cdba20_0;
    %or;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001ea60cdb980_0;
    %load/vec4 v000001ea60cdba20_0;
    %add;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001ea60cdb980_0;
    %load/vec4 v000001ea60cdba20_0;
    %sub;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001ea60cdb980_0;
    %load/vec4 v000001ea60cdba20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001ea60cdb980_0;
    %load/vec4 v000001ea60cdba20_0;
    %or;
    %inv;
    %store/vec4 v000001ea60d46760_0, 0, 8;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ea60a9d5b0;
T_1 ;
    %wait E_000001ea60cd8f50;
    %load/vec4 v000001ea60d46440_0;
    %load/vec4 v000001ea60d45fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 106 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ea60a9d5b0;
T_2 ;
    %wait E_000001ea60cd9990;
    %load/vec4 v000001ea60d46120_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 110 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ea60a9d5b0;
T_3 ;
    %wait E_000001ea60cd97d0;
    %load/vec4 v000001ea60d45fe0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v000001ea60d46440_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001ea60d44fa0_0;
    %load/vec4 v000001ea60d46120_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v000001ea60d45180, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ea60ceaa40;
T_4 ;
    %wait E_000001ea60cd9050;
    %load/vec4 v000001ea60d44c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea60d45860_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ea60d45860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ea60d45860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea60d454a0, 0, 4;
    %load/vec4 v000001ea60d45860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea60d45860_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ea60d45720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ea60d44960_0;
    %load/vec4 v000001ea60d466c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea60d454a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "data.v";
