============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     ‹Iˆê˜Y
   Run Date =   Sun Apr 19 13:46:16 2020

   Run on =     INSPIRON-17R
============================================================
RUN-1002 : start command "open_project servoSG90.al"
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 372/0 useful/useless nets, 311/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 79 instances.
SYN-1015 : Optimize round 1, 212 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/211 useful/useless nets, 130/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 72 better
SYN-1014 : Optimize round 3
SYN-1032 : 179/1 useful/useless nets, 118/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 178/0 useful/useless nets, 117/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           98
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 80
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |80     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 201/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 258/0 useful/useless nets, 198/0 useful/useless insts
SYN-2501 : Optimize round 1, 63 better
SYN-2501 : Optimize round 2
SYN-1032 : 258/0 useful/useless nets, 198/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 388/0 useful/useless nets, 328/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (3.11), #lev = 3 (1.86)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 100 instances into 40 LUTs, name keeping = 57%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 320/0 useful/useless nets, 260/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 80 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 37 LUT to BLE ...
SYN-4008 : Packed 37 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 66 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (66 nodes)...
SYN-4004 : #1: Packed 27 SEQ (211 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 39 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 76/138 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  147   out of  19600    0.75%
#reg                   80   out of  19600    0.41%
#le                   186
  #lut only           106   out of    186   56.99%
  #reg only            39   out of    186   20.97%
  #lut&reg             41   out of    186   22.04%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |186   |147   |80    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 6 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 102 instances
RUN-1001 : 47 mslices, 47 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 137 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 100 instances, 94 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 702, tnet num: 229, tinst num: 100, tnode num: 899, tedge num: 1201.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 92 clock pins, and constraint 197 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023083s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (203.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64373.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 40183.8, overlap = 0
PHY-3002 : Step(2): len = 27765.1, overlap = 0
PHY-3002 : Step(3): len = 21789.4, overlap = 0
PHY-3002 : Step(4): len = 17126.1, overlap = 0
PHY-3002 : Step(5): len = 13246.9, overlap = 0
PHY-3002 : Step(6): len = 11528.6, overlap = 0
PHY-3002 : Step(7): len = 9565.4, overlap = 0
PHY-3002 : Step(8): len = 8246.9, overlap = 0
PHY-3002 : Step(9): len = 7217.4, overlap = 0
PHY-3002 : Step(10): len = 6623.5, overlap = 0
PHY-3002 : Step(11): len = 6037.9, overlap = 0
PHY-3002 : Step(12): len = 5189.7, overlap = 0
PHY-3002 : Step(13): len = 4696.5, overlap = 0
PHY-3002 : Step(14): len = 4413, overlap = 0
PHY-3002 : Step(15): len = 4324, overlap = 0
PHY-3002 : Step(16): len = 4435.4, overlap = 0
PHY-3002 : Step(17): len = 3976.7, overlap = 0
PHY-3002 : Step(18): len = 3754.5, overlap = 0
PHY-3002 : Step(19): len = 3559.5, overlap = 0
PHY-3002 : Step(20): len = 3480.5, overlap = 0
PHY-3002 : Step(21): len = 3192.6, overlap = 0
PHY-3002 : Step(22): len = 2978, overlap = 0
PHY-3002 : Step(23): len = 2915.8, overlap = 0
PHY-3002 : Step(24): len = 2933.1, overlap = 0
PHY-3002 : Step(25): len = 2730.3, overlap = 0
PHY-3002 : Step(26): len = 2736, overlap = 0
PHY-3002 : Step(27): len = 2581.3, overlap = 0
PHY-3002 : Step(28): len = 2560, overlap = 0
PHY-3002 : Step(29): len = 2429.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 2390.1, overlap = 0
PHY-3002 : Step(31): len = 2396.5, overlap = 0
PHY-3002 : Step(32): len = 2396.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.68344e-05
PHY-3002 : Step(33): len = 2505.8, overlap = 0.75
PHY-3002 : Step(34): len = 2505.8, overlap = 0.75
PHY-3002 : Step(35): len = 2489.3, overlap = 0.75
PHY-3002 : Step(36): len = 2522.1, overlap = 0.75
PHY-3002 : Step(37): len = 2798.6, overlap = 0.75
PHY-3002 : Step(38): len = 2925.7, overlap = 1
PHY-3002 : Step(39): len = 2816.7, overlap = 1.25
PHY-3002 : Step(40): len = 2845.2, overlap = 1.25
PHY-3002 : Step(41): len = 2872.2, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133669
PHY-3002 : Step(42): len = 2869.1, overlap = 0.75
PHY-3002 : Step(43): len = 2888.3, overlap = 0.75
PHY-3002 : Step(44): len = 2929.2, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267337
PHY-3002 : Step(45): len = 2961.9, overlap = 0.75
PHY-3002 : Step(46): len = 2996.1, overlap = 0.75
PHY-3002 : Step(47): len = 3042.2, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028509s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (274.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(48): len = 4491.2, overlap = 0.5
PHY-3002 : Step(49): len = 3950.8, overlap = 1.75
PHY-3002 : Step(50): len = 3524.7, overlap = 2.75
PHY-3002 : Step(51): len = 3387.9, overlap = 3.5
PHY-3002 : Step(52): len = 3361.6, overlap = 2.5
PHY-3002 : Step(53): len = 3332.1, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152095
PHY-3002 : Step(54): len = 3313.9, overlap = 2.25
PHY-3002 : Step(55): len = 3313.9, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0030419
PHY-3002 : Step(56): len = 3306.3, overlap = 2
PHY-3002 : Step(57): len = 3306.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007562s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (413.2%)

PHY-3001 : Legalized: Len = 4251.1, Over = 0
PHY-3001 : Final: Len = 4251.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5792, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 5864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018154s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (172.1%)

RUN-1003 : finish command "place" in  1.923284s wall, 2.937500s user + 1.750000s system = 4.687500s CPU (243.7%)

RUN-1004 : used memory is 150 MB, reserved memory is 113 MB, peak memory is 162 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 81
PHY-1001 : Pin misalignment score is improved from 81 to 79
PHY-1001 : Pin misalignment score is improved from 79 to 79
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 102 instances
RUN-1001 : 47 mslices, 47 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 137 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5792, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 5864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018651s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (335.1%)

PHY-1001 : End global routing;  0.107447s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (145.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.161459s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (116.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 77% nets.
PHY-1002 : len = 17032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.142072s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (198.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007930s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17064
PHY-1001 : End DR Iter 2; 0.007186s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.176333s wall, 6.875000s user + 0.500000s system = 7.375000s CPU (102.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.412215s wall, 7.125000s user + 0.531250s system = 7.656250s CPU (103.3%)

RUN-1004 : used memory is 246 MB, reserved memory is 212 MB, peak memory is 661 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  147   out of  19600    0.75%
#reg                   80   out of  19600    0.41%
#le                   186
  #lut only           106   out of    186   56.99%
  #reg only            39   out of    186   20.97%
  #lut&reg             41   out of    186   22.04%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 102
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1444
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 243 valid insts, and 4643 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.323617s wall, 4.156250s user + 0.015625s system = 4.171875s CPU (315.2%)

RUN-1004 : used memory is 248 MB, reserved memory is 216 MB, peak memory is 661 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.184792s wall, 2.109375s user + 0.078125s system = 2.187500s CPU (100.1%)

RUN-1004 : used memory is 420 MB, reserved memory is 378 MB, peak memory is 661 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.617741s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 447 MB, reserved memory is 406 MB, peak memory is 661 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.409895s wall, 2.640625s user + 0.203125s system = 2.843750s CPU (30.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 258 MB, peak memory is 661 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 51 distributor mux.
SYN-1016 : Merged 101 instances.
SYN-1015 : Optimize round 1, 253 better
SYN-1014 : Optimize round 2
SYN-1032 : 199/232 useful/useless nets, 138/70 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 112 better
SYN-1014 : Optimize round 3
SYN-1032 : 180/1 useful/useless nets, 119/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 179/0 useful/useless nets, 118/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           99
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 81
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |81     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 3 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 199/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 256/0 useful/useless nets, 196/0 useful/useless insts
SYN-2501 : Optimize round 1, 63 better
SYN-2501 : Optimize round 2
SYN-1032 : 256/0 useful/useless nets, 196/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 386/0 useful/useless nets, 326/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 33 (3.12), #lev = 3 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 37 LUTs, name keeping = 54%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 318/0 useful/useless nets, 258/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 81 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 34 LUT to BLE ...
SYN-4008 : Packed 34 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 28 SEQ (242 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 42 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 76/138 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  144   out of  19600    0.73%
#reg                   81   out of  19600    0.41%
#le                   186
  #lut only           105   out of    186   56.45%
  #reg only            42   out of    186   22.58%
  #lut&reg             39   out of    186   20.97%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |186   |144   |81    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 6 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 103 instances
RUN-1001 : 48 mslices, 47 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 232 nets
RUN-1001 : 138 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 101 instances, 95 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 702, tnet num: 230, tinst num: 101, tnode num: 903, tedge num: 1199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 94 clock pins, and constraint 201 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021619s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (289.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64967.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(58): len = 41126.8, overlap = 0
PHY-3002 : Step(59): len = 31663.1, overlap = 0
PHY-3002 : Step(60): len = 24048.8, overlap = 0
PHY-3002 : Step(61): len = 18425, overlap = 0
PHY-3002 : Step(62): len = 14183.7, overlap = 0
PHY-3002 : Step(63): len = 11674.1, overlap = 0
PHY-3002 : Step(64): len = 10060.7, overlap = 0
PHY-3002 : Step(65): len = 8919.6, overlap = 0
PHY-3002 : Step(66): len = 7531.6, overlap = 0
PHY-3002 : Step(67): len = 6817.4, overlap = 0
PHY-3002 : Step(68): len = 6519.5, overlap = 0
PHY-3002 : Step(69): len = 6220.5, overlap = 0
PHY-3002 : Step(70): len = 5476.2, overlap = 0
PHY-3002 : Step(71): len = 5176.8, overlap = 0
PHY-3002 : Step(72): len = 4900.3, overlap = 0
PHY-3002 : Step(73): len = 4907.2, overlap = 0
PHY-3002 : Step(74): len = 4640.2, overlap = 0
PHY-3002 : Step(75): len = 4442.6, overlap = 0
PHY-3002 : Step(76): len = 4398, overlap = 0
PHY-3002 : Step(77): len = 4116, overlap = 0
PHY-3002 : Step(78): len = 4077.2, overlap = 0
PHY-3002 : Step(79): len = 4066.9, overlap = 0
PHY-3002 : Step(80): len = 3799.4, overlap = 0
PHY-3002 : Step(81): len = 3816, overlap = 0
PHY-3002 : Step(82): len = 3675.3, overlap = 0
PHY-3002 : Step(83): len = 3675.3, overlap = 0
PHY-3002 : Step(84): len = 3621.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005020s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (311.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(85): len = 3584, overlap = 0
PHY-3002 : Step(86): len = 3588, overlap = 0
PHY-3002 : Step(87): len = 3591.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000261914
PHY-3002 : Step(88): len = 3621.5, overlap = 1.5
PHY-3002 : Step(89): len = 3677.3, overlap = 1.5
PHY-3002 : Step(90): len = 3888.5, overlap = 1.25
PHY-3002 : Step(91): len = 3817.7, overlap = 1.25
PHY-3002 : Step(92): len = 3714, overlap = 1
PHY-3002 : Step(93): len = 3620.9, overlap = 0.5
PHY-3002 : Step(94): len = 3388.1, overlap = 0.75
PHY-3002 : Step(95): len = 3255.7, overlap = 0.75
PHY-3002 : Step(96): len = 3100.5, overlap = 0.5
PHY-3002 : Step(97): len = 3028.8, overlap = 0.75
PHY-3002 : Step(98): len = 2936, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000523827
PHY-3002 : Step(99): len = 2988.6, overlap = 0.75
PHY-3002 : Step(100): len = 2988.6, overlap = 0.75
PHY-3002 : Step(101): len = 2977.9, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104765
PHY-3002 : Step(102): len = 3115.4, overlap = 0.75
PHY-3002 : Step(103): len = 3145.7, overlap = 0.75
PHY-3002 : Step(104): len = 3117.5, overlap = 0.75
PHY-3002 : Step(105): len = 3071, overlap = 0.5
PHY-3002 : Step(106): len = 3008.9, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058554s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (133.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(107): len = 4213.9, overlap = 0.5
PHY-3002 : Step(108): len = 3823.2, overlap = 0.75
PHY-3002 : Step(109): len = 3453.3, overlap = 2.5
PHY-3002 : Step(110): len = 3303, overlap = 3.25
PHY-3002 : Step(111): len = 3276.2, overlap = 3.5
PHY-3002 : Step(112): len = 3223.8, overlap = 3.25
PHY-3002 : Step(113): len = 3184.6, overlap = 3.25
PHY-3002 : Step(114): len = 3159.9, overlap = 3.5
PHY-3002 : Step(115): len = 3145.9, overlap = 3.5
PHY-3002 : Step(116): len = 3144, overlap = 3.5
PHY-3002 : Step(117): len = 3144, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4393.9, Over = 0
PHY-3001 : Final: Len = 4393.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5928, over cnt = 7(0%), over = 11, worst = 2
PHY-1002 : len = 6104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023212s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (134.6%)

RUN-1003 : finish command "place" in  2.801288s wall, 3.968750s user + 1.562500s system = 5.531250s CPU (197.5%)

RUN-1004 : used memory is 292 MB, reserved memory is 243 MB, peak memory is 661 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 88 to 81
PHY-1001 : Pin misalignment score is improved from 81 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 80
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 103 instances
RUN-1001 : 48 mslices, 47 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 232 nets
RUN-1001 : 138 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5928, over cnt = 7(0%), over = 11, worst = 2
PHY-1002 : len = 6104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023656s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (396.3%)

PHY-1001 : End global routing;  0.118843s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (144.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.203188s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 19144, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19144
PHY-1001 : End Routed; 0.164685s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (161.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.006445s wall, 1.765625s user + 0.375000s system = 2.140625s CPU (106.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.252020s wall, 2.031250s user + 0.437500s system = 2.468750s CPU (109.6%)

RUN-1004 : used memory is 307 MB, reserved memory is 267 MB, peak memory is 715 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  144   out of  19600    0.73%
#reg                   81   out of  19600    0.41%
#le                   186
  #lut only           105   out of    186   56.45%
  #reg only            42   out of    186   22.58%
  #lut&reg             39   out of    186   20.97%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 103
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 232, pip num: 1518
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 306 valid insts, and 4737 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.445027s wall, 4.937500s user + 0.078125s system = 5.015625s CPU (347.1%)

RUN-1004 : used memory is 310 MB, reserved memory is 269 MB, peak memory is 715 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.196937s wall, 2.171875s user + 0.031250s system = 2.203125s CPU (100.3%)

RUN-1004 : used memory is 439 MB, reserved memory is 393 MB, peak memory is 715 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.573231s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (5.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 422 MB, peak memory is 715 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.353139s wall, 2.656250s user + 0.125000s system = 2.781250s CPU (29.7%)

RUN-1004 : used memory is 322 MB, reserved memory is 274 MB, peak memory is 715 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 88 instances.
SYN-1015 : Optimize round 1, 232 better
SYN-1014 : Optimize round 2
SYN-1032 : 198/248 useful/useless nets, 137/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 91 better
SYN-1014 : Optimize round 3
SYN-1032 : 185/0 useful/useless nets, 124/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 184/0 useful/useless nets, 123/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          104
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 85
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |85     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 211/0 useful/useless nets, 151/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 266/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 266/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 397/0 useful/useless nets, 337/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 38 (3.08), #lev = 3 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 103 instances into 42 LUTs, name keeping = 59%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 328/0 useful/useless nets, 268/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 39 LUT to BLE ...
SYN-4008 : Packed 39 LUT and 15 SEQ to BLE.
SYN-4003 : Packing 69 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (69 nodes)...
SYN-4004 : #1: Packed 28 SEQ (230 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 41 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 80/142 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |190   |149   |85    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 102 instances, 96 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 726, tnet num: 234, tinst num: 102, tnode num: 934, tedge num: 1242.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 208 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023843s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (196.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64362.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(118): len = 43399.2, overlap = 0
PHY-3002 : Step(119): len = 30553.9, overlap = 0
PHY-3002 : Step(120): len = 24196.3, overlap = 0
PHY-3002 : Step(121): len = 20630.9, overlap = 0
PHY-3002 : Step(122): len = 16390.3, overlap = 0
PHY-3002 : Step(123): len = 13057.1, overlap = 0
PHY-3002 : Step(124): len = 11557.4, overlap = 0
PHY-3002 : Step(125): len = 9376.6, overlap = 0
PHY-3002 : Step(126): len = 7992.7, overlap = 0
PHY-3002 : Step(127): len = 7163.3, overlap = 0
PHY-3002 : Step(128): len = 6362.3, overlap = 0
PHY-3002 : Step(129): len = 5800.8, overlap = 0
PHY-3002 : Step(130): len = 5455.3, overlap = 0
PHY-3002 : Step(131): len = 5233.3, overlap = 0
PHY-3002 : Step(132): len = 5040.3, overlap = 0
PHY-3002 : Step(133): len = 4968.2, overlap = 0
PHY-3002 : Step(134): len = 4550.6, overlap = 0
PHY-3002 : Step(135): len = 4516.9, overlap = 0
PHY-3002 : Step(136): len = 4326.2, overlap = 0
PHY-3002 : Step(137): len = 4125.9, overlap = 0
PHY-3002 : Step(138): len = 4125.9, overlap = 0
PHY-3002 : Step(139): len = 4033.5, overlap = 0
PHY-3002 : Step(140): len = 4019.6, overlap = 0
PHY-3002 : Step(141): len = 4037, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005275s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(142): len = 3918, overlap = 0
PHY-3002 : Step(143): len = 3911.3, overlap = 0
PHY-3002 : Step(144): len = 3880, overlap = 0
PHY-3002 : Step(145): len = 3876.8, overlap = 0
PHY-3002 : Step(146): len = 3774.6, overlap = 0
PHY-3002 : Step(147): len = 3793.8, overlap = 0
PHY-3002 : Step(148): len = 3232.3, overlap = 0
PHY-3002 : Step(149): len = 3114.1, overlap = 0
PHY-3002 : Step(150): len = 2958.5, overlap = 0
PHY-3002 : Step(151): len = 3011.3, overlap = 0
PHY-3002 : Step(152): len = 2857.1, overlap = 0
PHY-3002 : Step(153): len = 2691.9, overlap = 0
PHY-3002 : Step(154): len = 2661.1, overlap = 0
PHY-3002 : Step(155): len = 2617.7, overlap = 0
PHY-3002 : Step(156): len = 2608.2, overlap = 0
PHY-3002 : Step(157): len = 2571, overlap = 0
PHY-3002 : Step(158): len = 2500.5, overlap = 0
PHY-3002 : Step(159): len = 2490.1, overlap = 0
PHY-3002 : Step(160): len = 2514.6, overlap = 0
PHY-3002 : Step(161): len = 2505.1, overlap = 0
PHY-3002 : Step(162): len = 2441.6, overlap = 0
PHY-3002 : Step(163): len = 2322.1, overlap = 0
PHY-3002 : Step(164): len = 2226.7, overlap = 0
PHY-3002 : Step(165): len = 2173.5, overlap = 0
PHY-3002 : Step(166): len = 2161.6, overlap = 0
PHY-3002 : Step(167): len = 2106.2, overlap = 0
PHY-3002 : Step(168): len = 2160.2, overlap = 0
PHY-3002 : Step(169): len = 2044.9, overlap = 0
PHY-3002 : Step(170): len = 2042.2, overlap = 0
PHY-3002 : Step(171): len = 2042.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72285e-05
PHY-3002 : Step(172): len = 2015.9, overlap = 2.25
PHY-3002 : Step(173): len = 2031.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022506s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (277.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000948898
PHY-3002 : Step(174): len = 5356.5, overlap = 1.25
PHY-3002 : Step(175): len = 5421.3, overlap = 1
PHY-3002 : Step(176): len = 5145.5, overlap = 1
PHY-3002 : Step(177): len = 4741.5, overlap = 1.5
PHY-3002 : Step(178): len = 4675, overlap = 1
PHY-3002 : Step(179): len = 4411, overlap = 2.5
PHY-3002 : Step(180): len = 4273.4, overlap = 2.5
PHY-3002 : Step(181): len = 4307.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0018978
PHY-3002 : Step(182): len = 4434.9, overlap = 2.5
PHY-3002 : Step(183): len = 4474.8, overlap = 2.5
PHY-3002 : Step(184): len = 4445.6, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00355101
PHY-3002 : Step(185): len = 4525.9, overlap = 1.75
PHY-3002 : Step(186): len = 4572.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5243.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 0.
PHY-3001 : Final: Len = 5227.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.4%)

RUN-1003 : finish command "place" in  2.974623s wall, 4.406250s user + 2.078125s system = 6.484375s CPU (218.0%)

RUN-1004 : used memory is 327 MB, reserved memory is 301 MB, peak memory is 715 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029642s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (158.1%)

PHY-1001 : End global routing;  0.124789s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (137.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.216125s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 18896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.166603s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (150.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 18904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18904
PHY-1001 : End DR Iter 2; 0.007005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.103402s wall, 2.015625s user + 0.234375s system = 2.250000s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.356423s wall, 2.328125s user + 0.234375s system = 2.562500s CPU (108.7%)

RUN-1004 : used memory is 323 MB, reserved memory is 294 MB, peak memory is 736 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 104
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 236, pip num: 1571
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 221 valid insts, and 4946 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.277306s wall, 3.921875s user + 0.046875s system = 3.968750s CPU (310.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 302 MB, peak memory is 736 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.154109s wall, 2.093750s user + 0.078125s system = 2.171875s CPU (100.8%)

RUN-1004 : used memory is 440 MB, reserved memory is 414 MB, peak memory is 736 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.779165s wall, 0.625000s user + 0.203125s system = 0.828125s CPU (12.2%)

RUN-1004 : used memory is 469 MB, reserved memory is 445 MB, peak memory is 736 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.542617s wall, 2.937500s user + 0.343750s system = 3.281250s CPU (34.4%)

RUN-1004 : used memory is 327 MB, reserved memory is 296 MB, peak memory is 736 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 88 instances.
SYN-1015 : Optimize round 1, 232 better
SYN-1014 : Optimize round 2
SYN-1032 : 198/248 useful/useless nets, 137/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 91 better
SYN-1014 : Optimize round 3
SYN-1032 : 185/0 useful/useless nets, 124/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 184/0 useful/useless nets, 123/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          104
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 85
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |85     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 211/0 useful/useless nets, 151/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 266/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 266/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 397/0 useful/useless nets, 337/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 38 (3.08), #lev = 3 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 103 instances into 42 LUTs, name keeping = 59%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 328/0 useful/useless nets, 268/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 39 LUT to BLE ...
SYN-4008 : Packed 39 LUT and 15 SEQ to BLE.
SYN-4003 : Packing 69 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (69 nodes)...
SYN-4004 : #1: Packed 28 SEQ (230 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 41 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 80/142 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |190   |149   |85    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 102 instances, 96 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 726, tnet num: 234, tinst num: 102, tnode num: 934, tedge num: 1242.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 208 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025189s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (186.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64362.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(187): len = 43399.2, overlap = 0
PHY-3002 : Step(188): len = 30553.9, overlap = 0
PHY-3002 : Step(189): len = 24196.3, overlap = 0
PHY-3002 : Step(190): len = 20630.9, overlap = 0
PHY-3002 : Step(191): len = 16390.3, overlap = 0
PHY-3002 : Step(192): len = 13057.1, overlap = 0
PHY-3002 : Step(193): len = 11557.4, overlap = 0
PHY-3002 : Step(194): len = 9376.6, overlap = 0
PHY-3002 : Step(195): len = 7992.7, overlap = 0
PHY-3002 : Step(196): len = 7163.3, overlap = 0
PHY-3002 : Step(197): len = 6362.3, overlap = 0
PHY-3002 : Step(198): len = 5800.8, overlap = 0
PHY-3002 : Step(199): len = 5455.3, overlap = 0
PHY-3002 : Step(200): len = 5233.3, overlap = 0
PHY-3002 : Step(201): len = 5040.3, overlap = 0
PHY-3002 : Step(202): len = 4968.2, overlap = 0
PHY-3002 : Step(203): len = 4550.6, overlap = 0
PHY-3002 : Step(204): len = 4516.9, overlap = 0
PHY-3002 : Step(205): len = 4326.2, overlap = 0
PHY-3002 : Step(206): len = 4125.9, overlap = 0
PHY-3002 : Step(207): len = 4125.9, overlap = 0
PHY-3002 : Step(208): len = 4033.5, overlap = 0
PHY-3002 : Step(209): len = 4019.6, overlap = 0
PHY-3002 : Step(210): len = 4037, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 3918, overlap = 0
PHY-3002 : Step(212): len = 3911.3, overlap = 0
PHY-3002 : Step(213): len = 3880, overlap = 0
PHY-3002 : Step(214): len = 3876.8, overlap = 0
PHY-3002 : Step(215): len = 3774.6, overlap = 0
PHY-3002 : Step(216): len = 3793.8, overlap = 0
PHY-3002 : Step(217): len = 3232.3, overlap = 0
PHY-3002 : Step(218): len = 3114.1, overlap = 0
PHY-3002 : Step(219): len = 2958.5, overlap = 0
PHY-3002 : Step(220): len = 3011.3, overlap = 0
PHY-3002 : Step(221): len = 2857.1, overlap = 0
PHY-3002 : Step(222): len = 2691.9, overlap = 0
PHY-3002 : Step(223): len = 2661.1, overlap = 0
PHY-3002 : Step(224): len = 2617.7, overlap = 0
PHY-3002 : Step(225): len = 2608.2, overlap = 0
PHY-3002 : Step(226): len = 2571, overlap = 0
PHY-3002 : Step(227): len = 2500.5, overlap = 0
PHY-3002 : Step(228): len = 2490.1, overlap = 0
PHY-3002 : Step(229): len = 2514.6, overlap = 0
PHY-3002 : Step(230): len = 2505.1, overlap = 0
PHY-3002 : Step(231): len = 2441.6, overlap = 0
PHY-3002 : Step(232): len = 2322.1, overlap = 0
PHY-3002 : Step(233): len = 2226.7, overlap = 0
PHY-3002 : Step(234): len = 2173.5, overlap = 0
PHY-3002 : Step(235): len = 2161.6, overlap = 0
PHY-3002 : Step(236): len = 2106.2, overlap = 0
PHY-3002 : Step(237): len = 2160.2, overlap = 0
PHY-3002 : Step(238): len = 2044.9, overlap = 0
PHY-3002 : Step(239): len = 2042.2, overlap = 0
PHY-3002 : Step(240): len = 2042.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72285e-05
PHY-3002 : Step(241): len = 2015.9, overlap = 2.25
PHY-3002 : Step(242): len = 2031.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022605s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000948898
PHY-3002 : Step(243): len = 5356.5, overlap = 1.25
PHY-3002 : Step(244): len = 5421.3, overlap = 1
PHY-3002 : Step(245): len = 5145.5, overlap = 1
PHY-3002 : Step(246): len = 4741.5, overlap = 1.5
PHY-3002 : Step(247): len = 4675, overlap = 1
PHY-3002 : Step(248): len = 4411, overlap = 2.5
PHY-3002 : Step(249): len = 4273.4, overlap = 2.5
PHY-3002 : Step(250): len = 4307.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0018978
PHY-3002 : Step(251): len = 4434.9, overlap = 2.5
PHY-3002 : Step(252): len = 4474.8, overlap = 2.5
PHY-3002 : Step(253): len = 4445.6, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00355101
PHY-3002 : Step(254): len = 4525.9, overlap = 1.75
PHY-3002 : Step(255): len = 4572.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007193s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (434.4%)

PHY-3001 : Legalized: Len = 5243.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 0.
PHY-3001 : Final: Len = 5227.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029544s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (105.8%)

RUN-1003 : finish command "place" in  3.077218s wall, 4.437500s user + 2.093750s system = 6.531250s CPU (212.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 316 MB, peak memory is 736 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030208s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (206.9%)

PHY-1001 : End global routing;  0.124086s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (125.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.234102s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 18896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.185905s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (176.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008531s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (183.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 18904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18904
PHY-1001 : End DR Iter 2; 0.008009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (195.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.086319s wall, 1.906250s user + 0.328125s system = 2.234375s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.340019s wall, 2.218750s user + 0.359375s system = 2.578125s CPU (110.2%)

RUN-1004 : used memory is 337 MB, reserved memory is 329 MB, peak memory is 741 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 104
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 236, pip num: 1571
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 221 valid insts, and 4946 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.250659s wall, 3.875000s user + 0.062500s system = 3.937500s CPU (314.8%)

RUN-1004 : used memory is 356 MB, reserved memory is 358 MB, peak memory is 741 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.167993s wall, 2.078125s user + 0.109375s system = 2.187500s CPU (100.9%)

RUN-1004 : used memory is 446 MB, reserved memory is 439 MB, peak memory is 741 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.697540s wall, 0.656250s user + 0.109375s system = 0.765625s CPU (11.4%)

RUN-1004 : used memory is 475 MB, reserved memory is 470 MB, peak memory is 741 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.460586s wall, 2.875000s user + 0.296875s system = 3.171875s CPU (33.5%)

RUN-1004 : used memory is 333 MB, reserved memory is 317 MB, peak memory is 741 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 88 instances.
SYN-1015 : Optimize round 1, 232 better
SYN-1014 : Optimize round 2
SYN-1032 : 198/248 useful/useless nets, 137/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 91 better
SYN-1014 : Optimize round 3
SYN-1032 : 185/0 useful/useless nets, 124/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 184/0 useful/useless nets, 123/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          104
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 85
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |85     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 211/0 useful/useless nets, 151/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 262/0 useful/useless nets, 202/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 262/0 useful/useless nets, 202/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 393/0 useful/useless nets, 333/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 38 (3.08), #lev = 3 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 99 instances into 42 LUTs, name keeping = 59%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 328/0 useful/useless nets, 268/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 39 LUT to BLE ...
SYN-4008 : Packed 39 LUT and 15 SEQ to BLE.
SYN-4003 : Packing 69 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (69 nodes)...
SYN-4004 : #1: Packed 28 SEQ (230 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 41 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 80/142 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |190   |149   |85    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 102 instances, 96 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 726, tnet num: 234, tinst num: 102, tnode num: 934, tedge num: 1242.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 208 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023540s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64362.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(256): len = 43399.2, overlap = 0
PHY-3002 : Step(257): len = 30553.9, overlap = 0
PHY-3002 : Step(258): len = 24196.3, overlap = 0
PHY-3002 : Step(259): len = 20630.9, overlap = 0
PHY-3002 : Step(260): len = 16390.3, overlap = 0
PHY-3002 : Step(261): len = 13057.1, overlap = 0
PHY-3002 : Step(262): len = 11557.4, overlap = 0
PHY-3002 : Step(263): len = 9376.6, overlap = 0
PHY-3002 : Step(264): len = 7992.7, overlap = 0
PHY-3002 : Step(265): len = 7163.3, overlap = 0
PHY-3002 : Step(266): len = 6362.3, overlap = 0
PHY-3002 : Step(267): len = 5800.8, overlap = 0
PHY-3002 : Step(268): len = 5455.3, overlap = 0
PHY-3002 : Step(269): len = 5233.3, overlap = 0
PHY-3002 : Step(270): len = 5040.3, overlap = 0
PHY-3002 : Step(271): len = 4968.2, overlap = 0
PHY-3002 : Step(272): len = 4550.6, overlap = 0
PHY-3002 : Step(273): len = 4516.9, overlap = 0
PHY-3002 : Step(274): len = 4326.2, overlap = 0
PHY-3002 : Step(275): len = 4125.9, overlap = 0
PHY-3002 : Step(276): len = 4125.9, overlap = 0
PHY-3002 : Step(277): len = 4033.5, overlap = 0
PHY-3002 : Step(278): len = 4019.6, overlap = 0
PHY-3002 : Step(279): len = 4037, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(280): len = 3918, overlap = 0
PHY-3002 : Step(281): len = 3911.3, overlap = 0
PHY-3002 : Step(282): len = 3880, overlap = 0
PHY-3002 : Step(283): len = 3876.8, overlap = 0
PHY-3002 : Step(284): len = 3774.6, overlap = 0
PHY-3002 : Step(285): len = 3793.8, overlap = 0
PHY-3002 : Step(286): len = 3232.3, overlap = 0
PHY-3002 : Step(287): len = 3114.1, overlap = 0
PHY-3002 : Step(288): len = 2958.5, overlap = 0
PHY-3002 : Step(289): len = 3011.3, overlap = 0
PHY-3002 : Step(290): len = 2857.1, overlap = 0
PHY-3002 : Step(291): len = 2691.9, overlap = 0
PHY-3002 : Step(292): len = 2661.1, overlap = 0
PHY-3002 : Step(293): len = 2617.7, overlap = 0
PHY-3002 : Step(294): len = 2608.2, overlap = 0
PHY-3002 : Step(295): len = 2571, overlap = 0
PHY-3002 : Step(296): len = 2500.5, overlap = 0
PHY-3002 : Step(297): len = 2490.1, overlap = 0
PHY-3002 : Step(298): len = 2514.6, overlap = 0
PHY-3002 : Step(299): len = 2505.1, overlap = 0
PHY-3002 : Step(300): len = 2441.6, overlap = 0
PHY-3002 : Step(301): len = 2322.1, overlap = 0
PHY-3002 : Step(302): len = 2226.7, overlap = 0
PHY-3002 : Step(303): len = 2173.5, overlap = 0
PHY-3002 : Step(304): len = 2161.6, overlap = 0
PHY-3002 : Step(305): len = 2106.2, overlap = 0
PHY-3002 : Step(306): len = 2160.2, overlap = 0
PHY-3002 : Step(307): len = 2044.9, overlap = 0
PHY-3002 : Step(308): len = 2042.2, overlap = 0
PHY-3002 : Step(309): len = 2042.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72285e-05
PHY-3002 : Step(310): len = 2015.9, overlap = 2.25
PHY-3002 : Step(311): len = 2031.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024348s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (320.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000948898
PHY-3002 : Step(312): len = 5356.5, overlap = 1.25
PHY-3002 : Step(313): len = 5421.3, overlap = 1
PHY-3002 : Step(314): len = 5145.5, overlap = 1
PHY-3002 : Step(315): len = 4741.5, overlap = 1.5
PHY-3002 : Step(316): len = 4675, overlap = 1
PHY-3002 : Step(317): len = 4411, overlap = 2.5
PHY-3002 : Step(318): len = 4273.4, overlap = 2.5
PHY-3002 : Step(319): len = 4307.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0018978
PHY-3002 : Step(320): len = 4434.9, overlap = 2.5
PHY-3002 : Step(321): len = 4474.8, overlap = 2.5
PHY-3002 : Step(322): len = 4445.6, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00355101
PHY-3002 : Step(323): len = 4525.9, overlap = 1.75
PHY-3002 : Step(324): len = 4572.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007352s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (212.5%)

PHY-3001 : Legalized: Len = 5243.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 0.
PHY-3001 : Final: Len = 5227.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028034s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (278.7%)

RUN-1003 : finish command "place" in  3.071515s wall, 4.546875s user + 1.921875s system = 6.468750s CPU (210.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 338 MB, peak memory is 741 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028768s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (162.9%)

PHY-1001 : End global routing;  0.122326s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (127.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.218844s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 18896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.182456s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (171.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008507s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (551.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 18904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18904
PHY-1001 : End DR Iter 2; 0.009141s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.073179s wall, 1.937500s user + 0.343750s system = 2.281250s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.322927s wall, 2.187500s user + 0.390625s system = 2.578125s CPU (111.0%)

RUN-1004 : used memory is 340 MB, reserved memory is 349 MB, peak memory is 741 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 104
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 236, pip num: 1571
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 221 valid insts, and 4946 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.261272s wall, 3.859375s user + 0.078125s system = 3.937500s CPU (312.2%)

RUN-1004 : used memory is 357 MB, reserved memory is 370 MB, peak memory is 741 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.130331s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (101.2%)

RUN-1004 : used memory is 449 MB, reserved memory is 461 MB, peak memory is 741 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.629150s wall, 0.375000s user + 0.125000s system = 0.500000s CPU (7.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 492 MB, peak memory is 741 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.368924s wall, 2.718750s user + 0.171875s system = 2.890625s CPU (30.9%)

RUN-1004 : used memory is 344 MB, reserved memory is 360 MB, peak memory is 741 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 88 instances.
SYN-1015 : Optimize round 1, 232 better
SYN-1014 : Optimize round 2
SYN-1032 : 198/248 useful/useless nets, 137/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 91 better
SYN-1014 : Optimize round 3
SYN-1032 : 185/0 useful/useless nets, 124/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 184/0 useful/useless nets, 123/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          104
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 85
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |85     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 9 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 211/0 useful/useless nets, 151/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 262/0 useful/useless nets, 202/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 262/0 useful/useless nets, 202/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 393/0 useful/useless nets, 333/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 38 (3.08), #lev = 3 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 99 instances into 42 LUTs, name keeping = 59%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 328/0 useful/useless nets, 268/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 39 LUT to BLE ...
SYN-4008 : Packed 39 LUT and 15 SEQ to BLE.
SYN-4003 : Packing 69 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (69 nodes)...
SYN-4004 : #1: Packed 28 SEQ (230 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 41 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 80/142 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |190   |149   |85    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 102 instances, 96 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 726, tnet num: 234, tinst num: 102, tnode num: 934, tedge num: 1242.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 208 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64362.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(325): len = 43399.2, overlap = 0
PHY-3002 : Step(326): len = 30553.9, overlap = 0
PHY-3002 : Step(327): len = 24196.3, overlap = 0
PHY-3002 : Step(328): len = 20630.9, overlap = 0
PHY-3002 : Step(329): len = 16390.3, overlap = 0
PHY-3002 : Step(330): len = 13057.1, overlap = 0
PHY-3002 : Step(331): len = 11557.4, overlap = 0
PHY-3002 : Step(332): len = 9376.6, overlap = 0
PHY-3002 : Step(333): len = 7992.7, overlap = 0
PHY-3002 : Step(334): len = 7163.3, overlap = 0
PHY-3002 : Step(335): len = 6362.3, overlap = 0
PHY-3002 : Step(336): len = 5800.8, overlap = 0
PHY-3002 : Step(337): len = 5455.3, overlap = 0
PHY-3002 : Step(338): len = 5233.3, overlap = 0
PHY-3002 : Step(339): len = 5040.3, overlap = 0
PHY-3002 : Step(340): len = 4968.2, overlap = 0
PHY-3002 : Step(341): len = 4550.6, overlap = 0
PHY-3002 : Step(342): len = 4516.9, overlap = 0
PHY-3002 : Step(343): len = 4326.2, overlap = 0
PHY-3002 : Step(344): len = 4125.9, overlap = 0
PHY-3002 : Step(345): len = 4125.9, overlap = 0
PHY-3002 : Step(346): len = 4033.5, overlap = 0
PHY-3002 : Step(347): len = 4019.6, overlap = 0
PHY-3002 : Step(348): len = 4037, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005217s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(349): len = 3918, overlap = 0
PHY-3002 : Step(350): len = 3911.3, overlap = 0
PHY-3002 : Step(351): len = 3880, overlap = 0
PHY-3002 : Step(352): len = 3876.8, overlap = 0
PHY-3002 : Step(353): len = 3774.6, overlap = 0
PHY-3002 : Step(354): len = 3793.8, overlap = 0
PHY-3002 : Step(355): len = 3232.3, overlap = 0
PHY-3002 : Step(356): len = 3114.1, overlap = 0
PHY-3002 : Step(357): len = 2958.5, overlap = 0
PHY-3002 : Step(358): len = 3011.3, overlap = 0
PHY-3002 : Step(359): len = 2857.1, overlap = 0
PHY-3002 : Step(360): len = 2691.9, overlap = 0
PHY-3002 : Step(361): len = 2661.1, overlap = 0
PHY-3002 : Step(362): len = 2617.7, overlap = 0
PHY-3002 : Step(363): len = 2608.2, overlap = 0
PHY-3002 : Step(364): len = 2571, overlap = 0
PHY-3002 : Step(365): len = 2500.5, overlap = 0
PHY-3002 : Step(366): len = 2490.1, overlap = 0
PHY-3002 : Step(367): len = 2514.6, overlap = 0
PHY-3002 : Step(368): len = 2505.1, overlap = 0
PHY-3002 : Step(369): len = 2441.6, overlap = 0
PHY-3002 : Step(370): len = 2322.1, overlap = 0
PHY-3002 : Step(371): len = 2226.7, overlap = 0
PHY-3002 : Step(372): len = 2173.5, overlap = 0
PHY-3002 : Step(373): len = 2161.6, overlap = 0
PHY-3002 : Step(374): len = 2106.2, overlap = 0
PHY-3002 : Step(375): len = 2160.2, overlap = 0
PHY-3002 : Step(376): len = 2044.9, overlap = 0
PHY-3002 : Step(377): len = 2042.2, overlap = 0
PHY-3002 : Step(378): len = 2042.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72285e-05
PHY-3002 : Step(379): len = 2015.9, overlap = 2.25
PHY-3002 : Step(380): len = 2031.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023486s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000948898
PHY-3002 : Step(381): len = 5356.5, overlap = 1.25
PHY-3002 : Step(382): len = 5421.3, overlap = 1
PHY-3002 : Step(383): len = 5145.5, overlap = 1
PHY-3002 : Step(384): len = 4741.5, overlap = 1.5
PHY-3002 : Step(385): len = 4675, overlap = 1
PHY-3002 : Step(386): len = 4411, overlap = 2.5
PHY-3002 : Step(387): len = 4273.4, overlap = 2.5
PHY-3002 : Step(388): len = 4307.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0018978
PHY-3002 : Step(389): len = 4434.9, overlap = 2.5
PHY-3002 : Step(390): len = 4474.8, overlap = 2.5
PHY-3002 : Step(391): len = 4445.6, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00355101
PHY-3002 : Step(392): len = 4525.9, overlap = 1.75
PHY-3002 : Step(393): len = 4572.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007335s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5243.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 0.
PHY-3001 : Final: Len = 5227.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029582s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (211.3%)

RUN-1003 : finish command "place" in  3.108637s wall, 4.093750s user + 2.125000s system = 6.218750s CPU (200.0%)

RUN-1004 : used memory is 349 MB, reserved memory is 369 MB, peak memory is 741 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 104 instances
RUN-1001 : 48 mslices, 48 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 236 nets
RUN-1001 : 142 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6568, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 6624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027379s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (114.1%)

PHY-1001 : End global routing;  0.120555s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.239971s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 18896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.170609s wall, 0.328125s user + 0.109375s system = 0.437500s CPU (256.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007763s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 18904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18904
PHY-1001 : End DR Iter 2; 0.007292s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.124896s wall, 2.031250s user + 0.390625s system = 2.421875s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.373018s wall, 2.250000s user + 0.421875s system = 2.671875s CPU (112.6%)

RUN-1004 : used memory is 413 MB, reserved memory is 437 MB, peak memory is 745 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  149   out of  19600    0.76%
#reg                   85   out of  19600    0.43%
#le                   190
  #lut only           105   out of    190   55.26%
  #reg only            41   out of    190   21.58%
  #lut&reg             44   out of    190   23.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 104
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 236, pip num: 1571
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 221 valid insts, and 4946 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.248820s wall, 3.812500s user + 0.078125s system = 3.890625s CPU (311.5%)

RUN-1004 : used memory is 416 MB, reserved memory is 439 MB, peak memory is 745 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.125937s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (100.0%)

RUN-1004 : used memory is 461 MB, reserved memory is 479 MB, peak memory is 745 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.712512s wall, 0.515625s user + 0.140625s system = 0.656250s CPU (9.8%)

RUN-1004 : used memory is 484 MB, reserved memory is 505 MB, peak memory is 745 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.460195s wall, 2.750000s user + 0.281250s system = 3.031250s CPU (32.0%)

RUN-1004 : used memory is 360 MB, reserved memory is 375 MB, peak memory is 745 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 103 instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 197/241 useful/useless nets, 136/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 100 better
SYN-1014 : Optimize round 3
SYN-1032 : 184/0 useful/useless nets, 123/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 183/0 useful/useless nets, 122/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          103
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 84
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |84     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 206/0 useful/useless nets, 146/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 257/0 useful/useless nets, 197/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 257/0 useful/useless nets, 197/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 388/0 useful/useless nets, 328/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 34 (3.09), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 95 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 323/0 useful/useless nets, 263/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 84 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 11 SEQ to BLE.
SYN-4003 : Packing 72 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (72 nodes)...
SYN-4004 : #1: Packed 28 SEQ (272 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 79/141 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  145   out of  19600    0.74%
#reg                   84   out of  19600    0.43%
#le                   189
  #lut only           105   out of    189   55.56%
  #reg only            44   out of    189   23.28%
  #lut&reg             40   out of    189   21.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |189   |145   |84    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 105 instances
RUN-1001 : 48 mslices, 49 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 235 nets
RUN-1001 : 141 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 103 instances, 97 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 718, tnet num: 233, tinst num: 103, tnode num: 927, tedge num: 1226.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 98 clock pins, and constraint 209 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026949s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (173.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65418.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(394): len = 43835, overlap = 0
PHY-3002 : Step(395): len = 33093.1, overlap = 0
PHY-3002 : Step(396): len = 25657, overlap = 0
PHY-3002 : Step(397): len = 20711.3, overlap = 0
PHY-3002 : Step(398): len = 16163.4, overlap = 0
PHY-3002 : Step(399): len = 13448.7, overlap = 0
PHY-3002 : Step(400): len = 11730.2, overlap = 0
PHY-3002 : Step(401): len = 10507.1, overlap = 0
PHY-3002 : Step(402): len = 8848.2, overlap = 0
PHY-3002 : Step(403): len = 7564.4, overlap = 0
PHY-3002 : Step(404): len = 5905.1, overlap = 0
PHY-3002 : Step(405): len = 5399.5, overlap = 0
PHY-3002 : Step(406): len = 4869.4, overlap = 0
PHY-3002 : Step(407): len = 4317.9, overlap = 0
PHY-3002 : Step(408): len = 3912.7, overlap = 0
PHY-3002 : Step(409): len = 3565.3, overlap = 0
PHY-3002 : Step(410): len = 3455.9, overlap = 0
PHY-3002 : Step(411): len = 3458.2, overlap = 0
PHY-3002 : Step(412): len = 3279.1, overlap = 0
PHY-3002 : Step(413): len = 3207, overlap = 0
PHY-3002 : Step(414): len = 3132.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005326s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(415): len = 3004.1, overlap = 0
PHY-3002 : Step(416): len = 2982.8, overlap = 0
PHY-3002 : Step(417): len = 2973.2, overlap = 0
PHY-3002 : Step(418): len = 2913.7, overlap = 0
PHY-3002 : Step(419): len = 2911.3, overlap = 0
PHY-3002 : Step(420): len = 2689.6, overlap = 0
PHY-3002 : Step(421): len = 2673, overlap = 0
PHY-3002 : Step(422): len = 2575.4, overlap = 0
PHY-3002 : Step(423): len = 2511.3, overlap = 0
PHY-3002 : Step(424): len = 2515.1, overlap = 0
PHY-3002 : Step(425): len = 2507.6, overlap = 0
PHY-3002 : Step(426): len = 2492.8, overlap = 0
PHY-3002 : Step(427): len = 2453.4, overlap = 0
PHY-3002 : Step(428): len = 2460.2, overlap = 0
PHY-3002 : Step(429): len = 2411.1, overlap = 0
PHY-3002 : Step(430): len = 2364.5, overlap = 0
PHY-3002 : Step(431): len = 2345.8, overlap = 0
PHY-3002 : Step(432): len = 2354.4, overlap = 0
PHY-3002 : Step(433): len = 2367.4, overlap = 0
PHY-3002 : Step(434): len = 2309.3, overlap = 0
PHY-3002 : Step(435): len = 2316.3, overlap = 0
PHY-3002 : Step(436): len = 2331.3, overlap = 0
PHY-3002 : Step(437): len = 2342.2, overlap = 0
PHY-3002 : Step(438): len = 2309, overlap = 0
PHY-3002 : Step(439): len = 2288.4, overlap = 0
PHY-3002 : Step(440): len = 2248.5, overlap = 0
PHY-3002 : Step(441): len = 2222.7, overlap = 0
PHY-3002 : Step(442): len = 2172.3, overlap = 0
PHY-3002 : Step(443): len = 2146, overlap = 0
PHY-3002 : Step(444): len = 2130.2, overlap = 0
PHY-3002 : Step(445): len = 2114.3, overlap = 0
PHY-3002 : Step(446): len = 2119.3, overlap = 0
PHY-3002 : Step(447): len = 2119.8, overlap = 0
PHY-3002 : Step(448): len = 2113.7, overlap = 0
PHY-3002 : Step(449): len = 2101.7, overlap = 0
PHY-3002 : Step(450): len = 2110.4, overlap = 0
PHY-3002 : Step(451): len = 2119.6, overlap = 0
PHY-3002 : Step(452): len = 2078.7, overlap = 0
PHY-3002 : Step(453): len = 2074, overlap = 0
PHY-3002 : Step(454): len = 2074, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.4212e-05
PHY-3002 : Step(455): len = 2062.5, overlap = 2.25
PHY-3002 : Step(456): len = 2068.6, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.8424e-05
PHY-3002 : Step(457): len = 2079.6, overlap = 2.5
PHY-3002 : Step(458): len = 2100.1, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68481e-05
PHY-3002 : Step(459): len = 2146.8, overlap = 2.5
PHY-3002 : Step(460): len = 2243.8, overlap = 2.25
PHY-3002 : Step(461): len = 2426.1, overlap = 1.5
PHY-3002 : Step(462): len = 2445.1, overlap = 1.25
PHY-3002 : Step(463): len = 2461.9, overlap = 1
PHY-3002 : Step(464): len = 2502.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045652s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (136.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(465): len = 4473.1, overlap = 1
PHY-3002 : Step(466): len = 3824.7, overlap = 1.75
PHY-3002 : Step(467): len = 3394.2, overlap = 2.75
PHY-3002 : Step(468): len = 3182, overlap = 3.25
PHY-3002 : Step(469): len = 3077.7, overlap = 3.25
PHY-3002 : Step(470): len = 3036.6, overlap = 3.25
PHY-3002 : Step(471): len = 2981.2, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000281786
PHY-3002 : Step(472): len = 2963.4, overlap = 3.25
PHY-3002 : Step(473): len = 2963.4, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000563572
PHY-3002 : Step(474): len = 2977.2, overlap = 3
PHY-3002 : Step(475): len = 2977.2, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.0%)

PHY-3001 : Legalized: Len = 4105.3, Over = 0
PHY-3001 : Final: Len = 4105.3, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 6000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

RUN-1003 : finish command "place" in  3.814238s wall, 5.562500s user + 2.328125s system = 7.890625s CPU (206.9%)

RUN-1004 : used memory is 374 MB, reserved memory is 395 MB, peak memory is 745 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 105 instances
RUN-1001 : 48 mslices, 49 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 235 nets
RUN-1001 : 141 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 6000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023757s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (197.3%)

PHY-1001 : End global routing;  0.121872s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (128.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.156635s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 17912, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.171234s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (136.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17920
PHY-1001 : End DR Iter 1; 0.009155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.028921s wall, 1.859375s user + 0.312500s system = 2.171875s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.273871s wall, 2.156250s user + 0.328125s system = 2.484375s CPU (109.3%)

RUN-1004 : used memory is 427 MB, reserved memory is 454 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  145   out of  19600    0.74%
#reg                   84   out of  19600    0.43%
#le                   189
  #lut only           105   out of    189   55.56%
  #reg only            44   out of    189   23.28%
  #lut&reg             40   out of    189   21.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 105
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 235, pip num: 1515
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 246 valid insts, and 4764 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.255505s wall, 4.421875s user + 0.031250s system = 4.453125s CPU (354.7%)

RUN-1004 : used memory is 431 MB, reserved memory is 456 MB, peak memory is 768 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.141294s wall, 2.125000s user + 0.031250s system = 2.156250s CPU (100.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 507 MB, peak memory is 768 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.566470s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 501 MB, reserved memory is 522 MB, peak memory is 768 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.295598s wall, 2.546875s user + 0.171875s system = 2.718750s CPU (29.2%)

RUN-1004 : used memory is 446 MB, reserved memory is 465 MB, peak memory is 768 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 108 instances.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1032 : 199/230 useful/useless nets, 138/72 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 114 better
SYN-1014 : Optimize round 3
SYN-1032 : 180/0 useful/useless nets, 119/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 179/0 useful/useless nets, 118/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           99
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 80
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |80     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 4 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 197/0 useful/useless nets, 137/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 250/0 useful/useless nets, 190/0 useful/useless insts
SYN-2501 : Optimize round 1, 63 better
SYN-2501 : Optimize round 2
SYN-1032 : 250/0 useful/useless nets, 190/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 379/0 useful/useless nets, 319/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 32 (3.16), #lev = 3 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 92 instances into 35 LUTs, name keeping = 54%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 315/0 useful/useless nets, 255/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 80 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 66 adder to BLE ...
SYN-4008 : Packed 66 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 33 LUT to BLE ...
SYN-4008 : Packed 33 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 28 SEQ (243 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 6 single LUT's are left
SYN-4006 : 42 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 75/136 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  141   out of  19600    0.72%
#reg                   80   out of  19600    0.41%
#le                   183
  #lut only           103   out of    183   56.28%
  #reg only            42   out of    183   22.95%
  #lut&reg             38   out of    183   20.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |183   |141   |80    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 102 instances
RUN-1001 : 47 mslices, 47 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 228 nets
RUN-1001 : 137 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 100 instances, 94 slices, 11 macros(54 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 690, tnet num: 226, tinst num: 100, tnode num: 886, tedge num: 1180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 92 clock pins, and constraint 196 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022669s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (137.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65745
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(476): len = 46234.1, overlap = 0
PHY-3002 : Step(477): len = 34840.1, overlap = 0
PHY-3002 : Step(478): len = 28712.9, overlap = 0
PHY-3002 : Step(479): len = 24548.3, overlap = 0
PHY-3002 : Step(480): len = 19781.9, overlap = 0
PHY-3002 : Step(481): len = 16223.7, overlap = 0
PHY-3002 : Step(482): len = 13785.7, overlap = 0
PHY-3002 : Step(483): len = 12087.1, overlap = 0
PHY-3002 : Step(484): len = 10220.1, overlap = 0
PHY-3002 : Step(485): len = 7838.3, overlap = 0
PHY-3002 : Step(486): len = 6910.8, overlap = 0
PHY-3002 : Step(487): len = 5954.8, overlap = 0
PHY-3002 : Step(488): len = 5464.3, overlap = 0
PHY-3002 : Step(489): len = 5263.9, overlap = 0
PHY-3002 : Step(490): len = 4872, overlap = 0
PHY-3002 : Step(491): len = 4403.3, overlap = 0
PHY-3002 : Step(492): len = 3839.7, overlap = 0
PHY-3002 : Step(493): len = 3561, overlap = 0
PHY-3002 : Step(494): len = 3495.3, overlap = 0
PHY-3002 : Step(495): len = 3514.2, overlap = 0
PHY-3002 : Step(496): len = 3166.3, overlap = 0
PHY-3002 : Step(497): len = 3124.9, overlap = 0
PHY-3002 : Step(498): len = 2982.8, overlap = 0
PHY-3002 : Step(499): len = 2827.9, overlap = 0
PHY-3002 : Step(500): len = 2823.1, overlap = 0
PHY-3002 : Step(501): len = 2712.8, overlap = 0
PHY-3002 : Step(502): len = 2712.8, overlap = 0
PHY-3002 : Step(503): len = 2676.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004971s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (314.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(504): len = 2628.7, overlap = 0
PHY-3002 : Step(505): len = 2628.7, overlap = 0
PHY-3002 : Step(506): len = 2608.4, overlap = 0
PHY-3002 : Step(507): len = 2613.7, overlap = 0
PHY-3002 : Step(508): len = 2613.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.97417e-05
PHY-3002 : Step(509): len = 2738.8, overlap = 1
PHY-3002 : Step(510): len = 2778, overlap = 1
PHY-3002 : Step(511): len = 2829.3, overlap = 1.25
PHY-3002 : Step(512): len = 2964.7, overlap = 1.25
PHY-3002 : Step(513): len = 3139.6, overlap = 1.25
PHY-3002 : Step(514): len = 3004.1, overlap = 1.25
PHY-3002 : Step(515): len = 3013, overlap = 1.25
PHY-3002 : Step(516): len = 3001.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000199483
PHY-3002 : Step(517): len = 2957.6, overlap = 1.5
PHY-3002 : Step(518): len = 2990.6, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000398967
PHY-3002 : Step(519): len = 3045.7, overlap = 1.25
PHY-3002 : Step(520): len = 3102.7, overlap = 1
PHY-3002 : Step(521): len = 3097.8, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050066s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (218.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(522): len = 5008.1, overlap = 0.5
PHY-3002 : Step(523): len = 4374.8, overlap = 1
PHY-3002 : Step(524): len = 4030.8, overlap = 2
PHY-3002 : Step(525): len = 3730.9, overlap = 2.25
PHY-3002 : Step(526): len = 3696.6, overlap = 2.75
PHY-3002 : Step(527): len = 3646.2, overlap = 3
PHY-3002 : Step(528): len = 3638.3, overlap = 3
PHY-3002 : Step(529): len = 3591.8, overlap = 2.5
PHY-3002 : Step(530): len = 3602.2, overlap = 2.75
PHY-3002 : Step(531): len = 3607.3, overlap = 3
PHY-3002 : Step(532): len = 3604.2, overlap = 3
PHY-3002 : Step(533): len = 3604.2, overlap = 3
PHY-3002 : Step(534): len = 3591.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.4%)

PHY-3001 : Legalized: Len = 4513.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 4545.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5680, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035591s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (87.8%)

RUN-1003 : finish command "place" in  2.967100s wall, 3.953125s user + 1.812500s system = 5.765625s CPU (194.3%)

RUN-1004 : used memory is 442 MB, reserved memory is 466 MB, peak memory is 768 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 88 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 102 instances
RUN-1001 : 47 mslices, 47 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 228 nets
RUN-1001 : 137 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5680, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029420s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.2%)

PHY-1001 : End global routing;  0.120259s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.262584s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (107.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 17376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.164334s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (180.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17392
PHY-1001 : End DR Iter 2; 0.007403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.037359s wall, 1.906250s user + 0.281250s system = 2.187500s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.279998s wall, 2.171875s user + 0.281250s system = 2.453125s CPU (107.6%)

RUN-1004 : used memory is 471 MB, reserved memory is 496 MB, peak memory is 803 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  141   out of  19600    0.72%
#reg                   80   out of  19600    0.41%
#le                   183
  #lut only           103   out of    183   56.28%
  #reg only            42   out of    183   22.95%
  #lut&reg             38   out of    183   20.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 102
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 228, pip num: 1451
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 251 valid insts, and 4563 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.244129s wall, 4.140625s user + 0.109375s system = 4.250000s CPU (341.6%)

RUN-1004 : used memory is 472 MB, reserved memory is 496 MB, peak memory is 803 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.144359s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (101.3%)

RUN-1004 : used memory is 516 MB, reserved memory is 542 MB, peak memory is 803 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.762339s wall, 0.437500s user + 0.140625s system = 0.578125s CPU (8.5%)

RUN-1004 : used memory is 545 MB, reserved memory is 572 MB, peak memory is 803 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.519781s wall, 2.765625s user + 0.250000s system = 3.015625s CPU (31.7%)

RUN-1004 : used memory is 410 MB, reserved memory is 432 MB, peak memory is 803 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/0 useful/useless nets, 342/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 103 instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 196/241 useful/useless nets, 135/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 100 better
SYN-1014 : Optimize round 3
SYN-1032 : 183/0 useful/useless nets, 122/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 182/0 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          102
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 84
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |84     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 205/0 useful/useless nets, 145/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 256/0 useful/useless nets, 196/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 256/0 useful/useless nets, 196/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 387/0 useful/useless nets, 327/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 34 (3.06), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 94 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 323/0 useful/useless nets, 263/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 84 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 11 SEQ to BLE.
SYN-4003 : Packing 72 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (72 nodes)...
SYN-4004 : #1: Packed 28 SEQ (267 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 79/141 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  145   out of  19600    0.74%
#reg                   84   out of  19600    0.43%
#le                   189
  #lut only           105   out of    189   55.56%
  #reg only            44   out of    189   23.28%
  #lut&reg             40   out of    189   21.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |189   |145   |84    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 12 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 105 instances
RUN-1001 : 48 mslices, 49 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 235 nets
RUN-1001 : 141 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 103 instances, 97 slices, 11 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 718, tnet num: 233, tinst num: 103, tnode num: 928, tedge num: 1226.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 98 clock pins, and constraint 210 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023650s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (132.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65234.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(535): len = 40603.5, overlap = 0
PHY-3002 : Step(536): len = 30222.3, overlap = 0
PHY-3002 : Step(537): len = 21793.6, overlap = 0
PHY-3002 : Step(538): len = 17508, overlap = 0
PHY-3002 : Step(539): len = 13753.9, overlap = 0
PHY-3002 : Step(540): len = 12037.7, overlap = 0
PHY-3002 : Step(541): len = 10645.5, overlap = 0
PHY-3002 : Step(542): len = 9174.6, overlap = 0
PHY-3002 : Step(543): len = 7961.8, overlap = 0
PHY-3002 : Step(544): len = 6643.9, overlap = 0
PHY-3002 : Step(545): len = 5945, overlap = 0
PHY-3002 : Step(546): len = 5346.5, overlap = 0
PHY-3002 : Step(547): len = 4925.9, overlap = 0
PHY-3002 : Step(548): len = 4400.5, overlap = 0
PHY-3002 : Step(549): len = 4009.5, overlap = 0
PHY-3002 : Step(550): len = 3563.2, overlap = 0
PHY-3002 : Step(551): len = 3419.4, overlap = 0
PHY-3002 : Step(552): len = 3178.2, overlap = 0
PHY-3002 : Step(553): len = 2986.8, overlap = 0
PHY-3002 : Step(554): len = 2983.4, overlap = 0
PHY-3002 : Step(555): len = 2779.5, overlap = 0
PHY-3002 : Step(556): len = 2656.9, overlap = 0
PHY-3002 : Step(557): len = 2596.2, overlap = 0
PHY-3002 : Step(558): len = 2495.1, overlap = 0
PHY-3002 : Step(559): len = 2469.8, overlap = 0
PHY-3002 : Step(560): len = 2394.8, overlap = 0
PHY-3002 : Step(561): len = 2417.1, overlap = 0
PHY-3002 : Step(562): len = 2248.9, overlap = 0
PHY-3002 : Step(563): len = 2221.9, overlap = 0
PHY-3002 : Step(564): len = 2071.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005402s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(565): len = 2020.4, overlap = 2
PHY-3002 : Step(566): len = 2020.4, overlap = 2
PHY-3002 : Step(567): len = 1990.8, overlap = 2
PHY-3002 : Step(568): len = 1990.8, overlap = 2
PHY-3002 : Step(569): len = 1972.6, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.90436e-06
PHY-3002 : Step(570): len = 1975.3, overlap = 7.75
PHY-3002 : Step(571): len = 1975.3, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015887s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (196.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0027036
PHY-3002 : Step(572): len = 7636.8, overlap = 0.5
PHY-3002 : Step(573): len = 7774.7, overlap = 0
PHY-3002 : Step(574): len = 6960.9, overlap = 0.75
PHY-3002 : Step(575): len = 6994.1, overlap = 0.75
PHY-3002 : Step(576): len = 6598.4, overlap = 1
PHY-3002 : Step(577): len = 6625, overlap = 0.5
PHY-3002 : Step(578): len = 6419.6, overlap = 1.25
PHY-3002 : Step(579): len = 6405.2, overlap = 0.75
PHY-3002 : Step(580): len = 6044.6, overlap = 1.5
PHY-3002 : Step(581): len = 6070.4, overlap = 1.75
PHY-3002 : Step(582): len = 6070.3, overlap = 2
PHY-3002 : Step(583): len = 6138.9, overlap = 1.75
PHY-3002 : Step(584): len = 6129.6, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (212.3%)

PHY-3001 : Legalized: Len = 6581.2, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 6641.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8432, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 8480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026326s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (118.7%)

RUN-1003 : finish command "place" in  2.337732s wall, 3.265625s user + 1.468750s system = 4.734375s CPU (202.5%)

RUN-1004 : used memory is 417 MB, reserved memory is 447 MB, peak memory is 803 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 76
PHY-1001 : Pin misalignment score is improved from 76 to 76
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 105 instances
RUN-1001 : 48 mslices, 49 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 235 nets
RUN-1001 : 141 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8432, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 8480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027901s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (224.0%)

PHY-1001 : End global routing;  0.119721s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (130.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.162292s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 19232, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.210972s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (162.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 19264, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19264
PHY-1001 : End DR Iter 2; 0.007583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.020411s wall, 1.765625s user + 0.437500s system = 2.203125s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.262849s wall, 2.015625s user + 0.468750s system = 2.484375s CPU (109.8%)

RUN-1004 : used memory is 454 MB, reserved memory is 487 MB, peak memory is 803 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  145   out of  19600    0.74%
#reg                   84   out of  19600    0.43%
#le                   189
  #lut only           105   out of    189   55.56%
  #reg only            44   out of    189   23.28%
  #lut&reg             40   out of    189   21.16%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 105
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 235, pip num: 1608
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 209 valid insts, and 4913 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.165249s wall, 3.421875s user + 0.093750s system = 3.515625s CPU (301.7%)

RUN-1004 : used memory is 459 MB, reserved memory is 490 MB, peak memory is 803 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.131505s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (99.7%)

RUN-1004 : used memory is 515 MB, reserved memory is 544 MB, peak memory is 803 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.550644s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (4.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 568 MB, peak memory is 803 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.280427s wall, 2.578125s user + 0.109375s system = 2.687500s CPU (29.0%)

RUN-1004 : used memory is 479 MB, reserved memory is 509 MB, peak memory is 803 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/0 useful/useless nets, 342/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 110 instances.
SYN-1015 : Optimize round 1, 265 better
SYN-1014 : Optimize round 2
SYN-1032 : 197/233 useful/useless nets, 136/68 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 106 better
SYN-1014 : Optimize round 3
SYN-1032 : 178/0 useful/useless nets, 117/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 177/0 useful/useless nets, 116/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           97
  #and                  8
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 80
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |17     |80     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 248/0 useful/useless nets, 188/0 useful/useless insts
SYN-2501 : Optimize round 1, 62 better
SYN-2501 : Optimize round 2
SYN-1032 : 248/0 useful/useless nets, 188/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 377/0 useful/useless nets, 317/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.16), #lev = 3 (1.86)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 90 instances into 34 LUTs, name keeping = 52%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 314/0 useful/useless nets, 254/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 80 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 66 adder to BLE ...
SYN-4008 : Packed 66 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 32 LUT to BLE ...
SYN-4008 : Packed 32 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 28 SEQ (238 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 42 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 74/135 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  140   out of  19600    0.71%
#reg                   80   out of  19600    0.41%
#le                   182
  #lut only           102   out of    182   56.04%
  #reg only            42   out of    182   23.08%
  #lut&reg             38   out of    182   20.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |182   |140   |80    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 101 instances
RUN-1001 : 47 mslices, 46 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 227 nets
RUN-1001 : 138 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 99 instances, 93 slices, 11 macros(54 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 685, tnet num: 225, tinst num: 99, tnode num: 880, tedge num: 1174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 90 clock pins, and constraint 195 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021573s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 74312.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(585): len = 43121.3, overlap = 0
PHY-3002 : Step(586): len = 32848.8, overlap = 0
PHY-3002 : Step(587): len = 25384.3, overlap = 0
PHY-3002 : Step(588): len = 21199.4, overlap = 0
PHY-3002 : Step(589): len = 16727.3, overlap = 0
PHY-3002 : Step(590): len = 13291.6, overlap = 0
PHY-3002 : Step(591): len = 11657.4, overlap = 0
PHY-3002 : Step(592): len = 9686.8, overlap = 0
PHY-3002 : Step(593): len = 7617.9, overlap = 0
PHY-3002 : Step(594): len = 6746.3, overlap = 0
PHY-3002 : Step(595): len = 5934.7, overlap = 0
PHY-3002 : Step(596): len = 5458.3, overlap = 0
PHY-3002 : Step(597): len = 5313.8, overlap = 0
PHY-3002 : Step(598): len = 4757.1, overlap = 0
PHY-3002 : Step(599): len = 4146.5, overlap = 0
PHY-3002 : Step(600): len = 3710, overlap = 0
PHY-3002 : Step(601): len = 3370.5, overlap = 0
PHY-3002 : Step(602): len = 3300.7, overlap = 0
PHY-3002 : Step(603): len = 3009.7, overlap = 0
PHY-3002 : Step(604): len = 3013.8, overlap = 0
PHY-3002 : Step(605): len = 2955.9, overlap = 0
PHY-3002 : Step(606): len = 2783.2, overlap = 0
PHY-3002 : Step(607): len = 2817.7, overlap = 0
PHY-3002 : Step(608): len = 2647.5, overlap = 0
PHY-3002 : Step(609): len = 2647.5, overlap = 0
PHY-3002 : Step(610): len = 2569.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(611): len = 2561.7, overlap = 0.25
PHY-3002 : Step(612): len = 2561.7, overlap = 0.25
PHY-3002 : Step(613): len = 2490.8, overlap = 0.25
PHY-3002 : Step(614): len = 2490.8, overlap = 0.25
PHY-3002 : Step(615): len = 2485.6, overlap = 1
PHY-3002 : Step(616): len = 2485.6, overlap = 1
PHY-3002 : Step(617): len = 2450.5, overlap = 1
PHY-3002 : Step(618): len = 2449.5, overlap = 1
PHY-3002 : Step(619): len = 2449.5, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18548e-05
PHY-3002 : Step(620): len = 2453.5, overlap = 3.25
PHY-3002 : Step(621): len = 2490.5, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.37097e-05
PHY-3002 : Step(622): len = 2511.6, overlap = 2.75
PHY-3002 : Step(623): len = 2595.5, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.74194e-05
PHY-3002 : Step(624): len = 2782.7, overlap = 2.75
PHY-3002 : Step(625): len = 3060.5, overlap = 2.75
PHY-3002 : Step(626): len = 3113.1, overlap = 3.75
PHY-3002 : Step(627): len = 3125, overlap = 3.25
PHY-3002 : Step(628): len = 3126.7, overlap = 3.25
PHY-3002 : Step(629): len = 3068.2, overlap = 3.25
PHY-3002 : Step(630): len = 3062.3, overlap = 3
PHY-3002 : Step(631): len = 2976.4, overlap = 3.5
PHY-3002 : Step(632): len = 2955.6, overlap = 3.75
PHY-3002 : Step(633): len = 2866.7, overlap = 4
PHY-3002 : Step(634): len = 2815.4, overlap = 4
PHY-3002 : Step(635): len = 2776.3, overlap = 3.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000174839
PHY-3002 : Step(636): len = 2808.9, overlap = 3.5
PHY-3002 : Step(637): len = 2808.9, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000349677
PHY-3002 : Step(638): len = 2909.7, overlap = 2.5
PHY-3002 : Step(639): len = 2973.8, overlap = 1.75
PHY-3002 : Step(640): len = 3035.7, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048247s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (194.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(641): len = 4778, overlap = 1
PHY-3002 : Step(642): len = 4228.7, overlap = 0.75
PHY-3002 : Step(643): len = 3842.4, overlap = 2.25
PHY-3002 : Step(644): len = 3521.7, overlap = 2.5
PHY-3002 : Step(645): len = 3414.7, overlap = 3
PHY-3002 : Step(646): len = 3336.4, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00265268
PHY-3002 : Step(647): len = 3330, overlap = 2.75
PHY-3002 : Step(648): len = 3328.5, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00530536
PHY-3002 : Step(649): len = 3301.3, overlap = 2.5
PHY-3002 : Step(650): len = 3301.3, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007597s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.7%)

PHY-3001 : Legalized: Len = 4366, Over = 0
PHY-3001 : Final: Len = 4366, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024500s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (318.9%)

RUN-1003 : finish command "place" in  3.108496s wall, 4.515625s user + 2.031250s system = 6.546875s CPU (210.6%)

RUN-1004 : used memory is 481 MB, reserved memory is 510 MB, peak memory is 803 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 88 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 77
PHY-1001 : Pin misalignment score is improved from 77 to 77
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 101 instances
RUN-1001 : 47 mslices, 46 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 227 nets
RUN-1001 : 138 nets have 2 pins
RUN-1001 : 70 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022450s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.6%)

PHY-1001 : End global routing;  0.112258s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163971s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 77% nets.
PHY-1002 : len = 16336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16336
PHY-1001 : End Routed; 0.135658s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (126.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.880220s wall, 1.718750s user + 0.250000s system = 1.968750s CPU (104.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.121357s wall, 1.984375s user + 0.250000s system = 2.234375s CPU (105.3%)

RUN-1004 : used memory is 492 MB, reserved memory is 521 MB, peak memory is 830 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  140   out of  19600    0.71%
#reg                   80   out of  19600    0.41%
#le                   182
  #lut only           102   out of    182   56.04%
  #reg only            42   out of    182   23.08%
  #lut&reg             38   out of    182   20.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 101
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 227, pip num: 1438
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 218 valid insts, and 4516 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.334992s wall, 3.750000s user + 0.093750s system = 3.843750s CPU (287.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 521 MB, peak memory is 830 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.149681s wall, 2.093750s user + 0.062500s system = 2.156250s CPU (100.3%)

RUN-1004 : used memory is 529 MB, reserved memory is 565 MB, peak memory is 830 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.578529s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 596 MB, peak memory is 830 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.312266s wall, 2.609375s user + 0.156250s system = 2.765625s CPU (29.7%)

RUN-1004 : used memory is 500 MB, reserved memory is 536 MB, peak memory is 830 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 403/0 useful/useless nets, 342/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 52 distributor mux.
SYN-1016 : Merged 106 instances.
SYN-1015 : Optimize round 1, 259 better
SYN-1014 : Optimize round 2
SYN-1032 : 198/230 useful/useless nets, 137/66 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 104 better
SYN-1014 : Optimize round 3
SYN-1032 : 179/0 useful/useless nets, 118/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 178/0 useful/useless nets, 117/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           96
  #and                  7
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 80
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |16     |80     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 248/0 useful/useless nets, 188/0 useful/useless insts
SYN-2501 : Optimize round 1, 62 better
SYN-2501 : Optimize round 2
SYN-1032 : 248/0 useful/useless nets, 188/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 377/0 useful/useless nets, 317/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 32 (3.19), #lev = 3 (1.86)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 90 instances into 35 LUTs, name keeping = 51%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 315/0 useful/useless nets, 255/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 80 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 66 adder to BLE ...
SYN-4008 : Packed 66 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 33 LUT to BLE ...
SYN-4008 : Packed 33 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 28 SEQ (238 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 6 single LUT's are left
SYN-4006 : 42 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 75/136 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  141   out of  19600    0.72%
#reg                   80   out of  19600    0.41%
#le                   183
  #lut only           103   out of    183   56.28%
  #reg only            42   out of    183   22.95%
  #lut&reg             38   out of    183   20.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |183   |141   |80    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 101 instances
RUN-1001 : 47 mslices, 46 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 228 nets
RUN-1001 : 138 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 99 instances, 93 slices, 11 macros(54 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 690, tnet num: 226, tinst num: 99, tnode num: 885, tedge num: 1181.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 90 clock pins, and constraint 195 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021646s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (288.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66187
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(651): len = 44393.7, overlap = 0
PHY-3002 : Step(652): len = 33632.4, overlap = 0
PHY-3002 : Step(653): len = 26999.3, overlap = 0
PHY-3002 : Step(654): len = 22152.3, overlap = 0
PHY-3002 : Step(655): len = 17420.8, overlap = 0
PHY-3002 : Step(656): len = 13817.6, overlap = 0
PHY-3002 : Step(657): len = 11204, overlap = 0
PHY-3002 : Step(658): len = 9878.5, overlap = 0
PHY-3002 : Step(659): len = 8607.6, overlap = 0
PHY-3002 : Step(660): len = 7352.7, overlap = 0
PHY-3002 : Step(661): len = 6395.4, overlap = 0
PHY-3002 : Step(662): len = 5707.6, overlap = 0
PHY-3002 : Step(663): len = 5292.8, overlap = 0
PHY-3002 : Step(664): len = 4888.3, overlap = 0
PHY-3002 : Step(665): len = 4729.5, overlap = 0
PHY-3002 : Step(666): len = 4374.4, overlap = 0
PHY-3002 : Step(667): len = 4120.7, overlap = 0
PHY-3002 : Step(668): len = 3863.5, overlap = 0
PHY-3002 : Step(669): len = 3572.6, overlap = 0
PHY-3002 : Step(670): len = 3342.8, overlap = 0
PHY-3002 : Step(671): len = 3108.5, overlap = 0
PHY-3002 : Step(672): len = 2998.7, overlap = 0
PHY-3002 : Step(673): len = 2885.4, overlap = 0
PHY-3002 : Step(674): len = 2885.4, overlap = 0
PHY-3002 : Step(675): len = 2806.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(676): len = 2776.5, overlap = 0
PHY-3002 : Step(677): len = 2767.1, overlap = 0
PHY-3002 : Step(678): len = 2665.6, overlap = 0
PHY-3002 : Step(679): len = 2688, overlap = 0
PHY-3002 : Step(680): len = 2560.3, overlap = 0
PHY-3002 : Step(681): len = 2541.7, overlap = 0
PHY-3002 : Step(682): len = 2458.4, overlap = 0
PHY-3002 : Step(683): len = 2402.5, overlap = 0
PHY-3002 : Step(684): len = 2402.5, overlap = 0
PHY-3002 : Step(685): len = 2373.9, overlap = 0
PHY-3002 : Step(686): len = 2373.9, overlap = 0
PHY-3002 : Step(687): len = 2371, overlap = 0
PHY-3002 : Step(688): len = 2371, overlap = 0
PHY-3002 : Step(689): len = 2349.6, overlap = 0
PHY-3002 : Step(690): len = 2349.6, overlap = 0
PHY-3002 : Step(691): len = 2344.4, overlap = 0
PHY-3002 : Step(692): len = 2343.4, overlap = 0
PHY-3002 : Step(693): len = 2343.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.00695e-05
PHY-3002 : Step(694): len = 2331.9, overlap = 3.25
PHY-3002 : Step(695): len = 2331.9, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.0139e-05
PHY-3002 : Step(696): len = 2374.5, overlap = 3
PHY-3002 : Step(697): len = 2414, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.0278e-05
PHY-3002 : Step(698): len = 2444.5, overlap = 2.75
PHY-3002 : Step(699): len = 2567.5, overlap = 1.75
PHY-3002 : Step(700): len = 2731.9, overlap = 0.75
PHY-3002 : Step(701): len = 2853.7, overlap = 0.5
PHY-3002 : Step(702): len = 2920.9, overlap = 0.75
PHY-3002 : Step(703): len = 2916, overlap = 0.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000160556
PHY-3002 : Step(704): len = 2910.7, overlap = 0.5
PHY-3002 : Step(705): len = 2919.4, overlap = 0.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000321112
PHY-3002 : Step(706): len = 3055.9, overlap = 0.5
PHY-3002 : Step(707): len = 3117.4, overlap = 0.5
PHY-3002 : Step(708): len = 3136.3, overlap = 0.25
PHY-3002 : Step(709): len = 3168.8, overlap = 0.75
PHY-3002 : Step(710): len = 3192.8, overlap = 1
PHY-3002 : Step(711): len = 3144.4, overlap = 0.5
PHY-3002 : Step(712): len = 3147.4, overlap = 0.5
PHY-3002 : Step(713): len = 3062.7, overlap = 0.75
PHY-3002 : Step(714): len = 2967.4, overlap = 1.5
PHY-3002 : Step(715): len = 2956.5, overlap = 1.5
PHY-3002 : Step(716): len = 2968.4, overlap = 1.25
PHY-3002 : Step(717): len = 2984.2, overlap = 1
PHY-3002 : Step(718): len = 3018.3, overlap = 1.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000642224
PHY-3002 : Step(719): len = 3023, overlap = 1.75
PHY-3002 : Step(720): len = 3029.9, overlap = 1.75
PHY-3002 : Step(721): len = 3064.8, overlap = 1.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00128445
PHY-3002 : Step(722): len = 3140.5, overlap = 1.25
PHY-3002 : Step(723): len = 3165.8, overlap = 1.25
PHY-3002 : Step(724): len = 3195.4, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038990s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (160.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(725): len = 4553.2, overlap = 0.25
PHY-3002 : Step(726): len = 4007, overlap = 0.75
PHY-3002 : Step(727): len = 3606.7, overlap = 0.5
PHY-3002 : Step(728): len = 3435.3, overlap = 2.25
PHY-3002 : Step(729): len = 3311.1, overlap = 2.25
PHY-3002 : Step(730): len = 3292, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00157268
PHY-3002 : Step(731): len = 3234.9, overlap = 2.5
PHY-3002 : Step(732): len = 3244.8, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00314536
PHY-3002 : Step(733): len = 3248.4, overlap = 2.75
PHY-3002 : Step(734): len = 3260.1, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007787s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.7%)

PHY-3001 : Legalized: Len = 4100, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 4096, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5344, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5472, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030356s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (205.9%)

RUN-1003 : finish command "place" in  3.895261s wall, 5.781250s user + 2.890625s system = 8.671875s CPU (222.6%)

RUN-1004 : used memory is 502 MB, reserved memory is 537 MB, peak memory is 830 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 88 to 79
PHY-1001 : Pin misalignment score is improved from 79 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 78
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 101 instances
RUN-1001 : 47 mslices, 46 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 228 nets
RUN-1001 : 138 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5344, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5472, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029357s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.2%)

PHY-1001 : End global routing;  0.122827s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.174615s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 15456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.131575s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (237.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15464
PHY-1001 : End DR Iter 1; 0.007193s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (651.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.920076s wall, 1.765625s user + 0.390625s system = 2.156250s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.173675s wall, 2.015625s user + 0.390625s system = 2.406250s CPU (110.7%)

RUN-1004 : used memory is 515 MB, reserved memory is 550 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  141   out of  19600    0.72%
#reg                   80   out of  19600    0.41%
#le                   183
  #lut only           103   out of    183   56.28%
  #reg only            42   out of    183   22.95%
  #lut&reg             38   out of    183   20.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 101
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 228, pip num: 1442
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 219 valid insts, and 4543 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.115444s wall, 3.828125s user + 0.046875s system = 3.875000s CPU (347.4%)

RUN-1004 : used memory is 515 MB, reserved memory is 550 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.184195s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (99.4%)

RUN-1004 : used memory is 550 MB, reserved memory is 587 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.744373s wall, 0.453125s user + 0.156250s system = 0.609375s CPU (9.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 617 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.543708s wall, 2.765625s user + 0.234375s system = 3.000000s CPU (31.4%)

RUN-1004 : used memory is 460 MB, reserved memory is 492 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-5007 WARNING: literal value truncated to fit in 8 bits in servoCtrl.v(122)
HDL-5007 WARNING: literal value truncated to fit in 8 bits in servoCtrl.v(125)
HDL-5007 WARNING: literal value truncated to fit in 8 bits in servoCtrl.v(126)
HDL-5007 WARNING: literal value truncated to fit in 8 bits in servoCtrl.v(129)
HDL-5007 WARNING: literal value truncated to fit in 8 bits in servoCtrl.v(130)
HDL-1007 : analyze verilog file servoCtrl.v
HDL-8007 ERROR: syntax error near '\16'h5400' in servoCtrl.v(122)
HDL-8007 ERROR: syntax error near 'else' in servoCtrl.v(125)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in servoCtrl.v(125)
HDL-8007 ERROR: ignore module module due to previous errors in servoCtrl.v(138)
HDL-1007 : Verilog file 'servoCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 435/0 useful/useless nets, 366/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 52 distributor mux.
SYN-1016 : Merged 106 instances.
SYN-1015 : Optimize round 1, 267 better
SYN-1014 : Optimize round 2
SYN-1032 : 214/254 useful/useless nets, 145/66 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 104 better
SYN-1014 : Optimize round 3
SYN-1032 : 195/0 useful/useless nets, 126/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 194/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          104
  #and                  7
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 88
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |16     |88     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 210/0 useful/useless nets, 142/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 264/0 useful/useless nets, 196/0 useful/useless insts
SYN-2501 : Optimize round 1, 62 better
SYN-2501 : Optimize round 2
SYN-1032 : 264/0 useful/useless nets, 196/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 433/0 useful/useless nets, 365/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 32 (3.19), #lev = 3 (1.86)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 90 instances into 35 LUTs, name keeping = 51%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 371/0 useful/useless nets, 303/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 88 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 33 LUT to BLE ...
SYN-4008 : Packed 33 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 78 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (78 nodes)...
SYN-4004 : #1: Packed 27 SEQ (242 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 51 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 84/163 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  177   out of  19600    0.90%
#reg                   88   out of  19600    0.45%
#le                   228
  #lut only           140   out of    228   61.40%
  #reg only            51   out of    228   22.37%
  #lut&reg             37   out of    228   16.23%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |228   |177   |88    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 12 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 123 instances
RUN-1001 : 57 mslices, 58 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 262 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 121 instances, 115 slices, 11 macros(72 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 801, tnet num: 260, tinst num: 121, tnode num: 1015, tedge num: 1371.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 98 clock pins, and constraint 214 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030803s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (202.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70343.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(735): len = 46757, overlap = 0
PHY-3002 : Step(736): len = 31130.1, overlap = 0
PHY-3002 : Step(737): len = 23953.9, overlap = 0
PHY-3002 : Step(738): len = 18021.2, overlap = 0
PHY-3002 : Step(739): len = 15373.6, overlap = 0
PHY-3002 : Step(740): len = 13258.8, overlap = 0
PHY-3002 : Step(741): len = 10800.9, overlap = 0
PHY-3002 : Step(742): len = 9514.7, overlap = 0
PHY-3002 : Step(743): len = 8598.9, overlap = 0
PHY-3002 : Step(744): len = 7685.8, overlap = 0
PHY-3002 : Step(745): len = 7078.2, overlap = 0
PHY-3002 : Step(746): len = 6511.6, overlap = 0
PHY-3002 : Step(747): len = 6238.7, overlap = 0
PHY-3002 : Step(748): len = 6019.5, overlap = 0
PHY-3002 : Step(749): len = 5615.4, overlap = 0
PHY-3002 : Step(750): len = 5471.2, overlap = 0
PHY-3002 : Step(751): len = 5414.2, overlap = 0
PHY-3002 : Step(752): len = 5177.9, overlap = 0
PHY-3002 : Step(753): len = 5271.9, overlap = 0
PHY-3002 : Step(754): len = 5262.2, overlap = 0
PHY-3002 : Step(755): len = 4593.5, overlap = 0
PHY-3002 : Step(756): len = 4520.9, overlap = 0
PHY-3002 : Step(757): len = 4571.5, overlap = 0
PHY-3002 : Step(758): len = 4253.1, overlap = 0
PHY-3002 : Step(759): len = 4284.6, overlap = 0
PHY-3002 : Step(760): len = 4259, overlap = 0
PHY-3002 : Step(761): len = 3875.5, overlap = 0
PHY-3002 : Step(762): len = 3861.1, overlap = 0
PHY-3002 : Step(763): len = 3542.6, overlap = 0
PHY-3002 : Step(764): len = 3353.6, overlap = 0
PHY-3002 : Step(765): len = 3099, overlap = 0
PHY-3002 : Step(766): len = 2863.7, overlap = 0
PHY-3002 : Step(767): len = 2823.4, overlap = 0
PHY-3002 : Step(768): len = 2823.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005037s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (310.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(769): len = 2680.8, overlap = 0
PHY-3002 : Step(770): len = 2669.8, overlap = 0
PHY-3002 : Step(771): len = 2677.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75143e-05
PHY-3002 : Step(772): len = 2710.7, overlap = 2.75
PHY-3002 : Step(773): len = 2710.7, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.50286e-05
PHY-3002 : Step(774): len = 2903.2, overlap = 2.25
PHY-3002 : Step(775): len = 2971.6, overlap = 2.25
PHY-3002 : Step(776): len = 3016.1, overlap = 2.25
PHY-3002 : Step(777): len = 3166.4, overlap = 1.75
PHY-3002 : Step(778): len = 3379.9, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150057
PHY-3002 : Step(779): len = 3273.6, overlap = 1.25
PHY-3002 : Step(780): len = 3381.3, overlap = 1.25
PHY-3002 : Step(781): len = 3484.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046005s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (135.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0496408
PHY-3002 : Step(782): len = 6139.5, overlap = 0
PHY-3002 : Step(783): len = 5470.2, overlap = 0.5
PHY-3002 : Step(784): len = 5396.2, overlap = 0.5
PHY-3002 : Step(785): len = 5334.9, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5929.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 5963.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9560, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 9680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032206s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (97.0%)

RUN-1003 : finish command "place" in  2.435658s wall, 3.671875s user + 1.359375s system = 5.031250s CPU (206.6%)

RUN-1004 : used memory is 226 MB, reserved memory is 507 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 104 to 94
PHY-1001 : Pin misalignment score is improved from 94 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 93
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 123 instances
RUN-1001 : 57 mslices, 58 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 262 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9560, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 9680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028767s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (325.9%)

PHY-1001 : End global routing;  0.125164s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (162.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.127306s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 22336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22336
PHY-1001 : End Routed; 0.221254s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (141.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.203979s wall, 1.750000s user + 0.609375s system = 2.359375s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.465359s wall, 2.078125s user + 0.656250s system = 2.734375s CPU (110.9%)

RUN-1004 : used memory is 379 MB, reserved memory is 536 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  177   out of  19600    0.90%
#reg                   88   out of  19600    0.45%
#le                   228
  #lut only           140   out of    228   61.40%
  #reg only            51   out of    228   22.37%
  #lut&reg             37   out of    228   16.23%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 123
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 262, pip num: 1747
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 287 valid insts, and 5544 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.593111s wall, 5.078125s user + 0.109375s system = 5.187500s CPU (325.6%)

RUN-1004 : used memory is 392 MB, reserved memory is 539 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.211291s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (100.3%)

RUN-1004 : used memory is 461 MB, reserved memory is 593 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.708678s wall, 0.390625s user + 0.171875s system = 0.562500s CPU (8.4%)

RUN-1004 : used memory is 490 MB, reserved memory is 624 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.545408s wall, 2.765625s user + 0.265625s system = 3.031250s CPU (31.8%)

RUN-1004 : used memory is 427 MB, reserved memory is 559 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 435/0 useful/useless nets, 366/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 103 instances.
SYN-1015 : Optimize round 1, 260 better
SYN-1014 : Optimize round 2
SYN-1032 : 212/265 useful/useless nets, 143/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 100 better
SYN-1014 : Optimize round 3
SYN-1032 : 199/0 useful/useless nets, 130/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 198/0 useful/useless nets, 129/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          110
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 92
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |92     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 153/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 272/0 useful/useless nets, 204/0 useful/useless insts
SYN-2501 : Optimize round 1, 65 better
SYN-2501 : Optimize round 2
SYN-1032 : 272/0 useful/useless nets, 204/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 443/0 useful/useless nets, 375/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 34 (3.06), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 94 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 379/0 useful/useless nets, 311/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 92 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 11 SEQ to BLE.
SYN-4003 : Packing 80 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (80 nodes)...
SYN-4004 : #1: Packed 27 SEQ (271 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 53 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 88/168 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  181   out of  19600    0.92%
#reg                   92   out of  19600    0.47%
#le                   234
  #lut only           142   out of    234   60.68%
  #reg only            53   out of    234   22.65%
  #lut&reg             39   out of    234   16.67%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |234   |181   |92    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 15 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 127 instances
RUN-1001 : 60 mslices, 59 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 269 nets
RUN-1001 : 167 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 125 instances, 119 slices, 11 macros(73 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 829, tnet num: 267, tinst num: 125, tnode num: 1058, tedge num: 1416.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 267 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 106 clock pins, and constraint 229 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027545s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 71867.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(786): len = 49781, overlap = 0
PHY-3002 : Step(787): len = 35581.6, overlap = 0
PHY-3002 : Step(788): len = 28490.2, overlap = 0
PHY-3002 : Step(789): len = 21967.6, overlap = 0
PHY-3002 : Step(790): len = 18928, overlap = 0
PHY-3002 : Step(791): len = 16792.4, overlap = 0
PHY-3002 : Step(792): len = 14748.3, overlap = 0
PHY-3002 : Step(793): len = 12312.9, overlap = 0
PHY-3002 : Step(794): len = 10267.7, overlap = 0
PHY-3002 : Step(795): len = 8523.4, overlap = 0
PHY-3002 : Step(796): len = 7683.7, overlap = 0
PHY-3002 : Step(797): len = 7178.3, overlap = 0
PHY-3002 : Step(798): len = 6881.3, overlap = 0
PHY-3002 : Step(799): len = 6630, overlap = 0
PHY-3002 : Step(800): len = 6243.1, overlap = 0
PHY-3002 : Step(801): len = 6087.6, overlap = 0
PHY-3002 : Step(802): len = 5879.2, overlap = 0
PHY-3002 : Step(803): len = 5600.1, overlap = 0
PHY-3002 : Step(804): len = 5589.8, overlap = 0
PHY-3002 : Step(805): len = 5344.2, overlap = 0
PHY-3002 : Step(806): len = 5286.4, overlap = 0
PHY-3002 : Step(807): len = 5303.3, overlap = 0
PHY-3002 : Step(808): len = 4834.2, overlap = 0
PHY-3002 : Step(809): len = 4812.4, overlap = 0
PHY-3002 : Step(810): len = 4365.1, overlap = 0
PHY-3002 : Step(811): len = 4142.4, overlap = 0
PHY-3002 : Step(812): len = 4007.6, overlap = 0
PHY-3002 : Step(813): len = 3955.7, overlap = 0
PHY-3002 : Step(814): len = 3745.4, overlap = 0
PHY-3002 : Step(815): len = 3586.1, overlap = 0
PHY-3002 : Step(816): len = 3531.1, overlap = 0
PHY-3002 : Step(817): len = 3301.8, overlap = 0
PHY-3002 : Step(818): len = 3145.5, overlap = 0
PHY-3002 : Step(819): len = 3115.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005338s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(820): len = 3021.3, overlap = 0
PHY-3002 : Step(821): len = 2988.6, overlap = 0
PHY-3002 : Step(822): len = 2988.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71788e-05
PHY-3002 : Step(823): len = 3095.6, overlap = 2
PHY-3002 : Step(824): len = 3113.4, overlap = 2
PHY-3002 : Step(825): len = 3117.4, overlap = 2
PHY-3002 : Step(826): len = 3134.6, overlap = 2
PHY-3002 : Step(827): len = 3303.7, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43577e-05
PHY-3002 : Step(828): len = 3278.4, overlap = 2.5
PHY-3002 : Step(829): len = 3304.5, overlap = 2.25
PHY-3002 : Step(830): len = 3486.7, overlap = 1.75
PHY-3002 : Step(831): len = 3566.3, overlap = 1.75
PHY-3002 : Step(832): len = 3464.8, overlap = 1.75
PHY-3002 : Step(833): len = 3443.2, overlap = 1.75
PHY-3002 : Step(834): len = 3446.4, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148715
PHY-3002 : Step(835): len = 3429.2, overlap = 1.75
PHY-3002 : Step(836): len = 3443.4, overlap = 1.75
PHY-3002 : Step(837): len = 3480.1, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041408s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (301.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25308
PHY-3002 : Step(838): len = 6533.7, overlap = 0.25
PHY-3002 : Step(839): len = 6366.6, overlap = 0.25
PHY-3002 : Step(840): len = 6348.4, overlap = 0.25
PHY-3002 : Step(841): len = 6334.6, overlap = 0.25
PHY-3002 : Step(842): len = 6316.1, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007914s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (394.9%)

PHY-3001 : Legalized: Len = 6709.6, Over = 0
PHY-3001 : Final: Len = 6709.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10784, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 10944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024790s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (189.1%)

RUN-1003 : finish command "place" in  2.709322s wall, 4.109375s user + 1.812500s system = 5.921875s CPU (218.6%)

RUN-1004 : used memory is 432 MB, reserved memory is 560 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 106 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 94
PHY-1001 : Pin misalignment score is improved from 94 to 94
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 127 instances
RUN-1001 : 60 mslices, 59 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 269 nets
RUN-1001 : 167 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10784, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 10944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024175s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (193.9%)

PHY-1001 : End global routing;  0.117711s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (106.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124017s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 24728, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.257193s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (164.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 24728, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 24728, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 24728
PHY-1001 : End DR Iter 2; 0.007779s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.012082s wall, 1.890625s user + 0.359375s system = 2.250000s CPU (111.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.274113s wall, 2.171875s user + 0.390625s system = 2.562500s CPU (112.7%)

RUN-1004 : used memory is 386 MB, reserved memory is 506 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  181   out of  19600    0.92%
#reg                   92   out of  19600    0.47%
#le                   234
  #lut only           142   out of    234   60.68%
  #reg only            53   out of    234   22.65%
  #lut&reg             39   out of    234   16.67%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 127
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 269, pip num: 1873
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 349 valid insts, and 5838 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.552956s wall, 5.656250s user + 0.093750s system = 5.750000s CPU (370.3%)

RUN-1004 : used memory is 402 MB, reserved memory is 525 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.123090s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (100.1%)

RUN-1004 : used memory is 484 MB, reserved memory is 612 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.743242s wall, 0.390625s user + 0.203125s system = 0.593750s CPU (8.8%)

RUN-1004 : used memory is 509 MB, reserved memory is 639 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.466280s wall, 2.687500s user + 0.296875s system = 2.984375s CPU (31.5%)

RUN-1004 : used memory is 455 MB, reserved memory is 584 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 467/0 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 103 instances.
SYN-1015 : Optimize round 1, 268 better
SYN-1014 : Optimize round 2
SYN-1032 : 228/289 useful/useless nets, 151/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 100 better
SYN-1014 : Optimize round 3
SYN-1032 : 215/0 useful/useless nets, 138/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 214/0 useful/useless nets, 137/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          118
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                100
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |100    |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 237/0 useful/useless nets, 161/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 296/0 useful/useless nets, 220/0 useful/useless insts
SYN-2501 : Optimize round 1, 73 better
SYN-2501 : Optimize round 2
SYN-1032 : 296/0 useful/useless nets, 220/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 475/0 useful/useless nets, 399/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (3.17), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 102 instances into 40 LUTs, name keeping = 52%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 405/0 useful/useless nets, 329/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 100 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 37 LUT to BLE ...
SYN-4008 : Packed 37 LUT and 11 SEQ to BLE.
SYN-4003 : Packing 88 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (88 nodes)...
SYN-4004 : #1: Packed 29 SEQ (249 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 96/178 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  187   out of  19600    0.95%
#reg                  100   out of  19600    0.51%
#le                   246
  #lut only           146   out of    246   59.35%
  #reg only            59   out of    246   23.98%
  #lut&reg             41   out of    246   16.67%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |246   |187   |100   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 15 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 133 instances
RUN-1001 : 62 mslices, 63 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 289 nets
RUN-1001 : 179 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 131 instances, 125 slices, 11 macros(75 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 889, tnet num: 287, tinst num: 131, tnode num: 1138, tedge num: 1532.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 114 clock pins, and constraint 249 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028223s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (221.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77583.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(843): len = 51073, overlap = 0
PHY-3002 : Step(844): len = 34775, overlap = 0
PHY-3002 : Step(845): len = 26416.7, overlap = 0
PHY-3002 : Step(846): len = 20495, overlap = 0
PHY-3002 : Step(847): len = 16320.2, overlap = 0
PHY-3002 : Step(848): len = 13968.5, overlap = 0
PHY-3002 : Step(849): len = 11753, overlap = 0
PHY-3002 : Step(850): len = 9634.4, overlap = 0
PHY-3002 : Step(851): len = 8764.2, overlap = 0
PHY-3002 : Step(852): len = 7823.1, overlap = 0
PHY-3002 : Step(853): len = 7360.1, overlap = 0
PHY-3002 : Step(854): len = 7189.7, overlap = 0
PHY-3002 : Step(855): len = 6857.5, overlap = 0
PHY-3002 : Step(856): len = 6394.9, overlap = 0
PHY-3002 : Step(857): len = 6008.1, overlap = 0
PHY-3002 : Step(858): len = 6023.8, overlap = 0
PHY-3002 : Step(859): len = 5675.9, overlap = 0
PHY-3002 : Step(860): len = 5542.6, overlap = 0
PHY-3002 : Step(861): len = 5342.5, overlap = 0
PHY-3002 : Step(862): len = 5188.9, overlap = 0
PHY-3002 : Step(863): len = 5188.9, overlap = 0
PHY-3002 : Step(864): len = 4996.6, overlap = 0
PHY-3002 : Step(865): len = 4996.6, overlap = 0
PHY-3002 : Step(866): len = 4923.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(867): len = 4829.4, overlap = 0
PHY-3002 : Step(868): len = 4816.2, overlap = 0
PHY-3002 : Step(869): len = 4691.9, overlap = 0
PHY-3002 : Step(870): len = 4666.6, overlap = 0
PHY-3002 : Step(871): len = 4493, overlap = 0
PHY-3002 : Step(872): len = 4305.8, overlap = 0
PHY-3002 : Step(873): len = 3905.5, overlap = 0
PHY-3002 : Step(874): len = 3590.5, overlap = 0
PHY-3002 : Step(875): len = 3330.5, overlap = 0.75
PHY-3002 : Step(876): len = 3170.9, overlap = 0.75
PHY-3002 : Step(877): len = 2855.3, overlap = 1.25
PHY-3002 : Step(878): len = 2827.7, overlap = 1.25
PHY-3002 : Step(879): len = 2747.8, overlap = 1.25
PHY-3002 : Step(880): len = 2743.8, overlap = 1.25
PHY-3002 : Step(881): len = 2704.6, overlap = 1.25
PHY-3002 : Step(882): len = 2704.6, overlap = 1.25
PHY-3002 : Step(883): len = 2644.4, overlap = 1.25
PHY-3002 : Step(884): len = 2638.9, overlap = 1.25
PHY-3002 : Step(885): len = 2638.9, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.34507e-06
PHY-3002 : Step(886): len = 2639.3, overlap = 3.5
PHY-3002 : Step(887): len = 2651.5, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66901e-05
PHY-3002 : Step(888): len = 2738.2, overlap = 4
PHY-3002 : Step(889): len = 2738.2, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.69768e-05
PHY-3002 : Step(890): len = 2843.6, overlap = 4
PHY-3002 : Step(891): len = 2896.3, overlap = 3.5
PHY-3002 : Step(892): len = 3122.5, overlap = 4
PHY-3002 : Step(893): len = 3355.4, overlap = 2.75
PHY-3002 : Step(894): len = 3517.4, overlap = 3
PHY-3002 : Step(895): len = 3344, overlap = 2.75
PHY-3002 : Step(896): len = 3307.1, overlap = 2.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.39536e-05
PHY-3002 : Step(897): len = 3281, overlap = 2.5
PHY-3002 : Step(898): len = 3324.7, overlap = 2.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00010679
PHY-3002 : Step(899): len = 3436.6, overlap = 2.5
PHY-3002 : Step(900): len = 3485, overlap = 2.5
PHY-3002 : Step(901): len = 3519.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041819s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (149.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000918604
PHY-3002 : Step(902): len = 6243.9, overlap = 1.25
PHY-3002 : Step(903): len = 5369.8, overlap = 2.5
PHY-3002 : Step(904): len = 4995.6, overlap = 1.75
PHY-3002 : Step(905): len = 4800, overlap = 2.75
PHY-3002 : Step(906): len = 4568.6, overlap = 3
PHY-3002 : Step(907): len = 4494.5, overlap = 4
PHY-3002 : Step(908): len = 4532.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183721
PHY-3002 : Step(909): len = 4534, overlap = 4
PHY-3002 : Step(910): len = 4534, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00367442
PHY-3002 : Step(911): len = 4536.3, overlap = 3.75
PHY-3002 : Step(912): len = 4536.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007561s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6072, Over = 0
PHY-3001 : Final: Len = 6072, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9440, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 9504, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027734s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (281.7%)

RUN-1003 : finish command "place" in  3.272235s wall, 4.468750s user + 1.968750s system = 6.437500s CPU (196.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 585 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 108 to 99
PHY-1001 : Pin misalignment score is improved from 99 to 99
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 133 instances
RUN-1001 : 62 mslices, 63 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 289 nets
RUN-1001 : 179 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9440, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 9504, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028611s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (163.8%)

PHY-1001 : End global routing;  0.118539s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.213788s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 24000, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 24000
PHY-1001 : End Routed; 0.246330s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (164.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.095697s wall, 2.031250s user + 0.281250s system = 2.312500s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.354760s wall, 2.265625s user + 0.296875s system = 2.562500s CPU (108.8%)

RUN-1004 : used memory is 476 MB, reserved memory is 604 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  187   out of  19600    0.95%
#reg                  100   out of  19600    0.51%
#le                   246
  #lut only           146   out of    246   59.35%
  #reg only            59   out of    246   23.98%
  #lut&reg             41   out of    246   16.67%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 133
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 289, pip num: 1920
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 293 valid insts, and 5989 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.564173s wall, 5.031250s user + 0.109375s system = 5.140625s CPU (328.6%)

RUN-1004 : used memory is 477 MB, reserved memory is 604 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  2.185691s wall, 2.156250s user + 0.031250s system = 2.187500s CPU (100.1%)

RUN-1004 : used memory is 512 MB, reserved memory is 637 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.746120s wall, 0.578125s user + 0.218750s system = 0.796875s CPU (11.8%)

RUN-1004 : used memory is 525 MB, reserved memory is 653 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.512271s wall, 2.921875s user + 0.281250s system = 3.203125s CPU (33.7%)

RUN-1004 : used memory is 473 MB, reserved memory is 599 MB, peak memory is 847 MB
GUI-1001 : Download success!
