# RISC-V Pipelined Processor
A 32-bit, 5-stage piplelined RISC-V processor written in SystemVerilog. The CPU also implements hazard detection and correction features.

## Architecture


## Acknowledgement
- Digital Design and Computer Architecture: RISC-V Edition
Sarah L. Harris and David Harris
