 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct  1 07:12:00 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/OUT_Valid_reg/SI (SDFFRQX2M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_Valid_reg/CK (SDFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U144/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U231/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U191/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U190/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[0]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[0]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U144/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U237/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U219/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U218/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[7]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[7]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U144/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U236/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U215/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U214/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[6]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[6]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U144/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U235/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U211/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U210/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[5]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[5]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U142/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U234/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U207/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U206/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[4]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[4]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U142/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U233/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U203/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U202/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[3]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[3]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U142/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U232/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U199/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U198/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[2]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[2]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U78/Y (OAI21X2M)                          0.14       1.33 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.33 r
  U6/Y (BUFX2M)                                           0.36       1.70 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.70 r
  RegFile/U238/Y (INVX2M)                                 0.10       1.80 f
  RegFile/U145/Y (BUFX2M)                                 0.16       1.96 f
  RegFile/U142/Y (INVX2M)                                 0.77       2.74 r
  RegFile/U197/Y (MX4X1M)                                 0.49       3.23 f
  RegFile/U195/Y (MX4X1M)                                 0.34       3.57 f
  RegFile/U194/Y (AO22X1M)                                0.32       3.89 f
  RegFile/RdData_reg[1]/D (SDFFRQX2M)                     0.00       3.89 f
  data arrival time                                                  3.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/RdData_reg[1]/CK (SDFFRQX2M)                    0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U26/Y (MXI2X1M)                          0.28       3.58 f
  UART_TX_ClkDiv/New_clk_reg/D (SDFFSX1M)                 0.00       3.58 f
  data arrival time                                                  3.58

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/New_clk_reg/CK (SDFFSX1M)                0.00       9.98 r
  library setup time                                     -0.43       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        5.96


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U32/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[6]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[6]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U33/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[5]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[5]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U38/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[0]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[0]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U34/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[4]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[4]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U37/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[1]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[1]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U35/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[3]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[3]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U39/Y (OAI211X1M)                        0.33       3.30 f
  UART_TX_ClkDiv/U36/Y (NOR2BX1M)                         0.16       3.46 r
  UART_TX_ClkDiv/Count_reg[2]/D (SDFFRQX2M)               0.00       3.46 r
  data arrival time                                                  3.46

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Count_reg[2]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.28       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.23


  Startpoint: RegFile/memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Flag_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[3][1]/Q (SDFFRQX2M)                  0.49       0.49 f
  RegFile/REG3[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       0.49 f
  UART_TX_ClkDiv/U6/Y (OR2X2M)                            0.21       0.70 f
  UART_TX_ClkDiv/U18/Y (OR2X1M)                           0.25       0.94 f
  UART_TX_ClkDiv/U20/Y (AO21XLM)                          0.31       1.25 f
  UART_TX_ClkDiv/U72/Y (NOR2BX1M)                         0.19       1.44 f
  UART_TX_ClkDiv/U64/Y (OA22X1M)                          0.39       1.83 f
  UART_TX_ClkDiv/U61/Y (OAI222X1M)                        0.25       2.09 r
  UART_TX_ClkDiv/U60/Y (CLKINVX1M)                        0.11       2.19 f
  UART_TX_ClkDiv/U56/Y (OAI32X1M)                         0.36       2.56 r
  UART_TX_ClkDiv/U52/Y (NAND4BX1M)                        0.22       2.77 r
  UART_TX_ClkDiv/U42/Y (MXI2X1M)                          0.11       2.89 f
  UART_TX_ClkDiv/U41/Y (CLKNAND2X2M)                      0.09       2.97 r
  UART_TX_ClkDiv/U31/Y (CLKINVX1M)                        0.08       3.06 f
  UART_TX_ClkDiv/U30/Y (NOR2X1M)                          0.11       3.16 r
  UART_TX_ClkDiv/U29/Y (MXI2X1M)                          0.10       3.26 f
  UART_TX_ClkDiv/U28/Y (NOR2X1M)                          0.11       3.37 r
  UART_TX_ClkDiv/Flag_reg/D (SDFFRQX2M)                   0.00       3.37 r
  data arrival time                                                  3.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX_ClkDiv/Flag_reg/CK (SDFFRQX2M)                  0.00       9.98 r
  library setup time                                     -0.28       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                        6.33


  Startpoint: RegFile/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][3]/Q (SDFFRQX2M)                  0.59       0.59 f
  RegFile/REG2[3] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.59 f
  UART_RX/Prescale[1] (UART_RX_TOP_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U3/Prescale[1] (Edge_Bit_Counter_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U3/U31/Y (OR2X2M)                               0.23       0.81 f
  UART_RX/U3/U43/Y (OR2X1M)                               0.24       1.05 f
  UART_RX/U3/U45/Y (OR2X1M)                               0.25       1.30 f
  UART_RX/U3/U47/Y (OR2X1M)                               0.25       1.55 f
  UART_RX/U3/U50/Y (AO21XLM)                              0.30       1.85 f
  UART_RX/U3/U55/Y (XNOR2X1M)                             0.11       1.96 r
  UART_RX/U3/U58/Y (NAND4BX1M)                            0.18       2.14 f
  UART_RX/U3/U62/Y (NOR4X1M)                              0.25       2.39 r
  UART_RX/U3/U15/Y (NOR2X2M)                              0.18       2.57 f
  UART_RX/U3/U16/Y (AOI21X2M)                             0.16       2.73 r
  UART_RX/U3/U24/Y (OA21X2M)                              0.16       2.89 r
  UART_RX/U3/U23/Y (OAI32X1M)                             0.08       2.96 f
  UART_RX/U3/Bit_Count_reg[2]/D (SDFFRQX2M)               0.00       2.96 f
  data arrival time                                                  2.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX/U3/Bit_Count_reg[2]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: RegFile/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/N_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][3]/Q (SDFFRQX2M)                  0.59       0.59 f
  RegFile/REG2[3] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.59 f
  UART_RX/Prescale[1] (UART_RX_TOP_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U2/Prescale[1] (Deserializer_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U2/U33/Y (OR2X2M)                               0.23       0.82 f
  UART_RX/U2/U47/Y (NOR2X1M)                              0.17       0.99 r
  UART_RX/U2/U49/Y (CLKNAND2X2M)                          0.15       1.14 f
  UART_RX/U2/U52/Y (NOR2X1M)                              0.14       1.28 r
  UART_RX/U2/U53/Y (CLKXOR2X2M)                           0.31       1.58 f
  UART_RX/U2/U58/Y (XNOR2X1M)                             0.10       1.68 r
  UART_RX/U2/U59/Y (NAND3X1M)                             0.14       1.83 f
  UART_RX/U2/U63/Y (NOR4X1M)                              0.20       2.02 r
  UART_RX/U2/U29/Y (NAND2X2M)                             0.09       2.11 f
  UART_RX/U2/U5/Y (BUFX2M)                                0.24       2.35 f
  UART_RX/U2/U19/Y (NAND2X2M)                             0.11       2.46 r
  UART_RX/U2/U38/Y (OA21X2M)                              0.16       2.62 r
  UART_RX/U2/U21/Y (OAI21X2M)                             0.08       2.70 f
  UART_RX/U2/U37/Y (AOI21X2M)                             0.13       2.83 r
  UART_RX/U2/U35/Y (OAI21X2M)                             0.07       2.91 f
  UART_RX/U2/N_reg[3]/D (SDFFRX1M)                        0.00       2.91 f
  data arrival time                                                  2.91

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX/U2/N_reg[3]/CK (SDFFRX1M)                       0.00       9.98 r
  library setup time                                     -0.42       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.64


  Startpoint: RegFile/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/N_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][3]/Q (SDFFRQX2M)                  0.59       0.59 f
  RegFile/REG2[3] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.59 f
  UART_RX/Prescale[1] (UART_RX_TOP_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U2/Prescale[1] (Deserializer_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U2/U33/Y (OR2X2M)                               0.23       0.82 f
  UART_RX/U2/U47/Y (NOR2X1M)                              0.17       0.99 r
  UART_RX/U2/U49/Y (CLKNAND2X2M)                          0.15       1.14 f
  UART_RX/U2/U52/Y (NOR2X1M)                              0.14       1.28 r
  UART_RX/U2/U53/Y (CLKXOR2X2M)                           0.31       1.58 f
  UART_RX/U2/U58/Y (XNOR2X1M)                             0.10       1.68 r
  UART_RX/U2/U59/Y (NAND3X1M)                             0.14       1.83 f
  UART_RX/U2/U63/Y (NOR4X1M)                              0.20       2.02 r
  UART_RX/U2/U29/Y (NAND2X2M)                             0.09       2.11 f
  UART_RX/U2/U5/Y (BUFX2M)                                0.24       2.35 f
  UART_RX/U2/U19/Y (NAND2X2M)                             0.11       2.46 r
  UART_RX/U2/U38/Y (OA21X2M)                              0.16       2.62 r
  UART_RX/U2/U21/Y (OAI21X2M)                             0.08       2.70 f
  UART_RX/U2/U41/Y (AOI32X1M)                             0.17       2.88 r
  UART_RX/U2/U40/Y (INVX2M)                               0.05       2.93 f
  UART_RX/U2/N_reg[2]/D (SDFFRQX2M)                       0.00       2.93 f
  data arrival time                                                  2.93

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX/U2/N_reg[2]/CK (SDFFRQX2M)                      0.00       9.98 r
  library setup time                                     -0.40       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.65


  Startpoint: RegFile/memory_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][5]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][5]/Q (SDFFRQX2M)                  0.58       0.58 f
  RegFile/REG2[5] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.58 f
  CLKDIV_MUX/Input[3] (RX_CLKDIV_MUX_Width4)              0.00       0.58 f
  CLKDIV_MUX/U4/Y (NAND4BX1M)                             0.38       0.95 f
  CLKDIV_MUX/U5/Y (NOR3X2M)                               0.32       1.27 r
  CLKDIV_MUX/MUX_Out[1] (RX_CLKDIV_MUX_Width4)            0.00       1.27 r
  UART_RX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width4_test_1)
                                                          0.00       1.27 r
  UART_RX_ClkDiv/U13/Y (OR2X2M)                           0.21       1.48 r
  UART_RX_ClkDiv/U12/Y (AOI21BX2M)                        0.17       1.65 r
  UART_RX_ClkDiv/U17/Y (AOI22X1M)                         0.09       1.74 f
  UART_RX_ClkDiv/U9/Y (OAI32X1M)                          0.50       2.24 r
  UART_RX_ClkDiv/U18/Y (AOI211X2M)                        0.12       2.36 f
  UART_RX_ClkDiv/U10/Y (OAI2B11X2M)                       0.34       2.71 f
  UART_RX_ClkDiv/U24/Y (OAI21X2M)                         0.11       2.82 r
  UART_RX_ClkDiv/U23/Y (OAI21X2M)                         0.08       2.90 f
  UART_RX_ClkDiv/New_clk_reg/D (SDFFSX1M)                 0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX_ClkDiv/New_clk_reg/CK (SDFFSX1M)                0.00       9.98 r
  library setup time                                     -0.42       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        6.65


  Startpoint: RegFile/memory_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][5]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][5]/Q (SDFFRQX2M)                  0.58       0.58 f
  RegFile/REG2[5] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.58 f
  CLKDIV_MUX/Input[3] (RX_CLKDIV_MUX_Width4)              0.00       0.58 f
  CLKDIV_MUX/U4/Y (NAND4BX1M)                             0.38       0.95 f
  CLKDIV_MUX/U5/Y (NOR3X2M)                               0.32       1.27 r
  CLKDIV_MUX/MUX_Out[1] (RX_CLKDIV_MUX_Width4)            0.00       1.27 r
  UART_RX_ClkDiv/i_div_ratio[1] (Integer_ClkDiv_ratio_Width4_test_1)
                                                          0.00       1.27 r
  UART_RX_ClkDiv/U13/Y (OR2X2M)                           0.21       1.48 r
  UART_RX_ClkDiv/U12/Y (AOI21BX2M)                        0.17       1.65 r
  UART_RX_ClkDiv/U17/Y (AOI22X1M)                         0.09       1.74 f
  UART_RX_ClkDiv/U9/Y (OAI32X1M)                          0.50       2.24 r
  UART_RX_ClkDiv/U18/Y (AOI211X2M)                        0.12       2.36 f
  UART_RX_ClkDiv/U10/Y (OAI2B11X2M)                       0.34       2.71 f
  UART_RX_ClkDiv/U21/Y (OAI32X1M)                         0.27       2.98 r
  UART_RX_ClkDiv/Count_reg[2]/D (SDFFRQX2M)               0.00       2.98 r
  data arrival time                                                  2.98

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX_ClkDiv/Count_reg[2]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.32       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.67


  Startpoint: RegFile/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][3]/Q (SDFFRQX2M)                  0.59       0.59 f
  RegFile/REG2[3] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.59 f
  UART_RX/Prescale[1] (UART_RX_TOP_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U3/Prescale[1] (Edge_Bit_Counter_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U3/U31/Y (OR2X2M)                               0.23       0.81 f
  UART_RX/U3/U43/Y (OR2X1M)                               0.24       1.05 f
  UART_RX/U3/U45/Y (OR2X1M)                               0.25       1.30 f
  UART_RX/U3/U47/Y (OR2X1M)                               0.25       1.55 f
  UART_RX/U3/U50/Y (AO21XLM)                              0.30       1.85 f
  UART_RX/U3/U55/Y (XNOR2X1M)                             0.11       1.96 r
  UART_RX/U3/U58/Y (NAND4BX1M)                            0.18       2.14 f
  UART_RX/U3/U62/Y (NOR4X1M)                              0.25       2.39 r
  UART_RX/U3/U15/Y (NOR2X2M)                              0.18       2.57 f
  UART_RX/U3/U6/Y (INVX2M)                                0.11       2.68 r
  UART_RX/U3/U29/Y (NAND3X2M)                             0.10       2.78 f
  UART_RX/U3/U30/Y (OAI22X1M)                             0.19       2.97 r
  UART_RX/U3/Bit_Count_reg[1]/D (SDFFRQX2M)               0.00       2.97 r
  data arrival time                                                  2.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX/U3/Bit_Count_reg[1]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.30       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.71


  Startpoint: RegFile/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U1/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][3]/Q (SDFFRQX2M)                  0.59       0.59 f
  RegFile/REG2[3] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.59 f
  UART_RX/Prescale[1] (UART_RX_TOP_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U1/Prescale[1] (Data_Sampling_test_1)           0.00       0.59 f
  UART_RX/U1/U13/Y (NOR2X1M)                              0.22       0.81 r
  UART_RX/U1/U15/Y (CLKNAND2X2M)                          0.15       0.96 f
  UART_RX/U1/U18/Y (NOR2X1M)                              0.14       1.10 r
  UART_RX/U1/U19/Y (CLKXOR2X2M)                           0.32       1.42 f
  UART_RX/U1/U44/Y (CLKXOR2X2M)                           0.17       1.59 f
  UART_RX/U1/U42/Y (NOR3X1M)                              0.16       1.75 r
  UART_RX/U1/U41/Y (NAND4X1M)                             0.27       2.01 f
  UART_RX/U1/U32/Y (NOR4BX1M)                             0.26       2.27 f
  UART_RX/U1/U31/Y (NAND4X1M)                             0.14       2.41 r
  UART_RX/U1/U27/Y (NAND4BX1M)                            0.17       2.58 f
  UART_RX/U1/U21/Y (NOR2X1M)                              0.16       2.74 r
  UART_RX/U1/U20/Y (MXI2X1M)                              0.07       2.81 f
  UART_RX/U1/Samples_reg[2]/D (SDFFRQX2M)                 0.00       2.81 f
  data arrival time                                                  2.81

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX/U1/Samples_reg[2]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.56
  data required time                                                 9.56
  --------------------------------------------------------------------------
  data required time                                                 9.56
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.75


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U160/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U310/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[3][5]/D (SDFFSQX2M)                  0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[3][5]/CK (SDFFSQX2M)                 0.00       9.98 r
  library setup time                                     -0.43       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U309/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[2][7]/D (SDFFSQX2M)                  0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][7]/CK (SDFFSQX2M)                 0.00       9.98 r
  library setup time                                     -0.43       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76


  Startpoint: RegFile/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[2][3]/Q (SDFFRQX2M)                  0.59       0.59 f
  RegFile/REG2[3] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.59 f
  UART_RX/Prescale[1] (UART_RX_TOP_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U3/Prescale[1] (Edge_Bit_Counter_Data_Width8_test_1)
                                                          0.00       0.59 f
  UART_RX/U3/U31/Y (OR2X2M)                               0.23       0.81 f
  UART_RX/U3/U43/Y (OR2X1M)                               0.24       1.05 f
  UART_RX/U3/U45/Y (OR2X1M)                               0.25       1.30 f
  UART_RX/U3/U47/Y (OR2X1M)                               0.25       1.55 f
  UART_RX/U3/U50/Y (AO21XLM)                              0.30       1.85 f
  UART_RX/U3/U55/Y (XNOR2X1M)                             0.11       1.96 r
  UART_RX/U3/U58/Y (NAND4BX1M)                            0.18       2.14 f
  UART_RX/U3/U62/Y (NOR4X1M)                              0.25       2.39 r
  UART_RX/U3/U15/Y (NOR2X2M)                              0.18       2.57 f
  UART_RX/U3/U6/Y (INVX2M)                                0.11       2.68 r
  UART_RX/U3/U22/Y (OAI32X1M)                             0.10       2.78 f
  UART_RX/U3/Bit_Count_reg[0]/D (SDFFRQX2M)               0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_RX/U3/Bit_Count_reg[0]/CK (SDFFRQX2M)              0.00       9.98 r
  library setup time                                     -0.41       9.56
  data required time                                                 9.56
  --------------------------------------------------------------------------
  data required time                                                 9.56
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U270/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][7]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][7]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U269/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][6]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][6]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U268/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][5]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][5]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U267/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][4]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][4]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U266/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][3]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][3]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U265/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][2]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][2]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U264/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][1]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][1]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[11][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U152/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U263/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[11][0]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[11][0]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U262/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][7]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][7]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U261/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][6]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][6]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U260/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][5]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][5]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U259/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][4]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][4]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U258/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][3]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][3]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U257/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][2]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][2]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U256/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][1]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][1]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[10][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U151/Y (NAND2X2M)                               0.24       2.51 f
  RegFile/U255/Y (OAI2BB2X1M)                             0.28       2.78 f
  RegFile/memory_reg[10][0]/D (SDFFRQX2M)                 0.00       2.78 f
  data arrival time                                                  2.78

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[10][0]/CK (SDFFRQX2M)                0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U294/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][0]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][0]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U295/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][1]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][1]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U297/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][3]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][3]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U298/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][4]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][4]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U296/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][2]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][2]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U300/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][6]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][6]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SYS_Cntroller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  SYS_Cntroller/current_state_reg[0]/Q (SDFFRQX2M)        0.45       0.45 f
  SYS_Cntroller/U94/Y (INVX2M)                            0.16       0.61 r
  SYS_Cntroller/U91/Y (NAND4X2M)                          0.31       0.92 f
  SYS_Cntroller/U46/Y (NOR2BX2M)                          0.28       1.20 f
  SYS_Cntroller/U114/Y (NOR2X2M)                          0.10       1.29 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       1.29 r
  U7/Y (BUFX2M)                                           0.59       1.89 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       1.89 r
  RegFile/U375/Y (INVX2M)                                 0.14       2.03 f
  RegFile/U140/Y (NOR2X2M)                                0.24       2.26 r
  RegFile/U159/Y (NAND2X2M)                               0.23       2.50 f
  RegFile/U299/Y (OAI2BB2X1M)                             0.28       2.77 f
  RegFile/memory_reg[2][5]/D (SDFFRQX2M)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  RegFile/memory_reg[2][5]/CK (SDFFRQX2M)                 0.00       9.98 r
  library setup time                                     -0.41       9.57
  data required time                                                 9.57
  --------------------------------------------------------------------------
  data required time                                                 9.57
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[7]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[7]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[6]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[6]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[5]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[5]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[4]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[4]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[7]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[7]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[6]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[6]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[5]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[5]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[4]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[4]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[3]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[3]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[2]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[2]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[1]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[1]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame3_reg[0]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame3_reg[0]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[3]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[3]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[3]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[3]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[2]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[2]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[1]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[1]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame2_reg[0]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame2_reg[0]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[7]/SE (SDFFRX1M)        0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[7]/CK (SDFFRX1M)        0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[0]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[0]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[4]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[4]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/current_state_reg[0]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/current_state_reg[0]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[6]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[6]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[5]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[5]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[2]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[2]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/Stored_Frame1_reg[1]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/Stored_Frame1_reg[1]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/current_state_reg[1]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/current_state_reg[1]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/current_state_reg[3]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/current_state_reg[3]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: SYS_Cntroller/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U17/Y (INVXLM)                                          0.09       3.38 f
  U18/Y (INVXLM)                                          0.09       3.47 r
  U16/Y (DLY1X1M)                                         0.90       4.37 r
  SYS_Cntroller/test_se (SYS_CTRL_D_Width8_Addr_Size4_test_1)
                                                          0.00       4.37 r
  SYS_Cntroller/current_state_reg[2]/SE (SDFFRQX2M)       0.00       4.37 r
  data arrival time                                                  4.37

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  SYS_Cntroller/current_state_reg[2]/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U1_MUX_4x1/OUT_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U1_MUX_4x1/test_se (MUX_4x1_test_1)             0.00       4.21 r
  UART_TX/U1_MUX_4x1/OUT_reg/SE (SDFFSQX2M)               0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U1_MUX_4x1/OUT_reg/CK (SDFFSQX2M)               0.00       9.98 r
  library setup time                                     -0.64       9.34
  data required time                                                 9.34
  --------------------------------------------------------------------------
  data required time                                                 9.34
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/par_bit_reg/SE (SDFFRQX2M)       0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/par_bit_reg/CK (SDFFRQX2M)       0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U2_Parity_Calc/test_se (Parity_Calc_test_1)     0.00       4.21 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[6]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[5]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[4]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[3]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[2]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[1]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[0]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/S_R_Data_reg[7]/SE (SDFFRQX2M)
                                                          0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (SDFFRQX2M)
                                                          0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/counter_reg[3]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/counter_reg[3]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/counter_reg[1]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/counter_reg[1]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/counter_reg[0]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/counter_reg[0]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U23/Y (INVXLM)                                          0.19       2.68 f
  U26/Y (INVXLM)                                          0.60       3.28 r
  U19/Y (DLY1X1M)                                         0.93       4.21 r
  UART_TX/test_se (UART_TOP_test_1)                       0.00       4.21 r
  UART_TX/U3_Serializer/test_se (Serializer_1byte_test_1)
                                                          0.00       4.21 r
  UART_TX/U3_Serializer/counter_reg[2]/SE (SDFFRQX2M)     0.00       4.21 r
  data arrival time                                                  4.21

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  UART_TX/U3_Serializer/counter_reg[2]/CK (SDFFRQX2M)     0.00       9.98 r
  library setup time                                     -0.61       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.16


  Startpoint: UART_TX/U1_MUX_4x1/OUT_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: SO[0] (output port clocked by DFTCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U1_MUX_4x1/OUT_reg/CK (SDFFSQX2M)               0.00       0.00 r
  UART_TX/U1_MUX_4x1/OUT_reg/Q (SDFFSQX2M)                0.91       0.91 r
  UART_TX/U1_MUX_4x1/OUT (MUX_4x1_test_1)                 0.00       0.91 r
  UART_TX/TX_OUT (UART_TOP_test_1)                        0.00       0.91 r
  SO[0] (out)                                             0.00       0.91 r
  data arrival time                                                  0.91

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  output external delay                                  -2.00       7.98
  data required time                                                 7.98
  --------------------------------------------------------------------------
  data required time                                                 7.98
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        7.07


  Startpoint: RegFile/memory_reg[8][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: SO[3] (output port clocked by DFTCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[8][6]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[8][6]/Q (SDFFRQX2M)                  0.89       0.89 r
  RegFile/test_so1 (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.89 r
  SO[3] (out)                                             0.00       0.89 r
  data arrival time                                                  0.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  output external delay                                  -2.00       7.98
  data required time                                                 7.98
  --------------------------------------------------------------------------
  data required time                                                 7.98
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.08


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: SO[1] (output port clocked by DFTCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/Q (SDFFRQX2M)
                                                          0.89       0.89 r
  UART_FIFO/U4_FIFO_MEM/test_so1 (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1)
                                                          0.00       0.89 r
  UART_FIFO/test_so1 (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       0.89 r
  SO[1] (out)                                             0.00       0.89 r
  data arrival time                                                  0.89

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.03       9.98
  output external delay                                  -2.00       7.98
  data required time                                                 7.98
  --------------------------------------------------------------------------
  data required time                                                 7.98
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.08


1
