$date
	Wed May 29 20:36:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 32 ! PC [31:0] $end
$var wire 32 " INSTRUCTION [31:0] $end
$var reg 1 # CLK $end
$var reg 1 $ RESET $end
$var integer 32 % i [31:0] $end
$scope module mycpu $end
$var wire 1 # CLK $end
$var wire 32 & INSTRUCTION [31:0] $end
$var wire 1 $ RESET $end
$var wire 1 ' zero $end
$var wire 3 ( writereg [2:0] $end
$var wire 8 ) writedata [7:0] $end
$var wire 1 * writeanable $end
$var wire 8 + twoscompout [7:0] $end
$var wire 8 , regout2ORimmediate [7:0] $end
$var wire 8 - regout2 [7:0] $end
$var wire 8 . regout1 [7:0] $end
$var wire 3 / readreg2 [2:0] $end
$var wire 3 0 readreg1 [2:0] $end
$var wire 8 1 opcode [7:0] $end
$var wire 1 2 muxcontrol $end
$var wire 32 3 leftshiftout [31:0] $end
$var wire 8 4 jumpOrbranch [7:0] $end
$var wire 1 5 jump $end
$var wire 1 6 istwoscomp $end
$var wire 1 7 isregout $end
$var wire 2 8 islogicalorisleft [1:0] $end
$var wire 8 9 immediate [7:0] $end
$var wire 32 : extendedvalue [31:0] $end
$var wire 1 ; bne $end
$var wire 1 < beq $end
$var wire 32 = PC_data [31:0] $end
$var wire 8 > I12 [7:0] $end
$var wire 3 ? ALUop [2:0] $end
$scope module alu $end
$var wire 3 @ select [2:0] $end
$var wire 8 A result [7:0] $end
$var wire 2 B islogicalorisleft [1:0] $end
$var wire 8 C data2 [7:0] $end
$var wire 8 D data1 [7:0] $end
$var wire 8 E Ii7 [7:0] $end
$var wire 8 F Ii6 [7:0] $end
$var wire 8 G Ii5 [7:0] $end
$var wire 8 H Ii4 [7:0] $end
$var wire 8 I Ii3 [7:0] $end
$var wire 8 J Ii2 [7:0] $end
$var wire 8 K Ii1 [7:0] $end
$var reg 1 ' zero $end
$scope module add $end
$var wire 8 L result [7:0] $end
$var wire 8 M data2 [7:0] $end
$var wire 8 N data1 [7:0] $end
$upscope $end
$scope module and1 $end
$var wire 8 O result [7:0] $end
$var wire 8 P data2 [7:0] $end
$var wire 8 Q data1 [7:0] $end
$upscope $end
$scope module forward $end
$var wire 8 R result [7:0] $end
$var wire 8 S data2 [7:0] $end
$upscope $end
$scope module multiply $end
$var wire 8 T result [7:0] $end
$var wire 8 U data2 [7:0] $end
$var wire 8 V data1 [7:0] $end
$var reg 8 W temp0 [7:0] $end
$var reg 8 X temp1 [7:0] $end
$var reg 8 Y temp2 [7:0] $end
$var reg 8 Z temp3 [7:0] $end
$var reg 8 [ temp4 [7:0] $end
$var reg 8 \ temp5 [7:0] $end
$var reg 8 ] temp6 [7:0] $end
$var reg 8 ^ temp7 [7:0] $end
$upscope $end
$scope module mux $end
$var wire 8 _ I1 [7:0] $end
$var wire 8 ` I2 [7:0] $end
$var wire 8 a I3 [7:0] $end
$var wire 8 b I7 [7:0] $end
$var wire 3 c select [2:0] $end
$var wire 8 d I6 [7:0] $end
$var wire 8 e I5 [7:0] $end
$var wire 8 f I4 [7:0] $end
$var reg 8 g result [7:0] $end
$upscope $end
$scope module or1 $end
$var wire 8 h result [7:0] $end
$var wire 8 i data2 [7:0] $end
$var wire 8 j data1 [7:0] $end
$upscope $end
$scope module rotate $end
$var wire 1 k isleft $end
$var wire 8 l rotation4 [7:0] $end
$var wire 8 m rotation2 [7:0] $end
$var wire 8 n rotation1 [7:0] $end
$var wire 8 o result2 [7:0] $end
$var wire 8 p result1 [7:0] $end
$var wire 8 q result [7:0] $end
$var wire 8 r data2 [7:0] $end
$var wire 8 s data1 [7:0] $end
$var reg 3 t control [2:0] $end
$var reg 8 u rotationLeft1 [7:0] $end
$var reg 8 v rotationLeft2 [7:0] $end
$var reg 8 w rotationLeft4 [7:0] $end
$var reg 8 x rotationRight1 [7:0] $end
$var reg 8 y rotationRight2 [7:0] $end
$var reg 8 z rotationRight4 [7:0] $end
$scope module mux1 $end
$var wire 8 { input1 [7:0] $end
$var wire 8 | input2 [7:0] $end
$var wire 1 k select $end
$var reg 8 } out [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 ~ input1 [7:0] $end
$var wire 8 !" input2 [7:0] $end
$var wire 1 k select $end
$var reg 8 "" out [7:0] $end
$upscope $end
$scope module mux4 $end
$var wire 8 #" input1 [7:0] $end
$var wire 8 $" input2 [7:0] $end
$var wire 1 k select $end
$var reg 8 %" out [7:0] $end
$upscope $end
$scope module resultmux1 $end
$var wire 8 &" input2 [7:0] $end
$var wire 1 '" select $end
$var wire 8 (" input1 [7:0] $end
$var reg 8 )" out [7:0] $end
$upscope $end
$scope module resultmux2 $end
$var wire 8 *" input1 [7:0] $end
$var wire 8 +" input2 [7:0] $end
$var wire 1 ," select $end
$var reg 8 -" out [7:0] $end
$upscope $end
$scope module resultmux4 $end
$var wire 8 ." input1 [7:0] $end
$var wire 8 /" input2 [7:0] $end
$var wire 1 0" select $end
$var reg 8 1" out [7:0] $end
$upscope $end
$upscope $end
$scope module shift $end
$var wire 8 2" shift4 [7:0] $end
$var wire 8 3" shift2 [7:0] $end
$var wire 8 4" shift1 [7:0] $end
$var wire 8 5" result4 [7:0] $end
$var wire 8 6" result2 [7:0] $end
$var wire 8 7" result1 [7:0] $end
$var wire 8 8" result [7:0] $end
$var wire 2 9" islogicalorisleft [1:0] $end
$var wire 8 :" exception [7:0] $end
$var wire 8 ;" data2 [7:0] $end
$var wire 8 <" data1 [7:0] $end
$var reg 8 =" arithmeticexception [7:0] $end
$var reg 4 >" control [3:0] $end
$var reg 8 ?" logicalexception [7:0] $end
$var reg 8 @" shift1ArithmeticLeft [7:0] $end
$var reg 8 A" shift1ArithmeticRight [7:0] $end
$var reg 8 B" shift1LogicalLeft [7:0] $end
$var reg 8 C" shift1LogicalRight [7:0] $end
$var reg 8 D" shift2ArithmeticLeft [7:0] $end
$var reg 8 E" shift2ArithmeticRight [7:0] $end
$var reg 8 F" shift2LogicalLeft [7:0] $end
$var reg 8 G" shift2LogicalRight [7:0] $end
$var reg 8 H" shift4ArithmeticLeft [7:0] $end
$var reg 8 I" shift4ArithmeticRight [7:0] $end
$var reg 8 J" shift4LogicalLeft [7:0] $end
$var reg 8 K" shift4LogicalRight [7:0] $end
$scope module exceptionmux5 $end
$var wire 1 L" select $end
$var wire 8 M" input2 [7:0] $end
$var wire 8 N" input1 [7:0] $end
$var reg 8 O" out [7:0] $end
$upscope $end
$scope module mux1 $end
$var wire 8 P" I1 [7:0] $end
$var wire 8 Q" I2 [7:0] $end
$var wire 8 R" I3 [7:0] $end
$var wire 8 S" I4 [7:0] $end
$var wire 2 T" select [1:0] $end
$var reg 8 U" result [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 V" I1 [7:0] $end
$var wire 8 W" I2 [7:0] $end
$var wire 8 X" I3 [7:0] $end
$var wire 8 Y" I4 [7:0] $end
$var wire 2 Z" select [1:0] $end
$var reg 8 [" result [7:0] $end
$upscope $end
$scope module mux4 $end
$var wire 8 \" I1 [7:0] $end
$var wire 8 ]" I2 [7:0] $end
$var wire 8 ^" I3 [7:0] $end
$var wire 8 _" I4 [7:0] $end
$var wire 2 `" select [1:0] $end
$var reg 8 a" result [7:0] $end
$upscope $end
$scope module mux5 $end
$var wire 8 b" I1 [7:0] $end
$var wire 8 c" I2 [7:0] $end
$var wire 8 d" I3 [7:0] $end
$var wire 8 e" I4 [7:0] $end
$var wire 2 f" select [1:0] $end
$var reg 8 g" result [7:0] $end
$upscope $end
$scope module resultmux1 $end
$var wire 8 h" input2 [7:0] $end
$var wire 1 i" select $end
$var wire 8 j" input1 [7:0] $end
$var reg 8 k" out [7:0] $end
$upscope $end
$scope module resultmux2 $end
$var wire 8 l" input1 [7:0] $end
$var wire 8 m" input2 [7:0] $end
$var wire 1 n" select $end
$var reg 8 o" out [7:0] $end
$upscope $end
$scope module resultmux4 $end
$var wire 8 p" input1 [7:0] $end
$var wire 8 q" input2 [7:0] $end
$var wire 1 r" select $end
$var reg 8 s" out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module controlUnit1 $end
$var wire 8 t" opcode [7:0] $end
$var reg 3 u" ALUop [2:0] $end
$var reg 1 < beq $end
$var reg 1 ; bne $end
$var reg 2 v" islogicalorisleft [1:0] $end
$var reg 1 7 isregout $end
$var reg 1 6 istwoscomp $end
$var reg 1 5 jump $end
$var reg 1 * writeanable $end
$upscope $end
$scope module dec $end
$var wire 32 w" instruction [31:0] $end
$var reg 8 x" immediate [7:0] $end
$var reg 8 y" jumpOrbranch [7:0] $end
$var reg 8 z" opcode [7:0] $end
$var reg 3 {" readreg1 [2:0] $end
$var reg 3 |" readreg2 [2:0] $end
$var reg 3 }" writereg [2:0] $end
$upscope $end
$scope module leftshift1 $end
$var wire 32 ~" result [31:0] $end
$var wire 32 !# data1 [31:0] $end
$upscope $end
$scope module mux11 $end
$var wire 1 6 select $end
$var wire 8 "# input2 [7:0] $end
$var wire 8 ## input1 [7:0] $end
$var reg 8 $# out [7:0] $end
$upscope $end
$scope module mux22 $end
$var wire 8 %# input1 [7:0] $end
$var wire 8 &# input2 [7:0] $end
$var wire 1 7 select $end
$var reg 8 '# out [7:0] $end
$upscope $end
$scope module mux32bit_control1 $end
$var wire 1 ; bne $end
$var wire 1 < branch $end
$var wire 1 5 jump $end
$var wire 1 ' zero $end
$var reg 1 2 result $end
$upscope $end
$scope module pc1 $end
$var wire 1 # CLK $end
$var wire 1 $ RESET $end
$var wire 32 (# leftshiftout [31:0] $end
$var wire 1 2 muxcontrol $end
$var reg 32 )# PC [31:0] $end
$var reg 32 *# PC_data [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 # CLOCK $end
$var wire 8 +# IN [7:0] $end
$var wire 3 ,# INADDRESS [2:0] $end
$var wire 8 -# OUT1 [7:0] $end
$var wire 3 .# OUT1ADDRESS [2:0] $end
$var wire 8 /# OUT2 [7:0] $end
$var wire 3 0# OUT2ADDRESS [2:0] $end
$var wire 1 $ RESET $end
$var wire 1 * WRITE $end
$var integer 32 1# i [31:0] $end
$upscope $end
$scope module signextend1 $end
$var wire 8 2# data [7:0] $end
$var reg 32 3# result [31:0] $end
$upscope $end
$scope module twoscom $end
$var wire 8 4# input_nupm [7:0] $end
$var reg 8 5# output_nupm [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 6# \REGISTER[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 7# \REGISTER[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 8# \REGISTER[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 9# \REGISTER[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 :# \REGISTER[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 ;# \REGISTER[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 <# \REGISTER[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 =# \REGISTER[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx00 (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx00 ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
xr"
bx q"
bx p"
bx o"
xn"
bx m"
bx l"
bx k"
bx j"
xi"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
xL"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
x0"
bx /"
bx ."
bx -"
x,"
bx +"
bx *"
bx )"
bx ("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
xk
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
x<
x;
bx :
bx 9
bx 8
x7
x6
x5
bx 4
bx00 3
x2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
bx )
bx (
x'
bx &
b1000 %
1$
0#
bx "
bx !
$end
#4
1#
#5
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 !
b0 =
b0 *#
b1000 1#
#6
0$
#7
b0 3
b0 ~"
b0 (#
bx0000000 ^
bx000000 ]
b0xx00000 \
b0xx0000 [
b0xx000 Z
b0xx00 Y
b0xx0 X
b0xx W
0k
02
b0 :
b0 !#
b0 3#
b11 ,
b11 C
b11 M
b11 P
b11 S
b11 U
b11 i
b11 r
b11 ;"
b11 '#
b0 8
b0 B
b0 9"
b0 T"
b0 Z"
b0 `"
b0 f"
b0 v"
0;
05
0<
b0 ?
b0 @
b0 c
b0 u"
07
06
1*
b0 4
b0 y"
b0 2#
b11 9
b11 x"
b11 %#
b11 /
b11 |"
b11 0#
b0 0
b0 {"
b0 .#
b0 (
b0 }"
b0 ,#
b0 1
b0 t"
b0 z"
b11 "
b11 &
b11 w"
#8
0'
b11 )
b11 A
b11 g
b11 +#
1'"
1,"
00"
1i"
1n"
0r"
0L"
bx11 H
bx11 f
bx11 h
b0xx I
b0xx O
b0xx a
b11 t
b11 >"
b11 K
b11 R
b11 _
0#
#9
b0 2"
b0 a"
b0 q"
b0 G
b0 e
b0 8"
b0 O"
b0 5"
b0 N"
b0 s"
b0 I"
b0 \"
b0 H"
b0 ]"
b0 K"
b0 ^"
b0 J"
b0 _"
b0 6"
b0 o"
b0 p"
b0 3"
b0 ["
b0 m"
b0 E"
b0 V"
b0 D"
b0 W"
b0 G"
b0 X"
b0 F"
b0 Y"
b0 7"
b0 k"
b0 l"
b0 4"
b0 U"
b0 h"
b0 :"
b0 M"
b0 g"
b0 l
b0 %"
b0 /"
b0 F
b0 d
b0 q
b0 1"
b0 z
b0 #"
b0 w
b0 $"
b0 o
b0 -"
b0 ."
b0 m
b0 ""
b0 +"
b0 y
b0 ~
b0 v
b0 !"
b0 p
b0 )"
b0 *"
b0 n
b0 }
b0 &"
b0 >
b0 $#
b0 &#
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 x
b0 {
b0 u
b0 |
b0 A"
b0 P"
b0 @"
b0 Q"
b0 ="
b0 b"
b0 c"
b0 C"
b0 R"
b0 B"
b0 S"
b0 ?"
b0 d"
b0 e"
b0 -
b0 ##
b0 /#
b0 4#
b0 .
b0 D
b0 N
b0 Q
b0 V
b0 j
b0 s
b0 ("
b0 <"
b0 j"
b0 -#
#10
b0 +
b0 "#
b0 5#
b11 H
b11 f
b11 h
b0 I
b0 O
b0 a
#11
b11 J
b11 L
b11 `
#12
b0 E
b0 T
b0 b
1#
#13
b11 6#
b100 !
b100 =
b100 *#
#15
b100 D"
b100 W"
b100 F"
b100 Y"
b1 7"
b1 k"
b1 l"
b1 4"
b1 U"
b1 h"
b110 l
b110 %"
b110 /"
b1100000 F
b1100000 d
b1100000 q
b1100000 1"
b110 z
b110 #"
b110 w
b110 $"
b1100000 o
b1100000 -"
b1100000 ."
b1100000 m
b1100000 ""
b1100000 +"
b1100000 y
b1100000 ~
b110 v
b110 !"
b10000001 p
b10000001 )"
b10000001 *"
b100 3
b100 ~"
b100 (#
b10000001 n
b10000001 }
b10000001 &"
b1 :
b1 !#
b1 3#
b101 ,
b101 C
b101 M
b101 P
b101 S
b101 U
b101 i
b101 r
b101 ;"
b101 '#
b1010 X
b101 W
b1 A"
b1 P"
b110 @"
b110 Q"
b1 C"
b1 R"
b110 B"
b110 S"
b10000001 x
b10000001 {
b110 u
b110 |
b1 4
b1 y"
b1 2#
b101 9
b101 x"
b101 %#
b101 /
b101 |"
b101 0#
b1 (
b1 }"
b1 ,#
b11 .
b11 D
b11 N
b11 Q
b11 V
b11 j
b11 s
b11 ("
b11 <"
b11 j"
b11 -#
b10000000000000101 "
b10000000000000101 &
b10000000000000101 w"
#16
b101 )
b101 A
b101 g
b101 +#
b11000 l
b11000 %"
b11000 /"
b10000 H"
b10000 ]"
b10000 J"
b10000 _"
b11000 z
b11000 #"
b11000 w
b11000 $"
b1 6"
b1 o"
b1 p"
b10000001 o
b10000001 -"
b10000001 ."
b11000 F
b11000 d
b11000 q
b11000 1"
0n"
1r"
0,"
10"
b111 H
b111 f
b111 h
b101 >"
b101 t
b101 K
b101 R
b101 _
b1 I
b1 O
b1 a
0#
#17
b1000 J
b1000 L
b1000 `
#18
b1111 E
b1111 T
b1111 b
#20
1#
#21
b101 7#
b1000 !
b1000 =
b1000 *#
#23
b1000 )
b1000 A
b1000 g
b1000 +#
b0 3
b0 ~"
b0 (#
b0 X
b0 W
12
b0 :
b0 !#
b0 3#
b0 ,
b0 C
b0 M
b0 P
b0 S
b0 U
b0 i
b0 r
b0 ;"
b0 '#
1;
b1 ?
b1 @
b1 c
b1 u"
17
16
0*
b0 4
b0 y"
b0 2#
b1 9
b1 x"
b1 %#
b1 /
b1 |"
b1 0#
b1 0
b1 {"
b1 .#
b0 (
b0 }"
b0 ,#
b1000 1
b1000 t"
b1000 z"
b1000000000000000000100000001 "
b1000000000000000000100000001 &
b1000000000000000000100000001 w"
#24
b110000 l
b110000 %"
b110000 /"
b110000 z
b110000 #"
b110000 w
b110000 $"
b11000000 m
b11000000 ""
b11000000 +"
b110000 H"
b110000 ]"
b110000 J"
b110000 _"
b11 o
b11 -"
b11 ."
b11000000 y
b11000000 ~
b1100 v
b1100 !"
b11 6"
b11 o"
b11 p"
b1100 D"
b1100 W"
b1100 F"
b1100 Y"
b11 G
b11 e
b11 8"
b11 O"
b11 p
b11 )"
b11 *"
b11 F
b11 d
b11 q
b11 1"
b11 7"
b11 k"
b11 l"
b11 5"
b11 N"
b11 s"
0'"
00"
0i"
0r"
b11 H
b11 f
b11 h
b0 I
b0 O
b0 a
b0 t
b0 >"
b0 K
b0 R
b0 _
0#
#25
b1 3"
b1 ["
b1 m"
b10 4"
b10 U"
b10 h"
b11 )
b11 A
b11 g
b11 +#
b1010000 l
b1010000 %"
b1010000 /"
b101 G
b101 e
b101 8"
b101 O"
b101 F
b101 d
b101 q
b101 1"
b1010000 z
b1010000 #"
b1010000 w
b1010000 $"
b1000001 m
b1000001 ""
b1000001 +"
b101 5"
b101 N"
b101 s"
b1010000 H"
b1010000 ]"
b1010000 J"
b1010000 _"
b10000010 n
b10000010 }
b10000010 &"
b101 o
b101 -"
b101 ."
b1000001 y
b1000001 ~
b10100 v
b10100 !"
b101 6"
b101 o"
b101 p"
b1 E"
b1 V"
b10100 D"
b10100 W"
b1 G"
b1 X"
b10100 F"
b10100 Y"
b10000010 x
b10000010 {
b1010 u
b1010 |
b10 A"
b10 P"
b1010 @"
b1010 Q"
b10 C"
b10 R"
b1010 B"
b1010 S"
b101 p
b101 )"
b101 *"
b101 7"
b101 k"
b101 l"
b11 J
b11 L
b11 `
b101 -
b101 ##
b101 /#
b101 4#
b101 .
b101 D
b101 N
b101 Q
b101 V
b101 j
b101 s
b101 ("
b101 <"
b101 j"
b101 -#
#26
b11101100 Y
b11111011 W
b11111011 ,
b11111011 C
b11111011 M
b11111011 P
b11111011 S
b11111011 U
b11111011 i
b11111011 r
b11111011 ;"
b11111011 '#
b11111011 >
b11111011 $#
b11111011 &#
b11111011 +
b11111011 "#
b11111011 5#
b101 H
b101 f
b101 h
b0 E
b0 T
b0 b
#27
b10100000 m
b10100000 ""
b10100000 +"
b1010 l
b1010 %"
b1010 /"
b10100000 y
b10100000 ~
b1010 v
b1010 !"
b10100000 F
b10100000 d
b10100000 q
b10100000 1"
b1010 z
b1010 #"
b1010 w
b1010 $"
b0 G
b0 e
b0 8"
b0 O"
b10000010 p
b10000010 )"
b10000010 *"
b10100000 o
b10100000 -"
b10100000 ."
1L"
1'"
1,"
b11111111 H
b11111111 f
b11111111 h
b1 I
b1 O
b1 a
b1000 >"
b11 t
b11111011 K
b11111011 R
b11111011 _
#28
02
1'
b0 )
b0 A
b0 g
b0 +#
b0 J
b0 L
b0 `
1#
#29
b1100 !
b1100 =
b1100 *#
b11100111 E
b11100111 T
b11100111 b
#31
0'
b11100111 )
b11100111 A
b11100111 g
b11100111 +#
b10100 Y
b101 W
b101 ,
b101 C
b101 M
b101 P
b101 S
b101 U
b101 i
b101 r
b101 ;"
b101 '#
b1000 3
b1000 ~"
b1000 (#
b101 >
b101 $#
b101 &#
b10 :
b10 !#
b10 3#
0;
b110 ?
b110 @
b110 c
b110 u"
06
1*
b10 4
b10 y"
b10 2#
b0 0
b0 {"
b0 .#
b10 (
b10 }"
b10 ,#
b1111 1
b1111 t"
b1111 z"
b1111000000100000000000000001 "
b1111000000100000000000000001 &
b1111000000100000000000000001 w"
#32
b0 3"
b0 ["
b0 m"
b101000 l
b101000 %"
b101000 /"
b100000 H"
b100000 ]"
b100000 J"
b100000 _"
b101000 z
b101000 #"
b101000 w
b101000 $"
b10 6"
b10 o"
b10 p"
b0 E"
b0 V"
b1000 D"
b1000 W"
b0 G"
b0 X"
b1000 F"
b1000 Y"
b10000010 o
b10000010 -"
b10000010 ."
b101000 F
b101000 d
b101000 q
b101000 1"
b10 7"
b10 k"
b10 l"
b0 5"
b0 N"
b0 s"
b0 G
b0 e
b0 8"
b0 O"
0,"
10"
1i"
1r"
0L"
b101 H
b101 f
b101 h
b101 I
b101 O
b101 a
b101 t
b101 >"
b101 K
b101 R
b101 _
0#
#33
b10000 H"
b10000 ]"
b10000 J"
b10000 _"
b1 6"
b1 o"
b1 p"
b100 D"
b100 W"
b100 F"
b100 Y"
b1 7"
b1 k"
b1 l"
b1 4"
b1 U"
b1 h"
b11000 F
b11000 d
b11000 q
b11000 1"
b11000 l
b11000 %"
b11000 /"
b11000 z
b11000 #"
b11000 w
b11000 $"
b1100000 m
b1100000 ""
b1100000 +"
b10000001 o
b10000001 -"
b10000001 ."
b1100000 y
b1100000 ~
b110 v
b110 !"
b10000001 p
b10000001 )"
b10000001 *"
b10000001 n
b10000001 }
b10000001 &"
b0 Y
b1010 X
b1 A"
b1 P"
b110 @"
b110 Q"
b1 C"
b1 R"
b110 B"
b110 S"
b10000001 x
b10000001 {
b110 u
b110 |
b1010 J
b1010 L
b1010 `
b11 .
b11 D
b11 N
b11 Q
b11 V
b11 j
b11 s
b11 ("
b11 <"
b11 j"
b11 -#
#34
b111 H
b111 f
b111 h
b1 I
b1 O
b1 a
#35
b1000 J
b1000 L
b1000 `
#36
b1111 )
b1111 A
b1111 g
b1111 +#
b1111 E
b1111 T
b1111 b
1#
#37
b1111 8#
b10000 !
b10000 =
b10000 *#
#39
b101 )
b101 A
b101 g
b101 +#
b0xxxxxxxx00 3
b0xxxxxxxx00 ~"
b0xxxxxxxx00 (#
bx0 X
bx W
b0xxxxxxxx :
b0xxxxxxxx !#
b0xxxxxxxx 3#
bx ,
bx C
bx M
bx P
bx S
bx U
bx i
bx r
bx ;"
bx '#
b0 ?
b0 @
b0 c
b0 u"
07
0*
bx 4
bx y"
bx 2#
bx 9
bx x"
bx %#
bx /
bx |"
bx 0#
bx 0
bx {"
bx .#
bx (
bx }"
bx ,#
bx 1
bx t"
bx z"
bx "
bx &
bx w"
#40
bx )
bx A
bx g
bx +#
b110 F
b110 d
b110 q
b110 1"
b110000 H"
b110000 ]"
b110000 J"
b110000 _"
b110 l
b110 %"
b110 /"
b11 6"
b11 o"
b11 p"
b1100 D"
b1100 W"
b1100 F"
b1100 Y"
b110 z
b110 #"
b110 w
b110 $"
b11 7"
b11 k"
b11 l"
b11 5"
b11 N"
b11 s"
b1100000 o
b1100000 -"
b1100000 ."
0i"
0r"
1L"
x'"
x,"
x0"
bx11 H
bx11 f
bx11 h
b0xx I
b0xx O
b0xx a
b1000 >"
bx t
bx K
bx R
bx _
0#
#41
bx0000000 G
bx0000000 e
bx0000000 8"
bx0000000 O"
bx0000xxx 2"
bx0000xxx a"
bx0000xxx q"
bx00xxxxx 3"
bx00xxxxx ["
bx00xxxxx m"
bx0000000 :"
bx0000000 M"
bx0000000 g"
bx0xxxxxx 4"
bx0xxxxxx U"
bx0xxxxxx h"
bx F
bx d
bx q
bx 1"
bx l
bx %"
bx /"
bx z
bx #"
bx w
bx $"
bx o
bx -"
bx ."
bx m
bx ""
bx +"
bx y
bx ~
bx v
bx !"
bx p
bx )"
bx *"
bx 5"
bx N"
bx s"
bx0000xxx I"
bx0000xxx \"
bx0000 H"
bx0000 ]"
b0xxxx K"
b0xxxx ^"
bx0000 J"
bx0000 _"
bx n
bx }
bx &"
bx 6"
bx o"
bx p"
bx00xxxxx E"
bx00xxxxx V"
bx00 D"
bx00 W"
b0xxxxxx G"
b0xxxxxx X"
bx00 F"
bx00 Y"
bx >
bx $#
bx &#
bx0000000 ^
bx000000 ]
bx00000 \
bx0000 [
bx000 Z
bx00 Y
bx0 X
bx x
bx {
bx u
bx |
bx0xxxxxx A"
bx0xxxxxx P"
bx0 @"
bx0 Q"
bx0000000 ="
bx0000000 b"
bx0000000 c"
b0xxxxxxx C"
b0xxxxxxx R"
bx0 B"
bx0 S"
bx 7"
bx k"
bx l"
bx J
bx L
bx `
bx -
bx ##
bx /#
bx 4#
bx .
bx D
bx N
bx Q
bx V
bx j
bx s
bx ("
bx <"
bx j"
bx -#
#42
bx +
bx "#
bx 5#
bx H
bx f
bx h
bx I
bx O
bx a
bx E
bx T
bx b
#44
1#
#45
b10100 !
b10100 =
b10100 *#
#48
0#
#52
1#
#53
b11000 !
b11000 =
b11000 *#
#56
0#
#60
1#
#61
b11100 !
b11100 =
b11100 *#
#64
0#
#68
1#
#69
b100000 !
b100000 =
b100000 *#
#72
0#
#76
1#
#77
b100100 !
b100100 =
b100100 *#
#80
0#
#84
1#
#85
b101000 !
b101000 =
b101000 *#
#88
0#
#92
1#
#93
b101100 !
b101100 =
b101100 *#
#96
0#
#100
1#
#101
b110000 !
b110000 =
b110000 *#
#104
0#
#108
1#
#109
b110100 !
b110100 =
b110100 *#
#112
0#
#116
1#
#117
b111000 !
b111000 =
b111000 *#
#120
0#
#124
1#
#125
b111100 !
b111100 =
b111100 *#
#128
0#
#132
1#
#133
b1000000 !
b1000000 =
b1000000 *#
#136
0#
#140
1#
#141
b1000100 !
b1000100 =
b1000100 *#
#144
0#
#148
1#
#149
b1001000 !
b1001000 =
b1001000 *#
#152
0#
#156
1#
#157
b1001100 !
b1001100 =
b1001100 *#
#160
0#
#164
1#
#165
b1010000 !
b1010000 =
b1010000 *#
#168
0#
#172
1#
#173
b1010100 !
b1010100 =
b1010100 *#
#176
0#
#180
1#
#181
b1011000 !
b1011000 =
b1011000 *#
#184
0#
#188
1#
#189
b1011100 !
b1011100 =
b1011100 *#
#192
0#
#196
1#
#197
b1100000 !
b1100000 =
b1100000 *#
#200
0#
#204
1#
#205
b1100100 !
b1100100 =
b1100100 *#
#208
0#
#212
1#
#213
b1101000 !
b1101000 =
b1101000 *#
#216
0#
#220
1#
#221
b1101100 !
b1101100 =
b1101100 *#
#224
0#
#228
1#
#229
b1110000 !
b1110000 =
b1110000 *#
#232
0#
#236
1#
#237
b1110100 !
b1110100 =
b1110100 *#
#240
0#
#244
1#
#245
b1111000 !
b1111000 =
b1111000 *#
#248
0#
#252
1#
#253
b1111100 !
b1111100 =
b1111100 *#
#256
0#
#260
1#
#261
b10000000 !
b10000000 =
b10000000 *#
#264
0#
#268
1#
#269
b10000100 !
b10000100 =
b10000100 *#
#272
0#
#276
1#
#277
b10001000 !
b10001000 =
b10001000 *#
#280
0#
#284
1#
#285
b10001100 !
b10001100 =
b10001100 *#
#288
0#
#292
1#
#293
b10010000 !
b10010000 =
b10010000 *#
#296
0#
#300
1#
#301
b10010100 !
b10010100 =
b10010100 *#
#304
0#
#308
1#
#309
b10011000 !
b10011000 =
b10011000 *#
#312
0#
#316
1#
#317
b10011100 !
b10011100 =
b10011100 *#
#320
0#
#324
1#
#325
b10100000 !
b10100000 =
b10100000 *#
#328
0#
#332
1#
#333
b10100100 !
b10100100 =
b10100100 *#
#336
0#
#340
1#
#341
b10101000 !
b10101000 =
b10101000 *#
#344
0#
#348
1#
#349
b10101100 !
b10101100 =
b10101100 *#
#352
0#
#356
1#
