{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645163807144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645163807151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:56:47 2022 " "Processing started: Thu Feb 17 23:56:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645163807151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163807151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163807151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645163807826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645163807826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-ARC " "Found design unit 1: HA-ARC" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/HA/HA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816156 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163816156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/fa/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/fa/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-ARC " "Found design unit 1: FA-ARC" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816161 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163816161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/rc4/rc4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/rc4/rc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC4-ARC " "Found design unit 1: RC4-ARC" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816166 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC4 " "Found entity 1: RC4" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163816166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/masseis/masseis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/masseis/masseis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masSeis-ARC " "Found design unit 1: masSeis-ARC" {  } { { "../masSeis/masSeis.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/masSeis/masSeis.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816171 ""} { "Info" "ISGN_ENTITY_NAME" "1 masSeis " "Found entity 1: masSeis" {  } { { "../masSeis/masSeis.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/masSeis/masSeis.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163816171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/ajuste/ajuste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/ajuste/ajuste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ajuste-ARC " "Found design unit 1: Ajuste-ARC" {  } { { "../Ajuste/Ajuste.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ajuste " "Found entity 1: Ajuste" {  } { { "../Ajuste/Ajuste.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163816176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-ARC " "Found design unit 1: BCD-ARC" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816181 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163816181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163816181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD " "Elaborating entity \"BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645163816221 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D BCD.vhd(37) " "VHDL Signal Declaration warning at BCD.vhd(37): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645163816222 "|BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RC4 RC4:I0 " "Elaborating entity \"RC4\" for hierarchy \"RC4:I0\"" {  } { { "BCD.vhd" "I0" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163816231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C RC4.vhd(23) " "Verilog HDL or VHDL warning at RC4.vhd(23): object \"C\" assigned a value but never read" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645163816232 "|BCD|RC4:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA RC4:I0\|FA:I0 " "Elaborating entity \"FA\" for hierarchy \"RC4:I0\|FA:I0\"" {  } { { "../RC4/RC4.vhd" "I0" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163816234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA RC4:I0\|FA:I0\|HA:I0 " "Elaborating entity \"HA\" for hierarchy \"RC4:I0\|FA:I0\|HA:I0\"" {  } { { "../FA/FA.vhd" "I0" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163816237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ajuste Ajuste:I1 " "Elaborating entity \"Ajuste\" for hierarchy \"Ajuste:I1\"" {  } { { "BCD.vhd" "I1" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163816255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masSeis masSeis:I2 " "Elaborating entity \"masSeis\" for hierarchy \"masSeis:I2\"" {  } { { "BCD.vhd" "I2" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163816258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Salida\[1\] GND " "Pin \"Salida\[1\]\" is stuck at GND" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645163816593 "|BCD|Salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Salida\[2\] GND " "Pin \"Salida\[2\]\" is stuck at GND" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645163816593 "|BCD|Salida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Salida\[3\] GND " "Pin \"Salida\[3\]\" is stuck at GND" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645163816593 "|BCD|Salida[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645163816593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645163816646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645163816981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163816981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645163817011 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645163817011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645163817011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645163817011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645163817022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 23:56:57 2022 " "Processing ended: Thu Feb 17 23:56:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645163817022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645163817022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645163817022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163817022 ""}
