Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: sakura_g_aes128.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sakura_g_aes128.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sakura_g_aes128"
Output Format                      : NGC
Target Device                      : xc6slx75-2-csg484

---- Source Options
Top Module Name                    : sakura_g_aes128
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\full_adder_WDDL.v" into library work
Parsing module <full_adder_WDDL>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\adder_13_bit_WDDL.v" into library work
Parsing module <adder_13_bit_WDDL>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\xorshift.v" into library work
Parsing module <xorshift>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\reduction_WDDL.v" into library work
Parsing module <reduction_WDDL>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\multiplier.v" into library work
Parsing module <multiplier>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\host_if.v" into library work
Parsing module <host_if>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\PRNG.v" into library work
Parsing module <PRNG>.
INFO:HDLCompiler:693 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\PRNG.v" Line 26. parameter declaration becomes local in PRNG with formal parameter declaration list
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\masked_arith.v" into library work
Parsing module <masked_arith>.
INFO:HDLCompiler:693 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\masked_arith.v" Line 32. parameter declaration becomes local in masked_arith with formal parameter declaration list
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" into library work
Parsing module <sakura_g_aes128>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sakura_g_aes128>.

Elaborating module <IBUFG>.

Elaborating module <host_if>.
WARNING:HDLCompiler:189 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 109: Size mismatch in connection of port <KVAL>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 110: Assignment to key ignored, since the identifier is never used

Elaborating module <masked_arith(RADIX=13)>.

Elaborating module <multiplier(RADIX=13)>.

Elaborating module <reduction_WDDL>.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\reduction_WDDL.v" Line 40: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\reduction_WDDL.v" Line 45: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <adder_13_bit_WDDL>.

Elaborating module <full_adder_WDDL>.

Elaborating module <adder(RADIX=13)>.

Elaborating module <PRNG(RADIX=64)>.

Elaborating module <xorshift(RADIX=64)>.
WARNING:HDLCompiler:189 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 153: Size mismatch in connection of port <seed1>. Formal port size is 64-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 154: Size mismatch in connection of port <seed2>. Formal port size is 64-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 161: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 162: Result of 64-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 172: Assignment to PRNG_on ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 77: Net <key_val> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" Line 79: Net <busy> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sakura_g_aes128>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v".
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\sakura_g_aes128.v" line 103: Output port <KEY_OUT> of the instance <host_if> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <key_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 22-bit register for signal <count>.
    Found 22-bit adder for signal <count[21]_GND_1_o_add_5_OUT> created at line 169.
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<7>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<6>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<5>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<4>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<3>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<2>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<1>> created at line 198
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<0>> created at line 198
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sakura_g_aes128> synthesized.

Synthesizing Unit <host_if>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\Sakura_G_proj\host_if.v".
        CMD = 4'b0000
        READ1 = 4'b0001
        READ2 = 4'b0010
        READ3 = 4'b0011
        READ4 = 4'b0100
        WRITE1 = 4'b0101
        WRITE2 = 4'b0110
        WRITE3 = 4'b0111
        WRITE4 = 4'b1000
    Found 1-bit register for signal <lbus_we_reg>.
    Found 1-bit register for signal <addr_reg<15>>.
    Found 1-bit register for signal <addr_reg<14>>.
    Found 1-bit register for signal <addr_reg<13>>.
    Found 1-bit register for signal <addr_reg<12>>.
    Found 1-bit register for signal <addr_reg<11>>.
    Found 1-bit register for signal <addr_reg<10>>.
    Found 1-bit register for signal <addr_reg<9>>.
    Found 1-bit register for signal <addr_reg<8>>.
    Found 1-bit register for signal <addr_reg<7>>.
    Found 1-bit register for signal <addr_reg<6>>.
    Found 1-bit register for signal <addr_reg<5>>.
    Found 1-bit register for signal <addr_reg<4>>.
    Found 1-bit register for signal <addr_reg<3>>.
    Found 1-bit register for signal <addr_reg<2>>.
    Found 1-bit register for signal <addr_reg<1>>.
    Found 1-bit register for signal <addr_reg<0>>.
    Found 1-bit register for signal <data_reg<15>>.
    Found 1-bit register for signal <data_reg<14>>.
    Found 1-bit register for signal <data_reg<13>>.
    Found 1-bit register for signal <data_reg<12>>.
    Found 1-bit register for signal <data_reg<11>>.
    Found 1-bit register for signal <data_reg<10>>.
    Found 1-bit register for signal <data_reg<9>>.
    Found 1-bit register for signal <data_reg<8>>.
    Found 1-bit register for signal <data_reg<7>>.
    Found 1-bit register for signal <data_reg<6>>.
    Found 1-bit register for signal <data_reg<5>>.
    Found 1-bit register for signal <data_reg<4>>.
    Found 1-bit register for signal <data_reg<3>>.
    Found 1-bit register for signal <data_reg<2>>.
    Found 1-bit register for signal <data_reg<1>>.
    Found 1-bit register for signal <data_reg<0>>.
    Found 1-bit register for signal <write_ena>.
    Found 1-bit register for signal <key_gen>.
    Found 1-bit register for signal <data_ena>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <enc_dec>.
    Found 1-bit register for signal <key_reg<127>>.
    Found 1-bit register for signal <key_reg<126>>.
    Found 1-bit register for signal <key_reg<125>>.
    Found 1-bit register for signal <key_reg<124>>.
    Found 1-bit register for signal <key_reg<123>>.
    Found 1-bit register for signal <key_reg<122>>.
    Found 1-bit register for signal <key_reg<121>>.
    Found 1-bit register for signal <key_reg<120>>.
    Found 1-bit register for signal <key_reg<119>>.
    Found 1-bit register for signal <key_reg<118>>.
    Found 1-bit register for signal <key_reg<117>>.
    Found 1-bit register for signal <key_reg<116>>.
    Found 1-bit register for signal <key_reg<115>>.
    Found 1-bit register for signal <key_reg<114>>.
    Found 1-bit register for signal <key_reg<113>>.
    Found 1-bit register for signal <key_reg<112>>.
    Found 1-bit register for signal <key_reg<111>>.
    Found 1-bit register for signal <key_reg<110>>.
    Found 1-bit register for signal <key_reg<109>>.
    Found 1-bit register for signal <key_reg<108>>.
    Found 1-bit register for signal <key_reg<107>>.
    Found 1-bit register for signal <key_reg<106>>.
    Found 1-bit register for signal <key_reg<105>>.
    Found 1-bit register for signal <key_reg<104>>.
    Found 1-bit register for signal <key_reg<103>>.
    Found 1-bit register for signal <key_reg<102>>.
    Found 1-bit register for signal <key_reg<101>>.
    Found 1-bit register for signal <key_reg<100>>.
    Found 1-bit register for signal <key_reg<99>>.
    Found 1-bit register for signal <key_reg<98>>.
    Found 1-bit register for signal <key_reg<97>>.
    Found 1-bit register for signal <key_reg<96>>.
    Found 1-bit register for signal <key_reg<95>>.
    Found 1-bit register for signal <key_reg<94>>.
    Found 1-bit register for signal <key_reg<93>>.
    Found 1-bit register for signal <key_reg<92>>.
    Found 1-bit register for signal <key_reg<91>>.
    Found 1-bit register for signal <key_reg<90>>.
    Found 1-bit register for signal <key_reg<89>>.
    Found 1-bit register for signal <key_reg<88>>.
    Found 1-bit register for signal <key_reg<87>>.
    Found 1-bit register for signal <key_reg<86>>.
    Found 1-bit register for signal <key_reg<85>>.
    Found 1-bit register for signal <key_reg<84>>.
    Found 1-bit register for signal <key_reg<83>>.
    Found 1-bit register for signal <key_reg<82>>.
    Found 1-bit register for signal <key_reg<81>>.
    Found 1-bit register for signal <key_reg<80>>.
    Found 1-bit register for signal <key_reg<79>>.
    Found 1-bit register for signal <key_reg<78>>.
    Found 1-bit register for signal <key_reg<77>>.
    Found 1-bit register for signal <key_reg<76>>.
    Found 1-bit register for signal <key_reg<75>>.
    Found 1-bit register for signal <key_reg<74>>.
    Found 1-bit register for signal <key_reg<73>>.
    Found 1-bit register for signal <key_reg<72>>.
    Found 1-bit register for signal <key_reg<71>>.
    Found 1-bit register for signal <key_reg<70>>.
    Found 1-bit register for signal <key_reg<69>>.
    Found 1-bit register for signal <key_reg<68>>.
    Found 1-bit register for signal <key_reg<67>>.
    Found 1-bit register for signal <key_reg<66>>.
    Found 1-bit register for signal <key_reg<65>>.
    Found 1-bit register for signal <key_reg<64>>.
    Found 1-bit register for signal <key_reg<63>>.
    Found 1-bit register for signal <key_reg<62>>.
    Found 1-bit register for signal <key_reg<61>>.
    Found 1-bit register for signal <key_reg<60>>.
    Found 1-bit register for signal <key_reg<59>>.
    Found 1-bit register for signal <key_reg<58>>.
    Found 1-bit register for signal <key_reg<57>>.
    Found 1-bit register for signal <key_reg<56>>.
    Found 1-bit register for signal <key_reg<55>>.
    Found 1-bit register for signal <key_reg<54>>.
    Found 1-bit register for signal <key_reg<53>>.
    Found 1-bit register for signal <key_reg<52>>.
    Found 1-bit register for signal <key_reg<51>>.
    Found 1-bit register for signal <key_reg<50>>.
    Found 1-bit register for signal <key_reg<49>>.
    Found 1-bit register for signal <key_reg<48>>.
    Found 1-bit register for signal <key_reg<47>>.
    Found 1-bit register for signal <key_reg<46>>.
    Found 1-bit register for signal <key_reg<45>>.
    Found 1-bit register for signal <key_reg<44>>.
    Found 1-bit register for signal <key_reg<43>>.
    Found 1-bit register for signal <key_reg<42>>.
    Found 1-bit register for signal <key_reg<41>>.
    Found 1-bit register for signal <key_reg<40>>.
    Found 1-bit register for signal <key_reg<39>>.
    Found 1-bit register for signal <key_reg<38>>.
    Found 1-bit register for signal <key_reg<37>>.
    Found 1-bit register for signal <key_reg<36>>.
    Found 1-bit register for signal <key_reg<35>>.
    Found 1-bit register for signal <key_reg<34>>.
    Found 1-bit register for signal <key_reg<33>>.
    Found 1-bit register for signal <key_reg<32>>.
    Found 1-bit register for signal <key_reg<31>>.
    Found 1-bit register for signal <key_reg<30>>.
    Found 1-bit register for signal <key_reg<29>>.
    Found 1-bit register for signal <key_reg<28>>.
    Found 1-bit register for signal <key_reg<27>>.
    Found 1-bit register for signal <key_reg<26>>.
    Found 1-bit register for signal <key_reg<25>>.
    Found 1-bit register for signal <key_reg<24>>.
    Found 1-bit register for signal <key_reg<23>>.
    Found 1-bit register for signal <key_reg<22>>.
    Found 1-bit register for signal <key_reg<21>>.
    Found 1-bit register for signal <key_reg<20>>.
    Found 1-bit register for signal <key_reg<19>>.
    Found 1-bit register for signal <key_reg<18>>.
    Found 1-bit register for signal <key_reg<17>>.
    Found 1-bit register for signal <key_reg<16>>.
    Found 1-bit register for signal <key_reg<15>>.
    Found 1-bit register for signal <key_reg<14>>.
    Found 1-bit register for signal <key_reg<13>>.
    Found 1-bit register for signal <key_reg<12>>.
    Found 1-bit register for signal <key_reg<11>>.
    Found 1-bit register for signal <key_reg<10>>.
    Found 1-bit register for signal <key_reg<9>>.
    Found 1-bit register for signal <key_reg<8>>.
    Found 1-bit register for signal <key_reg<7>>.
    Found 1-bit register for signal <key_reg<6>>.
    Found 1-bit register for signal <key_reg<5>>.
    Found 1-bit register for signal <key_reg<4>>.
    Found 1-bit register for signal <key_reg<3>>.
    Found 1-bit register for signal <key_reg<2>>.
    Found 1-bit register for signal <key_reg<1>>.
    Found 1-bit register for signal <key_reg<0>>.
    Found 1-bit register for signal <din_reg<127>>.
    Found 1-bit register for signal <din_reg<126>>.
    Found 1-bit register for signal <din_reg<125>>.
    Found 1-bit register for signal <din_reg<124>>.
    Found 1-bit register for signal <din_reg<123>>.
    Found 1-bit register for signal <din_reg<122>>.
    Found 1-bit register for signal <din_reg<121>>.
    Found 1-bit register for signal <din_reg<120>>.
    Found 1-bit register for signal <din_reg<119>>.
    Found 1-bit register for signal <din_reg<118>>.
    Found 1-bit register for signal <din_reg<117>>.
    Found 1-bit register for signal <din_reg<116>>.
    Found 1-bit register for signal <din_reg<115>>.
    Found 1-bit register for signal <din_reg<114>>.
    Found 1-bit register for signal <din_reg<113>>.
    Found 1-bit register for signal <din_reg<112>>.
    Found 1-bit register for signal <din_reg<111>>.
    Found 1-bit register for signal <din_reg<110>>.
    Found 1-bit register for signal <din_reg<109>>.
    Found 1-bit register for signal <din_reg<108>>.
    Found 1-bit register for signal <din_reg<107>>.
    Found 1-bit register for signal <din_reg<106>>.
    Found 1-bit register for signal <din_reg<105>>.
    Found 1-bit register for signal <din_reg<104>>.
    Found 1-bit register for signal <din_reg<103>>.
    Found 1-bit register for signal <din_reg<102>>.
    Found 1-bit register for signal <din_reg<101>>.
    Found 1-bit register for signal <din_reg<100>>.
    Found 1-bit register for signal <din_reg<99>>.
    Found 1-bit register for signal <din_reg<98>>.
    Found 1-bit register for signal <din_reg<97>>.
    Found 1-bit register for signal <din_reg<96>>.
    Found 1-bit register for signal <din_reg<95>>.
    Found 1-bit register for signal <din_reg<94>>.
    Found 1-bit register for signal <din_reg<93>>.
    Found 1-bit register for signal <din_reg<92>>.
    Found 1-bit register for signal <din_reg<91>>.
    Found 1-bit register for signal <din_reg<90>>.
    Found 1-bit register for signal <din_reg<89>>.
    Found 1-bit register for signal <din_reg<88>>.
    Found 1-bit register for signal <din_reg<87>>.
    Found 1-bit register for signal <din_reg<86>>.
    Found 1-bit register for signal <din_reg<85>>.
    Found 1-bit register for signal <din_reg<84>>.
    Found 1-bit register for signal <din_reg<83>>.
    Found 1-bit register for signal <din_reg<82>>.
    Found 1-bit register for signal <din_reg<81>>.
    Found 1-bit register for signal <din_reg<80>>.
    Found 1-bit register for signal <din_reg<79>>.
    Found 1-bit register for signal <din_reg<78>>.
    Found 1-bit register for signal <din_reg<77>>.
    Found 1-bit register for signal <din_reg<76>>.
    Found 1-bit register for signal <din_reg<75>>.
    Found 1-bit register for signal <din_reg<74>>.
    Found 1-bit register for signal <din_reg<73>>.
    Found 1-bit register for signal <din_reg<72>>.
    Found 1-bit register for signal <din_reg<71>>.
    Found 1-bit register for signal <din_reg<70>>.
    Found 1-bit register for signal <din_reg<69>>.
    Found 1-bit register for signal <din_reg<68>>.
    Found 1-bit register for signal <din_reg<67>>.
    Found 1-bit register for signal <din_reg<66>>.
    Found 1-bit register for signal <din_reg<65>>.
    Found 1-bit register for signal <din_reg<64>>.
    Found 1-bit register for signal <din_reg<63>>.
    Found 1-bit register for signal <din_reg<62>>.
    Found 1-bit register for signal <din_reg<61>>.
    Found 1-bit register for signal <din_reg<60>>.
    Found 1-bit register for signal <din_reg<59>>.
    Found 1-bit register for signal <din_reg<58>>.
    Found 1-bit register for signal <din_reg<57>>.
    Found 1-bit register for signal <din_reg<56>>.
    Found 1-bit register for signal <din_reg<55>>.
    Found 1-bit register for signal <din_reg<54>>.
    Found 1-bit register for signal <din_reg<53>>.
    Found 1-bit register for signal <din_reg<52>>.
    Found 1-bit register for signal <din_reg<51>>.
    Found 1-bit register for signal <din_reg<50>>.
    Found 1-bit register for signal <din_reg<49>>.
    Found 1-bit register for signal <din_reg<48>>.
    Found 1-bit register for signal <din_reg<47>>.
    Found 1-bit register for signal <din_reg<46>>.
    Found 1-bit register for signal <din_reg<45>>.
    Found 1-bit register for signal <din_reg<44>>.
    Found 1-bit register for signal <din_reg<43>>.
    Found 1-bit register for signal <din_reg<42>>.
    Found 1-bit register for signal <din_reg<41>>.
    Found 1-bit register for signal <din_reg<40>>.
    Found 1-bit register for signal <din_reg<39>>.
    Found 1-bit register for signal <din_reg<38>>.
    Found 1-bit register for signal <din_reg<37>>.
    Found 1-bit register for signal <din_reg<36>>.
    Found 1-bit register for signal <din_reg<35>>.
    Found 1-bit register for signal <din_reg<34>>.
    Found 1-bit register for signal <din_reg<33>>.
    Found 1-bit register for signal <din_reg<32>>.
    Found 1-bit register for signal <din_reg<31>>.
    Found 1-bit register for signal <din_reg<30>>.
    Found 1-bit register for signal <din_reg<29>>.
    Found 1-bit register for signal <din_reg<28>>.
    Found 1-bit register for signal <din_reg<27>>.
    Found 1-bit register for signal <din_reg<26>>.
    Found 1-bit register for signal <din_reg<25>>.
    Found 1-bit register for signal <din_reg<24>>.
    Found 1-bit register for signal <din_reg<23>>.
    Found 1-bit register for signal <din_reg<22>>.
    Found 1-bit register for signal <din_reg<21>>.
    Found 1-bit register for signal <din_reg<20>>.
    Found 1-bit register for signal <din_reg<19>>.
    Found 1-bit register for signal <din_reg<18>>.
    Found 1-bit register for signal <din_reg<17>>.
    Found 1-bit register for signal <din_reg<16>>.
    Found 1-bit register for signal <din_reg<15>>.
    Found 1-bit register for signal <din_reg<14>>.
    Found 1-bit register for signal <din_reg<13>>.
    Found 1-bit register for signal <din_reg<12>>.
    Found 1-bit register for signal <din_reg<11>>.
    Found 1-bit register for signal <din_reg<10>>.
    Found 1-bit register for signal <din_reg<9>>.
    Found 1-bit register for signal <din_reg<8>>.
    Found 1-bit register for signal <din_reg<7>>.
    Found 1-bit register for signal <din_reg<6>>.
    Found 1-bit register for signal <din_reg<5>>.
    Found 1-bit register for signal <din_reg<4>>.
    Found 1-bit register for signal <din_reg<3>>.
    Found 1-bit register for signal <din_reg<2>>.
    Found 1-bit register for signal <din_reg<1>>.
    Found 1-bit register for signal <din_reg<0>>.
    Found 1-bit register for signal <wbusy_reg>.
    Found 1-bit register for signal <rrdy_reg>.
    Found 8-bit register for signal <lbus_din_reg>.
    Found 8-bit register for signal <hdout_reg>.
    Found 4-bit register for signal <now_if_state>.
    Found 5-bit register for signal <cnt>.
    Found finite state machine <FSM_0> for signal <now_if_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RSTn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_3_o_add_2_OUT> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 317 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <host_if> synthesized.

Synthesizing Unit <masked_arith>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\masked_arith.v".
        RADIX = 13
    Found 13-bit register for signal <s2>.
    Found 13-bit register for signal <P1_2>.
    Found 13-bit register for signal <H1_2>.
    Found 13-bit register for signal <PR1_2_reg>.
    Found 13-bit register for signal <PRH1_2_reg>.
    Found 13-bit register for signal <PR1_2_reg_n>.
    Found 13-bit register for signal <PRH1_2_reg_n>.
    Found 13-bit register for signal <S1_2_reg_n>.
    Found 13-bit register for signal <s1>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 118 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <masked_arith> synthesized.

Synthesizing Unit <multiplier>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\multiplier.v".
        RADIX = 13
    Found 13x13-bit multiplier for signal <P> created at line 12.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier> synthesized.

Synthesizing Unit <reduction_WDDL>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\reduction_WDDL.v".
    Set property "KEEP_HIERARCHY = TRUE".
    Set property "S = TRUE" for signal <x_n>.
    Set property "S = TRUE" for signal <y_n>.
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\reduction_WDDL.v" line 53: Output port <C_n> of the instance <add1> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <reduction_WDDL> synthesized.

Synthesizing Unit <adder_13_bit_WDDL>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\adder_13_bit_WDDL.v".
    Set property "KEEP_HIERARCHY = TRUE".
    Set property "S = TRUE" for signal <C_n<13>>.
    Set property "S = TRUE" for signal <C_n<12>>.
    Set property "S = TRUE" for signal <C_n<11>>.
    Set property "S = TRUE" for signal <C_n<10>>.
    Set property "S = TRUE" for signal <C_n<9>>.
    Set property "S = TRUE" for signal <C_n<8>>.
    Set property "S = TRUE" for signal <C_n<7>>.
    Set property "S = TRUE" for signal <C_n<6>>.
    Set property "S = TRUE" for signal <C_n<5>>.
    Set property "S = TRUE" for signal <C_n<4>>.
    Set property "S = TRUE" for signal <C_n<3>>.
    Set property "S = TRUE" for signal <C_n<2>>.
    Set property "S = TRUE" for signal <C_n<1>>.
    Set property "S = TRUE" for signal <C_n<0>>.
    Set property "S = TRUE" for signal <carry_n<12>>.
    Set property "S = TRUE" for signal <carry_n<11>>.
    Set property "S = TRUE" for signal <carry_n<10>>.
    Set property "S = TRUE" for signal <carry_n<9>>.
    Set property "S = TRUE" for signal <carry_n<8>>.
    Set property "S = TRUE" for signal <carry_n<7>>.
    Set property "S = TRUE" for signal <carry_n<6>>.
    Set property "S = TRUE" for signal <carry_n<5>>.
    Set property "S = TRUE" for signal <carry_n<4>>.
    Set property "S = TRUE" for signal <carry_n<3>>.
    Set property "S = TRUE" for signal <carry_n<2>>.
    Set property "S = TRUE" for signal <carry_n<1>>.
    Set property "S = TRUE" for signal <carry_n<0>>.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal C_n<13> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal C_n<9> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <adder_13_bit_WDDL> synthesized.

Synthesizing Unit <full_adder_WDDL>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\full_adder_WDDL.v".
    Set property "KEEP_HIERARCHY = TRUE".
    Set property "S = TRUE" for signal <o_sum_n>.
    Set property "S = TRUE" for signal <o_carry_n>.
    Set property "S = TRUE" for signal <i_bit1>.
    Set property "S = TRUE" for signal <i_bit2>.
    Set property "S = TRUE" for signal <i_carry>.
    Set property "S = TRUE" for signal <o_sum>.
    Set property "S = TRUE" for signal <o_carry>.
    Set property "S = TRUE" for signal <i_bit1_n>.
    Set property "S = TRUE" for signal <i_bit2_n>.
    Set property "S = TRUE" for signal <i_carry_n>.
    Set property "S = TRUE" for signal <w_WIRE_1_n>.
    Set property "S = TRUE" for signal <w_WIRE_2_n>.
    Set property "S = TRUE" for signal <w_WIRE_3_n>.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal i_bit1_n may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal i_bit2_n may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal w_WIRE_1_n may hinder XST clustering optimizations.
    Summary:
Unit <full_adder_WDDL> synthesized.

Synthesizing Unit <adder>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\adder.v".
        RADIX = 13
    Found 14-bit adder for signal <P> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <PRNG>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\PRNG.v".
        RADIX = 64
    Found 64-bit register for signal <random_number2>.
    Found 64-bit register for signal <random_number1>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <PRNG> synthesized.

Synthesizing Unit <xorshift>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_masked_arith\masked_design\xorshift.v".
        RADIX = 64
    Summary:
Unit <xorshift> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 13x13-bit multiplier                                  : 2
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 22-bit adder                                          : 1
 5-bit adder                                           : 1
# Registers                                            : 313
 1-bit register                                        : 298
 13-bit register                                       : 9
 22-bit register                                       : 1
 5-bit register                                        : 1
 64-bit register                                       : 2
 8-bit register                                        : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 4
 13-bit 2-to-1 multiplexer                             : 11
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 2
# Xors                                                 : 318
 1-bit xor2                                            : 312
 64-bit xor2                                           : 6

=========================================================================
WARNING:Xst:638 - in unit adder_13_bit_WDDL Conflict on KEEP property on signal carry_n<12> and C_n<13>1 C_n<13>1 signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:638 - in unit dut/red1/add1/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add1/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.

Synthesizing (advanced) Unit <host_if>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <host_if> synthesized (advanced).

Synthesizing (advanced) Unit <sakura_g_aes128>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <sakura_g_aes128> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 13x13-bit multiplier                                  : 2
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 559
 Flip-Flops                                            : 559
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 4
 13-bit 2-to-1 multiplexer                             : 11
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 318
 1-bit xor2                                            : 312
 64-bit xor2                                           : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <host_if/FSM_0> on signal <now_if_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0101  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dut/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------

Optimizing unit <adder_13_bit_WDDL> ...

Optimizing unit <sakura_g_aes128> ...

Optimizing unit <host_if> ...

Optimizing unit <masked_arith> ...

Optimizing unit <reduction_WDDL> ...

Optimizing unit <full_adder_WDDL> ...

Optimizing unit <PRNG> ...
WARNING:Xst:2677 - Node <host_if/din_reg_0> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_1> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_3> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_4> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_2> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_5> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_6> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_7> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_8> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_9> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_10> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_12> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_13> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_11> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_14> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_15> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_16> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_17> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_18> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_19> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_21> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_22> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_20> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_23> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_24> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_26> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_27> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_25> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_28> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_29> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_31> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_30> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_45> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_46> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_47> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_61> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_62> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_63> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_78> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_79> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_77> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_93> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_94> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_95> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_109> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_110> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_111> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_125> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_126> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/din_reg_127> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_0> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_1> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_2> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_3> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_4> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_6> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_7> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_5> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_8> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_9> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_11> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_12> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_10> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_13> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_14> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_16> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_17> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_15> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_18> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_19> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_20> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_21> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_22> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_23> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_25> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_26> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_24> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_27> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_28> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_29> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_30> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_31> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_32> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_34> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_35> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_33> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_36> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_37> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_38> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_39> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_40> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_41> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_43> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_44> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_42> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_45> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_46> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_48> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_49> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_47> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_50> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_51> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_53> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_54> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_52> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_55> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_56> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_57> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_58> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_59> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_60> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_62> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_63> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_61> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_64> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_65> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_67> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_68> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_66> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_69> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_70> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_72> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_73> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_71> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_74> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_75> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_76> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_77> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_78> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_79> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_81> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_82> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_80> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_83> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_84> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_86> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_87> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_85> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_88> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_89> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_91> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_92> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_90> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_93> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_94> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_95> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_96> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_97> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_98> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_100> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_101> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_99> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_102> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_103> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_105> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_106> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_104> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_107> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_108> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_110> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_111> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_109> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_112> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_113> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_114> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_115> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_116> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_117> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_119> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_120> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_118> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_121> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_122> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_124> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_125> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_123> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_126> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/key_reg_127> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/data_reg_14> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/data_reg_15> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/data_reg_13> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/u1 Conflict on KEEP property on signal w_WIRE_1_n and o_sum_n o_sum_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add2/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/u1 Conflict on KEEP property on signal w_WIRE_1_n and o_sum_n o_sum_n signal will be lost.
WARNING:Xst:638 - in unit dut/red2/add1/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/u1 Conflict on KEEP property on signal w_WIRE_1_n and o_sum_n o_sum_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add2/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add1/u1 Conflict on KEEP property on signal w_WIRE_1_n and o_sum_n o_sum_n signal will be lost.
WARNING:Xst:638 - in unit dut/red3/add1/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[12].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[11].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[10].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[9].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[8].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[7].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[6].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[5].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[4].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[3].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[2].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal i_bit1_n and w_WIRE_1_n w_WIRE_1_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/generate_N_bit_Adder[1].u2 Conflict on KEEP property on signal w_WIRE_2_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/u1 Conflict on KEEP property on signal w_WIRE_1_n and o_sum_n o_sum_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add2/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add1/u1 Conflict on KEEP property on signal w_WIRE_1_n and o_sum_n o_sum_n signal will be lost.
WARNING:Xst:638 - in unit dut/red1/add1/u1 Conflict on KEEP property on signal w_WIRE_3_n and o_carry_n o_carry_n signal will be lost.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sakura_g_aes128, actual ratio is 1.
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[12].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[11].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[11].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[10].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[10].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[9].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[9].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[8].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/u1/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/u1/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add2/u1/i_bit2_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red3/add1/u1/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[12].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[12].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[12].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[11].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[11].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[11].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[11].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[10].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[10].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[10].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[10].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[9].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[9].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[9].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[9].u2/o_sum_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[8].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[8].u2/o_sum> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[8].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[7].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[7].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[6].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[6].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[5].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[5].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[4].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[4].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[3].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[3].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[2].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[2].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[1].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/generate_N_bit_Adder[1].u2/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/u1/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/u1/o_carry_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add2/u1/i_bit2_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[12].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[11].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[10].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[9].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[8].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[7].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[6].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[5].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[4].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[3].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[2].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/generate_N_bit_Adder[1].u2/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <dut/red1/add1/u1/o_carry> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 417
 Flip-Flops                                            : 417

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sakura_g_aes128.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1034
#      GND                         : 10
#      INV                         : 6
#      LUT1                        : 129
#      LUT2                        : 380
#      LUT3                        : 85
#      LUT4                        : 39
#      LUT5                        : 121
#      LUT6                        : 184
#      MUXCY                       : 34
#      MUXF7                       : 4
#      VCC                         : 7
#      XORCY                       : 35
# FlipFlops/Latches                : 417
#      FDC                         : 220
#      FDCE                        : 196
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 73
#      IBUF                        : 24
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 40
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             417  out of  93296     0%  
 Number of Slice LUTs:                  944  out of  46648     2%  
    Number used as Logic:               944  out of  46648     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1146
   Number with an unused Flip Flop:     729  out of   1146    63%  
   Number with an unused LUT:           202  out of   1146    17%  
   Number of fully used LUT-FF pairs:   215  out of   1146    18%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    328    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of    132     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
lbus_clk                           | IBUFG+BUFG             | 417   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 32.754ns (Maximum Frequency: 30.531MHz)
   Minimum input arrival time before clock: 5.070ns
   Maximum output required time after clock: 7.344ns
   Maximum combinational path delay: 5.183ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'lbus_clk'
  Clock period: 32.754ns (frequency: 30.531MHz)
  Total number of paths / destination ports: 2982339 / 868
-------------------------------------------------------------------------
Delay:               32.754ns (Levels of Logic = 58)
  Source:            dut/PRH1_2_reg_12 (FF)
  Destination:       dut/S1_2_reg_n_12 (FF)
  Source Clock:      lbus_clk rising
  Destination Clock: lbus_clk rising

  Data Path: dut/PRH1_2_reg_12 to dut/S1_2_reg_n_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  dut/PRH1_2_reg_12 (dut/PRH1_2_reg_12)
     DSP48A1:B12->M13      3   3.894   0.874  dut/S_1_2_dut/Mmult_P (dut/S1_2<13>)
     begin scope: 'dut/red3:naive<13>'
     begin scope: 'dut/red3/add1:B<0>'
     begin scope: 'dut/red3/add1/u1:i_bit2'
     LUT2:I0->O            2   0.250   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/u1:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[1].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[1].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[2].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[2].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[3].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[3].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[4].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[4].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[5].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[5].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[6].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[6].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[7].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[7].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[8].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[8].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[9].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[9].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[10].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[10].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[11].u2:i_carry'
     LUT3:I2->O            2   0.254   0.726  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[11].u2:o_carry'
     begin scope: 'dut/red3/add1/generate_N_bit_Adder[12].u2:i_carry'
     LUT3:I2->O            3   0.254   0.766  o_carry21 (o_carry)
     end scope: 'dut/red3/add1/generate_N_bit_Adder[12].u2:o_carry'
     end scope: 'dut/red3/add1:C<13>'
     begin scope: 'dut/red3/add2:B<0>'
     begin scope: 'dut/red3/add2/u1:i_bit2'
     LUT1:I0->O            2   0.254   0.726  i_bit2_n1 (i_bit2_n)
     LUT2:I1->O            2   0.254   0.726  w_WIRE_3_n1 (o_carry_n)
     end scope: 'dut/red3/add2/u1:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[1].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[1].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[2].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[2].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[3].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[3].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[4].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[4].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[5].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[5].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[6].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[6].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[7].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[7].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[8].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[8].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[9].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[9].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[10].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[10].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[11].u2:i_carry_n'
     LUT2:I1->O            2   0.254   0.726  w_WIRE_2_n1 (o_carry_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[11].u2:o_carry_n'
     begin scope: 'dut/red3/add2/generate_N_bit_Adder[12].u2:i_carry_n'
     LUT2:I1->O            1   0.254   0.682  o_sum_n1 (o_sum_n)
     end scope: 'dut/red3/add2/generate_N_bit_Adder[12].u2:o_sum_n'
     end scope: 'dut/red3/add2:C_n<12>'
     LUT6:I5->O            1   0.254   0.000  Mmux_reducted_n41 (reducted_n<12>)
     end scope: 'dut/red3:reducted_n<12>'
     FDCE:D                    0.074          dut/S1_2_reg_n_12
    ----------------------------------------
    Total                     32.754ns (11.601ns logic, 21.153ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lbus_clk'
  Total number of paths / destination ports: 168 / 167
-------------------------------------------------------------------------
Offset:              5.070ns (Levels of Logic = 2)
  Source:            lbus_rstn (PAD)
  Destination:       host_if/now_if_state_FSM_FFd1 (FF)
  Destination Clock: lbus_clk rising

  Data Path: lbus_rstn to host_if/now_if_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  lbus_rstn_IBUF (lbus_rstn_IBUF)
     INV:I->O            145   0.255   2.347  host_if/RSTn_inv3081_INV_0 (host_if/RSTn_inv)
     FDC:CLR                   0.459          host_if/write_ena
    ----------------------------------------
    Total                      5.070ns (2.042ns logic, 3.028ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lbus_clk'
  Total number of paths / destination ports: 34 / 23
-------------------------------------------------------------------------
Offset:              7.344ns (Levels of Logic = 2)
  Source:            host_if/cnt_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      lbus_clk rising

  Data Path: host_if/cnt_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   1.220  host_if/cnt_0 (host_if/cnt_0)
     LUT4:I0->O          273   0.254   2.433  led<0>1 (dut/rst_n_inv)
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.344ns (3.691ns logic, 3.653ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 20
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 2)
  Source:            PORT_B_OEn (PAD)
  Destination:       FTDI_BDBUS_D<7> (PAD)

  Data Path: PORT_B_OEn to FTDI_BDBUS_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  PORT_B_OEn_IBUF (PORT_B_OEn_IBUF)
     IOBUF:T->IO               2.912          FTDI_BDBUS_D_7_IOBUF (FTDI_BDBUS_D<7>)
    ----------------------------------------
    Total                      5.183ns (4.240ns logic, 0.943ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock lbus_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lbus_clk       |   32.754|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.43 secs
 
--> 

Total memory usage is 4504248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  453 (   0 filtered)
Number of infos    :    7 (   0 filtered)

