Info Session started: Sat Nov 11 20:07:04 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32I
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         I
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:04 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003404 0x00000000 0x00000000 0x0000001e 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000cb0 0x00000cb0 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800022c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002010 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800022c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002010 bytes 4 0x7a577580
Info (ICV_FN) Finishing coverage at 0x80000c70
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/I/SLLI-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : I
Info   Threshold             : 1
Info   Instructions counted  : 703
Info   Unique instructions   : 6/39 :  15.38%
Info   Coverage points hit   : 210/2540 :   8.27%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
7a577580
33360000
00000000
27008e60
c0000000
00000000
bdcefc00
453a0000
c6200000
2c370a9a
c0000000
56b58000
00000000
00000000
f8000000
73ec6000
f7c794c0
6a750b26
268a1a00
18000000
713a2000
73200000
bdd98210
95923900
4ef1c000
2c800000
abf00000
89000000
f0000000
e0380000
ffffffff
00000000
80000000
00000000
00000000
00000000
80000000
00000000
ffffffff
00000000
00000002
00000008
00000040
00000800
00100000
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00000000
00000000
00000000
00000000
80000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
80000000
80000000
80000000
c0000000
e0000000
f8000000
bf800000
ff7f8000
80000000
80000000
80000000
80000000
80000000
80000000
80000000
c0000000
e0000000
f8000000
ff800000
ffff8000
80000000
80000000
80000000
80000000
80000000
80000000
80000000
c0000000
e0000000
f8000000
ff800000
00000002
00000008
00000040
00000800
00100000
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00000000
00000000
00000000
00000000
80000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
80000000
80000000
80000000
c0000000
e0000000
f8000000
bf800000
ff7f8000
80000000
80000000
80000000
80000000
80000000
80000000
80000000
c0000000
e0000000
f8000000
ff800000
ffff8000
80000000
80000000
80000000
80000000
80000000
80000000
80000000
c0000000
e0000000
f8000000
ff800000
00000000
00000000
deadbeef
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32I)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 786
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:04 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:04 2023

