Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/conv1.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/conv2.v:187]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/conv2.v:192]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/conv2.v:197]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/conv2.v:202]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/conv2.v:207]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addra' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/pool2.v:105]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addrb' [C:/Users/DMH/Desktop/project/project_1.srcs/sources_1/new/pool2.v:110]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
