v 20130925 2
C 11300 14700 1 0 0 pcbit.sym
{
T 12500 15400 5 10 1 1 0 7 1
source=pcbit.sch
T 12000 15800 5 10 1 1 0 4 1
refdes=S0
}
N 11300 16900 11100 16900 4
{
T 11400 16900 5 10 1 1 0 6 1
netname=J0
}
N 11300 16700 11100 16700 4
{
T 11400 16700 5 10 1 1 0 6 1
netname=Inc
}
N 11300 16500 11100 16500 4
{
T 11400 16500 5 10 1 1 0 6 1
netname=Jmp
}
N 11300 16300 11100 16300 4
{
T 11400 16300 5 10 1 1 0 6 1
netname=Push
}
N 11300 16100 11100 16100 4
{
T 11400 16100 5 10 1 1 0 6 1
netname=Ret
}
N 11300 15700 11100 15700 4
{
T 11400 15700 5 10 1 1 0 6 1
netname=S0
}
N 11300 15500 11100 15500 4
{
T 11400 15500 5 10 1 1 0 6 1
netname=S1
}
N 11300 15300 11100 15300 4
{
T 11400 15300 5 10 1 1 0 6 1
netname=S2
}
N 11300 15100 11100 15100 4
{
T 11400 15100 5 10 1 1 0 6 1
netname=S3
}
C 11800 17400 1 0 0 vdd-1.sym
C 11900 14400 1 0 0 gnd-1.sym
N 12700 16700 12900 16700 4
{
T 12700 16700 5 10 1 1 0 0 1
netname=P0#
}
N 12700 16500 12900 16500 4
{
T 12700 16500 5 10 1 1 0 0 1
netname=P0
}
C 13400 14700 1 0 0 pcbit.sym
{
T 14600 15400 5 10 1 1 0 7 1
source=pcbit.sch
T 14100 15800 5 10 1 1 0 4 1
refdes=S1
}
N 13400 17100 13200 17100 4
{
T 13500 17100 5 10 1 1 0 6 1
netname=A1
}
N 13400 16900 13200 16900 4
{
T 13500 16900 5 10 1 1 0 6 1
netname=J1
}
N 13400 16700 13200 16700 4
{
T 13500 16700 5 10 1 1 0 6 1
netname=Inc
}
N 13400 16500 13200 16500 4
{
T 13500 16500 5 10 1 1 0 6 1
netname=Jmp
}
N 13400 16300 13200 16300 4
{
T 13500 16300 5 10 1 1 0 6 1
netname=Push
}
N 13400 16100 13200 16100 4
{
T 13500 16100 5 10 1 1 0 6 1
netname=Ret
}
N 13400 15700 13200 15700 4
{
T 13500 15700 5 10 1 1 0 6 1
netname=S0
}
N 13400 15500 13200 15500 4
{
T 13500 15500 5 10 1 1 0 6 1
netname=S1
}
N 13400 15300 13200 15300 4
{
T 13500 15300 5 10 1 1 0 6 1
netname=S2
}
N 13400 15100 13200 15100 4
{
T 13500 15100 5 10 1 1 0 6 1
netname=S3
}
C 13900 17400 1 0 0 vdd-1.sym
C 14000 14400 1 0 0 gnd-1.sym
N 14800 16700 15000 16700 4
{
T 14800 16700 5 10 1 1 0 0 1
netname=P1
}
N 14800 16500 15000 16500 4
{
T 14800 16500 5 10 1 1 0 0 1
netname=P1#
}
C 15500 14700 1 0 0 pcbit.sym
{
T 16700 15400 5 10 1 1 0 7 1
source=pcbit.sch
T 16200 15800 5 10 1 1 0 4 1
refdes=S2
}
N 15500 17100 15300 17100 4
{
T 15600 17100 5 10 1 1 0 6 1
netname=A2#
}
N 15500 16900 15300 16900 4
{
T 15600 16900 5 10 1 1 0 6 1
netname=J2#
}
N 15500 16700 15300 16700 4
{
T 15600 16700 5 10 1 1 0 6 1
netname=Inc
}
N 15500 16500 15300 16500 4
{
T 15600 16500 5 10 1 1 0 6 1
netname=Jmp
}
N 15500 16300 15300 16300 4
{
T 15600 16300 5 10 1 1 0 6 1
netname=Push
}
N 15500 16100 15300 16100 4
{
T 15600 16100 5 10 1 1 0 6 1
netname=Ret
}
N 15500 15700 15300 15700 4
{
T 15600 15700 5 10 1 1 0 6 1
netname=S0
}
N 15500 15500 15300 15500 4
{
T 15600 15500 5 10 1 1 0 6 1
netname=S1
}
N 15500 15300 15300 15300 4
{
T 15600 15300 5 10 1 1 0 6 1
netname=S2
}
N 15500 15100 15300 15100 4
{
T 15600 15100 5 10 1 1 0 6 1
netname=S3
}
C 16000 17400 1 0 0 vdd-1.sym
C 16100 14400 1 0 0 gnd-1.sym
N 16900 16700 17100 16700 4
{
T 16900 16700 5 10 1 1 0 0 1
netname=P2#
}
N 16900 16500 17100 16500 4
{
T 16900 16500 5 10 1 1 0 0 1
netname=P2
}
C 17600 14700 1 0 0 pcbit.sym
{
T 18800 15400 5 10 1 1 0 7 1
source=pcbit.sch
T 18300 15800 5 10 1 1 0 4 1
refdes=S3
}
N 17600 17100 17400 17100 4
{
T 17700 17100 5 10 1 1 0 6 1
netname=A3
}
N 17600 16900 17400 16900 4
{
T 17700 16900 5 10 1 1 0 6 1
netname=J3
}
N 17600 16700 17400 16700 4
{
T 17700 16700 5 10 1 1 0 6 1
netname=Inc
}
N 17600 16500 17400 16500 4
{
T 17700 16500 5 10 1 1 0 6 1
netname=Jmp
}
N 17600 16300 17400 16300 4
{
T 17700 16300 5 10 1 1 0 6 1
netname=Push
}
N 17600 16100 17400 16100 4
{
T 17700 16100 5 10 1 1 0 6 1
netname=Ret
}
N 17600 15700 17400 15700 4
{
T 17700 15700 5 10 1 1 0 6 1
netname=S0
}
N 17600 15500 17400 15500 4
{
T 17700 15500 5 10 1 1 0 6 1
netname=S1
}
N 17600 15300 17400 15300 4
{
T 17700 15300 5 10 1 1 0 6 1
netname=S2
}
N 17600 15100 17400 15100 4
{
T 17700 15100 5 10 1 1 0 6 1
netname=S3
}
C 18100 17400 1 0 0 vdd-1.sym
C 18200 14400 1 0 0 gnd-1.sym
N 19000 16700 19200 16700 4
{
T 19000 16700 5 10 1 1 0 0 1
netname=P3
}
N 19000 16500 19200 16500 4
{
T 19000 16500 5 10 1 1 0 0 1
netname=P3#
}
C 11300 11600 1 0 0 pcbit.sym
{
T 12500 12300 5 10 1 1 0 7 1
source=pcbit.sch
T 12000 12700 5 10 1 1 0 4 1
refdes=S4
}
N 11300 14000 11100 14000 4
{
T 11400 14000 5 10 1 1 0 6 1
netname=A4#
}
N 11300 13800 11100 13800 4
{
T 11400 13800 5 10 1 1 0 6 1
netname=J4#
}
N 11300 13600 11100 13600 4
{
T 11400 13600 5 10 1 1 0 6 1
netname=Inc
}
N 11300 13400 11100 13400 4
{
T 11400 13400 5 10 1 1 0 6 1
netname=Jmp
}
N 11300 13200 11100 13200 4
{
T 11400 13200 5 10 1 1 0 6 1
netname=Push
}
N 11300 13000 11100 13000 4
{
T 11400 13000 5 10 1 1 0 6 1
netname=Ret
}
N 11300 12600 11100 12600 4
{
T 11400 12600 5 10 1 1 0 6 1
netname=S0
}
N 11300 12400 11100 12400 4
{
T 11400 12400 5 10 1 1 0 6 1
netname=S1
}
N 11300 12200 11100 12200 4
{
T 11400 12200 5 10 1 1 0 6 1
netname=S2
}
N 11300 12000 11100 12000 4
{
T 11400 12000 5 10 1 1 0 6 1
netname=S3
}
C 11800 14300 1 0 0 vdd-1.sym
C 11900 11300 1 0 0 gnd-1.sym
N 12700 13600 12900 13600 4
{
T 12700 13600 5 10 1 1 0 0 1
netname=P4#
}
N 12700 13400 12900 13400 4
{
T 12700 13400 5 10 1 1 0 0 1
netname=P4
}
C 13400 11600 1 0 0 pcbit.sym
{
T 14600 12300 5 10 1 1 0 7 1
source=pcbit.sch
T 14100 12700 5 10 1 1 0 4 1
refdes=S5
}
N 13400 14000 13200 14000 4
{
T 13500 14000 5 10 1 1 0 6 1
netname=A5
}
N 13400 13800 13200 13800 4
{
T 13500 13800 5 10 1 1 0 6 1
netname=J5
}
N 13400 13600 13200 13600 4
{
T 13500 13600 5 10 1 1 0 6 1
netname=Inc
}
N 13400 13400 13200 13400 4
{
T 13500 13400 5 10 1 1 0 6 1
netname=Jmp
}
N 13400 13200 13200 13200 4
{
T 13500 13200 5 10 1 1 0 6 1
netname=Push
}
N 13400 13000 13200 13000 4
{
T 13500 13000 5 10 1 1 0 6 1
netname=Ret
}
N 13400 12600 13200 12600 4
{
T 13500 12600 5 10 1 1 0 6 1
netname=S0
}
N 13400 12400 13200 12400 4
{
T 13500 12400 5 10 1 1 0 6 1
netname=S1
}
N 13400 12200 13200 12200 4
{
T 13500 12200 5 10 1 1 0 6 1
netname=S2
}
N 13400 12000 13200 12000 4
{
T 13500 12000 5 10 1 1 0 6 1
netname=S3
}
C 13900 14300 1 0 0 vdd-1.sym
C 14000 11300 1 0 0 gnd-1.sym
N 14800 13600 15000 13600 4
{
T 14800 13600 5 10 1 1 0 0 1
netname=P5
}
N 14800 13400 15000 13400 4
{
T 14800 13400 5 10 1 1 0 0 1
netname=P5#
}
C 15500 11600 1 0 0 pcbit.sym
{
T 16700 12300 5 10 1 1 0 7 1
source=pcbit.sch
T 16200 12700 5 10 1 1 0 4 1
refdes=S6
}
N 15500 14000 15300 14000 4
{
T 15600 14000 5 10 1 1 0 6 1
netname=A6#
}
N 15500 13800 15300 13800 4
{
T 15600 13800 5 10 1 1 0 6 1
netname=O6#
}
N 15500 13600 15300 13600 4
{
T 15600 13600 5 10 1 1 0 6 1
netname=Inc
}
N 15500 13400 15300 13400 4
{
T 15600 13400 5 10 1 1 0 6 1
netname=Jmp
}
N 15500 13200 15300 13200 4
{
T 15600 13200 5 10 1 1 0 6 1
netname=Push
}
N 15500 13000 15300 13000 4
{
T 15600 13000 5 10 1 1 0 6 1
netname=Ret
}
N 15500 12600 15300 12600 4
{
T 15600 12600 5 10 1 1 0 6 1
netname=S0
}
N 15500 12400 15300 12400 4
{
T 15600 12400 5 10 1 1 0 6 1
netname=S1
}
N 15500 12200 15300 12200 4
{
T 15600 12200 5 10 1 1 0 6 1
netname=S2
}
N 15500 12000 15300 12000 4
{
T 15600 12000 5 10 1 1 0 6 1
netname=S3
}
C 16000 14300 1 0 0 vdd-1.sym
C 16100 11300 1 0 0 gnd-1.sym
N 16900 13600 17100 13600 4
{
T 16900 13600 5 10 1 1 0 0 1
netname=P6#
}
N 16900 13400 17100 13400 4
{
T 16900 13400 5 10 1 1 0 0 1
netname=P6
}
C 17600 11600 1 0 0 pcbit.sym
{
T 18800 12300 5 10 1 1 0 7 1
source=pcbit.sch
T 18300 12700 5 10 1 1 0 4 1
refdes=S7
}
N 17600 14000 17400 14000 4
{
T 17700 14000 5 10 1 1 0 6 1
netname=A7
}
N 17600 13800 17400 13800 4
{
T 17700 13800 5 10 1 1 0 6 1
netname=O7
}
N 17600 13600 17400 13600 4
{
T 17700 13600 5 10 1 1 0 6 1
netname=Inc
}
N 17600 13400 17400 13400 4
{
T 17700 13400 5 10 1 1 0 6 1
netname=Jmp
}
N 17600 13200 17400 13200 4
{
T 17700 13200 5 10 1 1 0 6 1
netname=Push
}
N 17600 13000 17400 13000 4
{
T 17700 13000 5 10 1 1 0 6 1
netname=Ret
}
N 17600 12600 17400 12600 4
{
T 17700 12600 5 10 1 1 0 6 1
netname=S0
}
N 17600 12400 17400 12400 4
{
T 17700 12400 5 10 1 1 0 6 1
netname=S1
}
N 17600 12200 17400 12200 4
{
T 17700 12200 5 10 1 1 0 6 1
netname=S2
}
N 17600 12000 17400 12000 4
{
T 17700 12000 5 10 1 1 0 6 1
netname=S3
}
C 18100 14300 1 0 0 vdd-1.sym
C 18200 11300 1 0 0 gnd-1.sym
N 19000 13600 19200 13600 4
{
T 19000 13600 5 10 1 1 0 0 1
netname=P7
}
N 19000 13400 19200 13400 4
{
T 19000 13400 5 10 1 1 0 0 1
netname=P7#
}
C 8400 15200 1 0 0 inc8.sym
{
T 9750 16850 5 10 1 1 0 6 1
source=inc8.sch
T 9200 16550 5 10 1 1 0 4 1
refdes=C
}
C 11000 15800 1 0 0 phi1.sym
C 13100 15800 1 0 0 phi1.sym
C 15200 15800 1 0 0 phi1.sym
C 17300 15800 1 0 0 phi1.sym
C 11000 12700 1 0 0 phi1.sym
C 13100 12700 1 0 0 phi1.sym
C 15200 12700 1 0 0 phi1.sym
C 17300 12700 1 0 0 phi1.sym
N 8200 16900 8400 16900 4
{
T 8200 16900 5 10 1 1 0 7 1
netname=Q0#
}
N 8200 16700 8400 16700 4
{
T 8200 16700 5 10 1 1 0 7 1
netname=Q1#
}
N 8200 16500 8400 16500 4
{
T 8200 16500 5 10 1 1 0 7 1
netname=Q2
}
N 8200 16300 8400 16300 4
{
T 8200 16300 5 10 1 1 0 7 1
netname=Q3#
}
N 8200 16100 8400 16100 4
{
T 8200 16100 5 10 1 1 0 7 1
netname=Q4
}
N 8200 15900 8400 15900 4
{
T 8200 15900 5 10 1 1 0 7 1
netname=Q5#
}
N 8200 15700 8400 15700 4
{
T 8200 15700 5 10 1 1 0 7 1
netname=Q6
}
N 8200 15500 8400 15500 4
{
T 8200 15500 5 10 1 1 0 7 1
netname=Q7#
}
N 10200 16700 10000 16700 4
{
T 10200 16700 5 10 1 1 0 1 1
netname=A1
}
N 10200 16500 10000 16500 4
{
T 10200 16500 5 10 1 1 0 1 1
netname=A2#
}
N 10200 16300 10000 16300 4
{
T 10200 16300 5 10 1 1 0 1 1
netname=A3
}
N 10200 16100 10000 16100 4
{
T 10200 16100 5 10 1 1 0 1 1
netname=A4#
}
N 10200 15900 10000 15900 4
{
T 10200 15900 5 10 1 1 0 1 1
netname=A5
}
N 10200 15700 10000 15700 4
{
T 10200 15700 5 10 1 1 0 1 1
netname=A6#
}
N 10200 15500 10000 15500 4
{
T 10200 15500 5 10 1 1 0 1 1
netname=A7
}
C 9000 17400 1 0 0 vdd-1.sym
C 9100 14900 1 0 0 gnd-1.sym
C 8400 12300 1 0 0 pcdecode.sym
{
T 9200 13000 5 10 1 1 0 4 1
source=pcdecode.sch
T 9200 13300 5 10 1 1 0 4 1
refdes=D
}
N 10200 14400 10000 14400 4
{
T 10200 14400 5 10 1 1 0 1 1
netname=Ret
}
N 10200 14200 10000 14200 4
{
T 10200 14200 5 10 1 1 0 1 1
netname=Inc
}
N 10200 14000 10000 14000 4
{
T 10200 14000 5 10 1 1 0 1 1
netname=Jmp
}
N 10200 13800 10000 13800 4
{
T 10200 13800 5 10 1 1 0 1 1
netname=Push
}
C 7700 10300 1 0 0 sp.sym
{
T 8300 10750 5 10 1 1 0 4 1
source=sp.sch
T 8400 11100 5 10 1 1 0 4 1
refdes=P
}
C 9300 10300 1 0 0 decoder.sym
{
T 10000 10800 5 10 1 1 0 4 1
source=decoder.sch
T 10000 11300 5 10 1 1 0 4 1
refdes=S
}
C 9000 14700 1 0 0 vdd-1.sym
C 9100 12000 1 0 0 gnd-1.sym
N 9300 11600 9100 11600 4
N 9300 11400 9100 11400 4
N 9300 11200 9100 11200 4
N 9300 11000 9100 11000 4
N 9300 10600 9300 10300 4
N 9300 10300 10000 10300 4
N 10900 11600 10700 11600 4
{
T 10900 11600 5 10 1 1 0 1 1
netname=S0
}
N 10900 11400 10700 11400 4
{
T 10900 11400 5 10 1 1 0 1 1
netname=S1
}
N 10900 11200 10700 11200 4
{
T 10900 11200 5 10 1 1 0 1 1
netname=S2
}
N 10900 11000 10700 11000 4
{
T 10900 11000 5 10 1 1 0 1 1
netname=S3
}
C 9900 10000 1 0 0 gnd-1.sym
C 8300 10000 1 0 0 gnd-1.sym
C 8200 11900 1 0 0 vdd-1.sym
C 9800 11900 1 0 0 vdd-1.sym
N 7500 11400 7700 11400 4
{
T 7500 11400 5 10 1 1 0 7 1
netname=Push
}
N 7500 11600 7700 11600 4
{
T 7500 11600 5 10 1 1 0 7 1
netname=Ret
}
C 7400 10900 1 0 0 phi1.sym
C 7800 14300 1 0 0 in-1.sym
{
T 7800 14600 5 10 0 0 0 0 1
device=INPUT
T 7800 14400 5 10 1 1 0 7 1
refdes=O2#
T 7800 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 7800 14100 1 0 0 in-1.sym
{
T 7800 14400 5 10 0 0 0 0 1
device=INPUT
T 7800 14200 5 10 1 1 0 7 1
refdes=O3#
T 7800 14600 5 10 0 0 0 0 1
footprint=anchor
}
C 7800 13900 1 0 0 in-1.sym
{
T 7800 14200 5 10 0 0 0 0 1
device=INPUT
T 7800 14400 5 10 0 0 0 0 1
footprint=anchor
T 7800 14000 5 10 1 1 0 7 1
refdes=O4#
}
C 7800 13700 1 0 0 in-1.sym
{
T 7800 14000 5 10 0 0 0 0 1
device=INPUT
T 7800 14200 5 10 0 0 0 0 1
footprint=anchor
T 7800 13800 5 10 1 1 0 7 1
refdes=O5#
}
C 7800 13500 1 0 0 in-1.sym
{
T 7800 13800 5 10 0 0 0 0 1
device=INPUT
T 7800 14000 5 10 0 0 0 0 1
footprint=anchor
T 7800 13600 5 10 1 1 0 7 1
refdes=O6#
}
C 7600 13300 1 0 0 in-1.sym
{
T 7600 13600 5 10 0 0 0 0 1
device=INPUT
T 7600 13800 5 10 0 0 0 0 1
footprint=anchor
T 7600 13400 5 10 1 1 0 7 1
refdes=O7#
}
C 7800 13100 1 0 0 in-1.sym
{
T 7800 13400 5 10 0 0 0 0 1
device=INPUT
T 7800 13600 5 10 0 0 0 0 1
footprint=anchor
T 7800 13200 5 10 1 1 0 7 1
refdes=PO
}
C 7800 12700 1 0 0 in-1.sym
{
T 7800 13000 5 10 0 0 0 0 1
device=INPUT
T 7800 13200 5 10 0 0 0 0 1
footprint=anchor
T 7800 12800 5 10 1 1 0 7 1
refdes=FC
}
C 7800 12500 1 0 0 in-1.sym
{
T 7800 12800 5 10 0 0 0 0 1
device=INPUT
T 7800 13000 5 10 0 0 0 0 1
footprint=anchor
T 7800 12600 5 10 1 1 0 7 1
refdes=FZ
}
C 12500 10500 1 0 0 not.sym
{
T 12850 10800 5 10 1 1 0 4 1
refdes=I
}
C 12700 11100 1 0 0 vdd-1.sym
C 12800 10200 1 0 0 gnd-1.sym
N 8200 13400 8400 13400 4
{
T 8300 13400 5 10 1 1 0 3 1
netname=O7#
}
N 12300 10800 12500 10800 4
{
T 12300 10800 5 10 1 1 0 7 1
netname=O7#
}
N 13500 10800 13300 10800 4
{
T 13500 10800 5 10 1 1 0 1 1
netname=O7
}
N 11300 17100 11100 17100 4
{
T 11400 17100 5 10 1 1 0 6 1
netname=Q0
}
N 12700 16300 12900 16300 4
{
T 12700 16300 5 10 1 1 0 0 1
netname=Q0#
}
N 12700 16100 12900 16100 4
{
T 12700 16100 5 10 1 1 0 0 1
netname=Q0
}
N 14800 16100 15000 16100 4
{
T 14800 16100 5 10 1 1 0 0 1
netname=Q1#
}
N 16900 16100 17100 16100 4
{
T 16900 16100 5 10 1 1 0 0 1
netname=Q2
}
N 19000 16100 19200 16100 4
{
T 19000 16100 5 10 1 1 0 0 1
netname=Q3#
}
N 19000 13000 19200 13000 4
{
T 19000 13000 5 10 1 1 0 0 1
netname=Q7#
}
N 16900 13000 17100 13000 4
{
T 16900 13000 5 10 1 1 0 0 1
netname=Q6
}
N 14800 13000 15000 13000 4
{
T 14800 13000 5 10 1 1 0 0 1
netname=Q5#
}
N 12700 13000 12900 13000 4
{
T 12700 13000 5 10 1 1 0 0 1
netname=Q4
}
N 14100 11000 14300 11000 4
{
T 14100 11000 5 10 1 1 0 0 1
netname=P0
}
C 14300 10900 1 0 0 out-1.sym
{
T 14300 11200 5 10 0 0 0 0 1
device=OUTPUT
T 14600 11000 5 10 1 1 0 3 1
refdes=P0
T 14300 11400 5 10 0 0 0 0 1
footprint=anchor
}
N 15100 11000 15300 11000 4
{
T 15100 11000 5 10 1 1 0 0 1
netname=P1
}
C 15300 10900 1 0 0 out-1.sym
{
T 15300 11200 5 10 0 0 0 0 1
device=OUTPUT
T 15300 11400 5 10 0 0 0 0 1
footprint=anchor
T 15600 11000 5 10 1 1 0 3 1
refdes=P1
}
N 16100 11000 16300 11000 4
{
T 16100 11000 5 10 1 1 0 0 1
netname=P2
}
C 16300 10900 1 0 0 out-1.sym
{
T 16300 11200 5 10 0 0 0 0 1
device=OUTPUT
T 16300 11400 5 10 0 0 0 0 1
footprint=anchor
T 16600 11000 5 10 1 1 0 3 1
refdes=P2
}
N 17100 11000 17300 11000 4
{
T 17100 11000 5 10 1 1 0 0 1
netname=P3
}
C 17300 10900 1 0 0 out-1.sym
{
T 17300 11200 5 10 0 0 0 0 1
device=OUTPUT
T 17300 11400 5 10 0 0 0 0 1
footprint=anchor
T 17600 11000 5 10 1 1 0 3 1
refdes=P3
}
N 14100 10800 14300 10800 4
{
T 14100 10800 5 10 1 1 0 0 1
netname=P4
}
C 14300 10700 1 0 0 out-1.sym
{
T 14300 11000 5 10 0 0 0 0 1
device=OUTPUT
T 14300 11200 5 10 0 0 0 0 1
footprint=anchor
T 14600 10800 5 10 1 1 0 3 1
refdes=P4
}
N 15100 10800 15300 10800 4
{
T 15100 10800 5 10 1 1 0 0 1
netname=P5
}
C 15300 10700 1 0 0 out-1.sym
{
T 15300 11000 5 10 0 0 0 0 1
device=OUTPUT
T 15300 11200 5 10 0 0 0 0 1
footprint=anchor
T 15600 10800 5 10 1 1 0 3 1
refdes=P5
}
N 16100 10800 16300 10800 4
{
T 16100 10800 5 10 1 1 0 0 1
netname=P6
}
C 16300 10700 1 0 0 out-1.sym
{
T 16300 11000 5 10 0 0 0 0 1
device=OUTPUT
T 16300 11200 5 10 0 0 0 0 1
footprint=anchor
T 16600 10800 5 10 1 1 0 3 1
refdes=P6
}
N 17100 10800 17300 10800 4
{
T 17100 10800 5 10 1 1 0 0 1
netname=P7
}
C 17300 10700 1 0 0 out-1.sym
{
T 17300 11000 5 10 0 0 0 0 1
device=OUTPUT
T 17300 11200 5 10 0 0 0 0 1
footprint=anchor
T 17600 10800 5 10 1 1 0 3 1
refdes=P7
}
N 14100 10600 14300 10600 4
{
T 14100 10600 5 10 1 1 0 0 1
netname=P0#
}
C 14300 10500 1 0 0 out-1.sym
{
T 14300 10800 5 10 0 0 0 0 1
device=OUTPUT
T 14300 11000 5 10 0 0 0 0 1
footprint=anchor
T 14600 10600 5 10 1 1 0 3 1
refdes=P0#
}
N 15100 10600 15300 10600 4
{
T 15100 10600 5 10 1 1 0 0 1
netname=P1#
}
C 15300 10500 1 0 0 out-1.sym
{
T 15300 10800 5 10 0 0 0 0 1
device=OUTPUT
T 15300 11000 5 10 0 0 0 0 1
footprint=anchor
T 15600 10600 5 10 1 1 0 3 1
refdes=P1#
}
N 16100 10600 16300 10600 4
{
T 16100 10600 5 10 1 1 0 0 1
netname=P2#
}
C 16300 10500 1 0 0 out-1.sym
{
T 16300 10800 5 10 0 0 0 0 1
device=OUTPUT
T 16300 11000 5 10 0 0 0 0 1
footprint=anchor
T 16600 10600 5 10 1 1 0 3 1
refdes=P2#
}
N 17100 10600 17300 10600 4
{
T 17100 10600 5 10 1 1 0 0 1
netname=P3#
}
C 17300 10500 1 0 0 out-1.sym
{
T 17300 10800 5 10 0 0 0 0 1
device=OUTPUT
T 17300 11000 5 10 0 0 0 0 1
footprint=anchor
T 17600 10600 5 10 1 1 0 3 1
refdes=P3#
}
N 14100 10400 14300 10400 4
{
T 14100 10400 5 10 1 1 0 0 1
netname=P4#
}
C 14300 10300 1 0 0 out-1.sym
{
T 14300 10600 5 10 0 0 0 0 1
device=OUTPUT
T 14300 10800 5 10 0 0 0 0 1
footprint=anchor
T 14600 10400 5 10 1 1 0 3 1
refdes=P4#
}
N 15100 10400 15300 10400 4
{
T 15100 10400 5 10 1 1 0 0 1
netname=P5#
}
C 15300 10300 1 0 0 out-1.sym
{
T 15300 10600 5 10 0 0 0 0 1
device=OUTPUT
T 15300 10800 5 10 0 0 0 0 1
footprint=anchor
T 15600 10400 5 10 1 1 0 3 1
refdes=P5#
}
N 16100 10400 16300 10400 4
{
T 16100 10400 5 10 1 1 0 0 1
netname=P6#
}
C 16300 10300 1 0 0 out-1.sym
{
T 16300 10600 5 10 0 0 0 0 1
device=OUTPUT
T 16300 10800 5 10 0 0 0 0 1
footprint=anchor
T 16600 10400 5 10 1 1 0 3 1
refdes=P6#
}
N 17100 10400 17300 10400 4
{
T 17100 10400 5 10 1 1 0 0 1
netname=P7#
}
C 17300 10300 1 0 0 out-1.sym
{
T 17300 10600 5 10 0 0 0 0 1
device=OUTPUT
T 17300 10800 5 10 0 0 0 0 1
footprint=anchor
T 17600 10400 5 10 1 1 0 3 1
refdes=P7#
}
C 17700 17300 1 0 0 in-1.sym
{
T 17700 17600 5 10 0 0 0 0 1
device=INPUT
T 17700 17400 5 10 1 1 0 7 1
refdes=Vdd
T 17700 17800 5 10 0 0 0 0 1
footprint=anchor
}
C 17700 14600 1 0 0 in-1.sym
{
T 17700 14900 5 10 0 0 0 0 1
device=INPUT
T 17700 14700 5 10 1 1 0 7 1
refdes=GND
T 17700 15100 5 10 0 0 0 0 1
footprint=anchor
}
C 11100 10300 1 0 0 in-1.sym
{
T 11100 10600 5 10 0 0 0 0 1
device=INPUT
T 11100 10800 5 10 0 0 0 0 1
footprint=anchor
T 11100 10400 5 10 1 1 0 7 1
refdes=ϕ1
}
C 12000 10300 1 0 1 phi1.sym
