
TFT_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bb4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002c74  08002c74  00012c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cac  08002cac  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002cac  08002cac  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cac  08002cac  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cac  08002cac  00012cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cb0  08002cb0  00012cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002cb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000004  08002cb8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08002cb8  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4a5  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001cd9  00000000  00000000  0002d4d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007f8  00000000  00000000  0002f1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000720  00000000  00000000  0002f9a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016d0e  00000000  00000000  000300c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008aed  00000000  00000000  00046dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077c0a  00000000  00000000  0004f8c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c74cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001aec  00000000  00000000  000c7548  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c5c 	.word	0x08002c5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08002c5c 	.word	0x08002c5c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f002 fb5b 	bl	80028f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f000 ff80 	bl	8001154 <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f8e7 	bl	8000436 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8cb 	bl	800040c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000020 	.word	0x20000020

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000020 	.word	0x20000020

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b4:	f7ff fff0 	bl	8000298 <HAL_GetTick>
 80002b8:	0003      	movs	r3, r0
 80002ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	3301      	adds	r3, #1
 80002c4:	d002      	beq.n	80002cc <HAL_Delay+0x20>
  {
     wait++;
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3301      	adds	r3, #1
 80002ca:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	f7ff ffe3 	bl	8000298 <HAL_GetTick>
 80002d2:	0002      	movs	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d8f7      	bhi.n	80002ce <HAL_Delay+0x22>
  {
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b004      	add	sp, #16
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	0002      	movs	r2, r0
 80002f0:	6039      	str	r1, [r7, #0]
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80002f6:	1dfb      	adds	r3, r7, #7
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	2b7f      	cmp	r3, #127	; 0x7f
 80002fc:	d932      	bls.n	8000364 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fe:	4a2f      	ldr	r2, [pc, #188]	; (80003bc <NVIC_SetPriority+0xd4>)
 8000300:	1dfb      	adds	r3, r7, #7
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	0019      	movs	r1, r3
 8000306:	230f      	movs	r3, #15
 8000308:	400b      	ands	r3, r1
 800030a:	3b08      	subs	r3, #8
 800030c:	089b      	lsrs	r3, r3, #2
 800030e:	3306      	adds	r3, #6
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	18d3      	adds	r3, r2, r3
 8000314:	3304      	adds	r3, #4
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	1dfa      	adds	r2, r7, #7
 800031a:	7812      	ldrb	r2, [r2, #0]
 800031c:	0011      	movs	r1, r2
 800031e:	2203      	movs	r2, #3
 8000320:	400a      	ands	r2, r1
 8000322:	00d2      	lsls	r2, r2, #3
 8000324:	21ff      	movs	r1, #255	; 0xff
 8000326:	4091      	lsls	r1, r2
 8000328:	000a      	movs	r2, r1
 800032a:	43d2      	mvns	r2, r2
 800032c:	401a      	ands	r2, r3
 800032e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	019b      	lsls	r3, r3, #6
 8000334:	22ff      	movs	r2, #255	; 0xff
 8000336:	401a      	ands	r2, r3
 8000338:	1dfb      	adds	r3, r7, #7
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	0018      	movs	r0, r3
 800033e:	2303      	movs	r3, #3
 8000340:	4003      	ands	r3, r0
 8000342:	00db      	lsls	r3, r3, #3
 8000344:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000346:	481d      	ldr	r0, [pc, #116]	; (80003bc <NVIC_SetPriority+0xd4>)
 8000348:	1dfb      	adds	r3, r7, #7
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	001c      	movs	r4, r3
 800034e:	230f      	movs	r3, #15
 8000350:	4023      	ands	r3, r4
 8000352:	3b08      	subs	r3, #8
 8000354:	089b      	lsrs	r3, r3, #2
 8000356:	430a      	orrs	r2, r1
 8000358:	3306      	adds	r3, #6
 800035a:	009b      	lsls	r3, r3, #2
 800035c:	18c3      	adds	r3, r0, r3
 800035e:	3304      	adds	r3, #4
 8000360:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000362:	e027      	b.n	80003b4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000364:	4a16      	ldr	r2, [pc, #88]	; (80003c0 <NVIC_SetPriority+0xd8>)
 8000366:	1dfb      	adds	r3, r7, #7
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	b25b      	sxtb	r3, r3
 800036c:	089b      	lsrs	r3, r3, #2
 800036e:	33c0      	adds	r3, #192	; 0xc0
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	589b      	ldr	r3, [r3, r2]
 8000374:	1dfa      	adds	r2, r7, #7
 8000376:	7812      	ldrb	r2, [r2, #0]
 8000378:	0011      	movs	r1, r2
 800037a:	2203      	movs	r2, #3
 800037c:	400a      	ands	r2, r1
 800037e:	00d2      	lsls	r2, r2, #3
 8000380:	21ff      	movs	r1, #255	; 0xff
 8000382:	4091      	lsls	r1, r2
 8000384:	000a      	movs	r2, r1
 8000386:	43d2      	mvns	r2, r2
 8000388:	401a      	ands	r2, r3
 800038a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800038c:	683b      	ldr	r3, [r7, #0]
 800038e:	019b      	lsls	r3, r3, #6
 8000390:	22ff      	movs	r2, #255	; 0xff
 8000392:	401a      	ands	r2, r3
 8000394:	1dfb      	adds	r3, r7, #7
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	0018      	movs	r0, r3
 800039a:	2303      	movs	r3, #3
 800039c:	4003      	ands	r3, r0
 800039e:	00db      	lsls	r3, r3, #3
 80003a0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003a2:	4807      	ldr	r0, [pc, #28]	; (80003c0 <NVIC_SetPriority+0xd8>)
 80003a4:	1dfb      	adds	r3, r7, #7
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	b25b      	sxtb	r3, r3
 80003aa:	089b      	lsrs	r3, r3, #2
 80003ac:	430a      	orrs	r2, r1
 80003ae:	33c0      	adds	r3, #192	; 0xc0
 80003b0:	009b      	lsls	r3, r3, #2
 80003b2:	501a      	str	r2, [r3, r0]
}
 80003b4:	46c0      	nop			; (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	b003      	add	sp, #12
 80003ba:	bd90      	pop	{r4, r7, pc}
 80003bc:	e000ed00 	.word	0xe000ed00
 80003c0:	e000e100 	.word	0xe000e100

080003c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b082      	sub	sp, #8
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	3b01      	subs	r3, #1
 80003d0:	4a0c      	ldr	r2, [pc, #48]	; (8000404 <SysTick_Config+0x40>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d901      	bls.n	80003da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003d6:	2301      	movs	r3, #1
 80003d8:	e010      	b.n	80003fc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003da:	4b0b      	ldr	r3, [pc, #44]	; (8000408 <SysTick_Config+0x44>)
 80003dc:	687a      	ldr	r2, [r7, #4]
 80003de:	3a01      	subs	r2, #1
 80003e0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003e2:	2301      	movs	r3, #1
 80003e4:	425b      	negs	r3, r3
 80003e6:	2103      	movs	r1, #3
 80003e8:	0018      	movs	r0, r3
 80003ea:	f7ff ff7d 	bl	80002e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003ee:	4b06      	ldr	r3, [pc, #24]	; (8000408 <SysTick_Config+0x44>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003f4:	4b04      	ldr	r3, [pc, #16]	; (8000408 <SysTick_Config+0x44>)
 80003f6:	2207      	movs	r2, #7
 80003f8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003fa:	2300      	movs	r3, #0
}
 80003fc:	0018      	movs	r0, r3
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}
 8000404:	00ffffff 	.word	0x00ffffff
 8000408:	e000e010 	.word	0xe000e010

0800040c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800040c:	b580      	push	{r7, lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
 8000412:	60b9      	str	r1, [r7, #8]
 8000414:	607a      	str	r2, [r7, #4]
 8000416:	210f      	movs	r1, #15
 8000418:	187b      	adds	r3, r7, r1
 800041a:	1c02      	adds	r2, r0, #0
 800041c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800041e:	68ba      	ldr	r2, [r7, #8]
 8000420:	187b      	adds	r3, r7, r1
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	b25b      	sxtb	r3, r3
 8000426:	0011      	movs	r1, r2
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff ff5d 	bl	80002e8 <NVIC_SetPriority>
}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	46bd      	mov	sp, r7
 8000432:	b004      	add	sp, #16
 8000434:	bd80      	pop	{r7, pc}

08000436 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000436:	b580      	push	{r7, lr}
 8000438:	b082      	sub	sp, #8
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	0018      	movs	r0, r3
 8000442:	f7ff ffbf 	bl	80003c4 <SysTick_Config>
 8000446:	0003      	movs	r3, r0
}
 8000448:	0018      	movs	r0, r3
 800044a:	46bd      	mov	sp, r7
 800044c:	b002      	add	sp, #8
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000450:	b580      	push	{r7, lr}
 8000452:	b086      	sub	sp, #24
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800045a:	2300      	movs	r3, #0
 800045c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800045e:	2300      	movs	r3, #0
 8000460:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000462:	2300      	movs	r3, #0
 8000464:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000466:	e155      	b.n	8000714 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	2101      	movs	r1, #1
 800046e:	697a      	ldr	r2, [r7, #20]
 8000470:	4091      	lsls	r1, r2
 8000472:	000a      	movs	r2, r1
 8000474:	4013      	ands	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d100      	bne.n	8000480 <HAL_GPIO_Init+0x30>
 800047e:	e146      	b.n	800070e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	2b02      	cmp	r3, #2
 8000486:	d003      	beq.n	8000490 <HAL_GPIO_Init+0x40>
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	2b12      	cmp	r3, #18
 800048e:	d123      	bne.n	80004d8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000490:	697b      	ldr	r3, [r7, #20]
 8000492:	08da      	lsrs	r2, r3, #3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	3208      	adds	r2, #8
 8000498:	0092      	lsls	r2, r2, #2
 800049a:	58d3      	ldr	r3, [r2, r3]
 800049c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800049e:	697b      	ldr	r3, [r7, #20]
 80004a0:	2207      	movs	r2, #7
 80004a2:	4013      	ands	r3, r2
 80004a4:	009b      	lsls	r3, r3, #2
 80004a6:	220f      	movs	r2, #15
 80004a8:	409a      	lsls	r2, r3
 80004aa:	0013      	movs	r3, r2
 80004ac:	43da      	mvns	r2, r3
 80004ae:	693b      	ldr	r3, [r7, #16]
 80004b0:	4013      	ands	r3, r2
 80004b2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	691a      	ldr	r2, [r3, #16]
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	2107      	movs	r1, #7
 80004bc:	400b      	ands	r3, r1
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	409a      	lsls	r2, r3
 80004c2:	0013      	movs	r3, r2
 80004c4:	693a      	ldr	r2, [r7, #16]
 80004c6:	4313      	orrs	r3, r2
 80004c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	08da      	lsrs	r2, r3, #3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	3208      	adds	r2, #8
 80004d2:	0092      	lsls	r2, r2, #2
 80004d4:	6939      	ldr	r1, [r7, #16]
 80004d6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	2203      	movs	r2, #3
 80004e4:	409a      	lsls	r2, r3
 80004e6:	0013      	movs	r3, r2
 80004e8:	43da      	mvns	r2, r3
 80004ea:	693b      	ldr	r3, [r7, #16]
 80004ec:	4013      	ands	r3, r2
 80004ee:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	2203      	movs	r2, #3
 80004f6:	401a      	ands	r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	409a      	lsls	r2, r3
 80004fe:	0013      	movs	r3, r2
 8000500:	693a      	ldr	r2, [r7, #16]
 8000502:	4313      	orrs	r3, r2
 8000504:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	693a      	ldr	r2, [r7, #16]
 800050a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	685b      	ldr	r3, [r3, #4]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d00b      	beq.n	800052c <HAL_GPIO_Init+0xdc>
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	685b      	ldr	r3, [r3, #4]
 8000518:	2b02      	cmp	r3, #2
 800051a:	d007      	beq.n	800052c <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000520:	2b11      	cmp	r3, #17
 8000522:	d003      	beq.n	800052c <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	2b12      	cmp	r3, #18
 800052a:	d130      	bne.n	800058e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	2203      	movs	r2, #3
 8000538:	409a      	lsls	r2, r3
 800053a:	0013      	movs	r3, r2
 800053c:	43da      	mvns	r2, r3
 800053e:	693b      	ldr	r3, [r7, #16]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	68da      	ldr	r2, [r3, #12]
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	409a      	lsls	r2, r3
 800054e:	0013      	movs	r3, r2
 8000550:	693a      	ldr	r2, [r7, #16]
 8000552:	4313      	orrs	r3, r2
 8000554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	693a      	ldr	r2, [r7, #16]
 800055a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000562:	2201      	movs	r2, #1
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	409a      	lsls	r2, r3
 8000568:	0013      	movs	r3, r2
 800056a:	43da      	mvns	r2, r3
 800056c:	693b      	ldr	r3, [r7, #16]
 800056e:	4013      	ands	r3, r2
 8000570:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000572:	683b      	ldr	r3, [r7, #0]
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	091b      	lsrs	r3, r3, #4
 8000578:	2201      	movs	r2, #1
 800057a:	401a      	ands	r2, r3
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	409a      	lsls	r2, r3
 8000580:	0013      	movs	r3, r2
 8000582:	693a      	ldr	r2, [r7, #16]
 8000584:	4313      	orrs	r3, r2
 8000586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	68db      	ldr	r3, [r3, #12]
 8000592:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	2203      	movs	r2, #3
 800059a:	409a      	lsls	r2, r3
 800059c:	0013      	movs	r3, r2
 800059e:	43da      	mvns	r2, r3
 80005a0:	693b      	ldr	r3, [r7, #16]
 80005a2:	4013      	ands	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	689a      	ldr	r2, [r3, #8]
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0013      	movs	r3, r2
 80005b2:	693a      	ldr	r2, [r7, #16]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685a      	ldr	r2, [r3, #4]
 80005c2:	2380      	movs	r3, #128	; 0x80
 80005c4:	055b      	lsls	r3, r3, #21
 80005c6:	4013      	ands	r3, r2
 80005c8:	d100      	bne.n	80005cc <HAL_GPIO_Init+0x17c>
 80005ca:	e0a0      	b.n	800070e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005cc:	4b57      	ldr	r3, [pc, #348]	; (800072c <HAL_GPIO_Init+0x2dc>)
 80005ce:	699a      	ldr	r2, [r3, #24]
 80005d0:	4b56      	ldr	r3, [pc, #344]	; (800072c <HAL_GPIO_Init+0x2dc>)
 80005d2:	2101      	movs	r1, #1
 80005d4:	430a      	orrs	r2, r1
 80005d6:	619a      	str	r2, [r3, #24]
 80005d8:	4b54      	ldr	r3, [pc, #336]	; (800072c <HAL_GPIO_Init+0x2dc>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	2201      	movs	r2, #1
 80005de:	4013      	ands	r3, r2
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80005e4:	4a52      	ldr	r2, [pc, #328]	; (8000730 <HAL_GPIO_Init+0x2e0>)
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	089b      	lsrs	r3, r3, #2
 80005ea:	3302      	adds	r3, #2
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	589b      	ldr	r3, [r3, r2]
 80005f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	2203      	movs	r2, #3
 80005f6:	4013      	ands	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	220f      	movs	r2, #15
 80005fc:	409a      	lsls	r2, r3
 80005fe:	0013      	movs	r3, r2
 8000600:	43da      	mvns	r2, r3
 8000602:	693b      	ldr	r3, [r7, #16]
 8000604:	4013      	ands	r3, r2
 8000606:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	2390      	movs	r3, #144	; 0x90
 800060c:	05db      	lsls	r3, r3, #23
 800060e:	429a      	cmp	r2, r3
 8000610:	d019      	beq.n	8000646 <HAL_GPIO_Init+0x1f6>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4a47      	ldr	r2, [pc, #284]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d013      	beq.n	8000642 <HAL_GPIO_Init+0x1f2>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a46      	ldr	r2, [pc, #280]	; (8000738 <HAL_GPIO_Init+0x2e8>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d00d      	beq.n	800063e <HAL_GPIO_Init+0x1ee>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4a45      	ldr	r2, [pc, #276]	; (800073c <HAL_GPIO_Init+0x2ec>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d007      	beq.n	800063a <HAL_GPIO_Init+0x1ea>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4a44      	ldr	r2, [pc, #272]	; (8000740 <HAL_GPIO_Init+0x2f0>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d101      	bne.n	8000636 <HAL_GPIO_Init+0x1e6>
 8000632:	2304      	movs	r3, #4
 8000634:	e008      	b.n	8000648 <HAL_GPIO_Init+0x1f8>
 8000636:	2305      	movs	r3, #5
 8000638:	e006      	b.n	8000648 <HAL_GPIO_Init+0x1f8>
 800063a:	2303      	movs	r3, #3
 800063c:	e004      	b.n	8000648 <HAL_GPIO_Init+0x1f8>
 800063e:	2302      	movs	r3, #2
 8000640:	e002      	b.n	8000648 <HAL_GPIO_Init+0x1f8>
 8000642:	2301      	movs	r3, #1
 8000644:	e000      	b.n	8000648 <HAL_GPIO_Init+0x1f8>
 8000646:	2300      	movs	r3, #0
 8000648:	697a      	ldr	r2, [r7, #20]
 800064a:	2103      	movs	r1, #3
 800064c:	400a      	ands	r2, r1
 800064e:	0092      	lsls	r2, r2, #2
 8000650:	4093      	lsls	r3, r2
 8000652:	693a      	ldr	r2, [r7, #16]
 8000654:	4313      	orrs	r3, r2
 8000656:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000658:	4935      	ldr	r1, [pc, #212]	; (8000730 <HAL_GPIO_Init+0x2e0>)
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	089b      	lsrs	r3, r3, #2
 800065e:	3302      	adds	r3, #2
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	693a      	ldr	r2, [r7, #16]
 8000664:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000666:	4b37      	ldr	r3, [pc, #220]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	43da      	mvns	r2, r3
 8000670:	693b      	ldr	r3, [r7, #16]
 8000672:	4013      	ands	r3, r2
 8000674:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	685a      	ldr	r2, [r3, #4]
 800067a:	2380      	movs	r3, #128	; 0x80
 800067c:	025b      	lsls	r3, r3, #9
 800067e:	4013      	ands	r3, r2
 8000680:	d003      	beq.n	800068a <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 8000682:	693a      	ldr	r2, [r7, #16]
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	4313      	orrs	r3, r2
 8000688:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800068a:	4b2e      	ldr	r3, [pc, #184]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 800068c:	693a      	ldr	r2, [r7, #16]
 800068e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000690:	4b2c      	ldr	r3, [pc, #176]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	43da      	mvns	r2, r3
 800069a:	693b      	ldr	r3, [r7, #16]
 800069c:	4013      	ands	r3, r2
 800069e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	685a      	ldr	r2, [r3, #4]
 80006a4:	2380      	movs	r3, #128	; 0x80
 80006a6:	029b      	lsls	r3, r3, #10
 80006a8:	4013      	ands	r3, r2
 80006aa:	d003      	beq.n	80006b4 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 80006ac:	693a      	ldr	r2, [r7, #16]
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006b4:	4b23      	ldr	r3, [pc, #140]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 80006b6:	693a      	ldr	r2, [r7, #16]
 80006b8:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006ba:	4b22      	ldr	r3, [pc, #136]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	43da      	mvns	r2, r3
 80006c4:	693b      	ldr	r3, [r7, #16]
 80006c6:	4013      	ands	r3, r2
 80006c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	685a      	ldr	r2, [r3, #4]
 80006ce:	2380      	movs	r3, #128	; 0x80
 80006d0:	035b      	lsls	r3, r3, #13
 80006d2:	4013      	ands	r3, r2
 80006d4:	d003      	beq.n	80006de <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 80006d6:	693a      	ldr	r2, [r7, #16]
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	4313      	orrs	r3, r2
 80006dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80006de:	4b19      	ldr	r3, [pc, #100]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80006e4:	4b17      	ldr	r3, [pc, #92]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	43da      	mvns	r2, r3
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	4013      	ands	r3, r2
 80006f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	685a      	ldr	r2, [r3, #4]
 80006f8:	2380      	movs	r3, #128	; 0x80
 80006fa:	039b      	lsls	r3, r3, #14
 80006fc:	4013      	ands	r3, r2
 80006fe:	d003      	beq.n	8000708 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8000700:	693a      	ldr	r2, [r7, #16]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	4313      	orrs	r3, r2
 8000706:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000708:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <HAL_GPIO_Init+0x2f4>)
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	3301      	adds	r3, #1
 8000712:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	40da      	lsrs	r2, r3
 800071c:	1e13      	subs	r3, r2, #0
 800071e:	d000      	beq.n	8000722 <HAL_GPIO_Init+0x2d2>
 8000720:	e6a2      	b.n	8000468 <HAL_GPIO_Init+0x18>
  } 
}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	46bd      	mov	sp, r7
 8000726:	b006      	add	sp, #24
 8000728:	bd80      	pop	{r7, pc}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	40021000 	.word	0x40021000
 8000730:	40010000 	.word	0x40010000
 8000734:	48000400 	.word	0x48000400
 8000738:	48000800 	.word	0x48000800
 800073c:	48000c00 	.word	0x48000c00
 8000740:	48001000 	.word	0x48001000
 8000744:	40010400 	.word	0x40010400

08000748 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	0008      	movs	r0, r1
 8000752:	0011      	movs	r1, r2
 8000754:	1cbb      	adds	r3, r7, #2
 8000756:	1c02      	adds	r2, r0, #0
 8000758:	801a      	strh	r2, [r3, #0]
 800075a:	1c7b      	adds	r3, r7, #1
 800075c:	1c0a      	adds	r2, r1, #0
 800075e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000760:	1c7b      	adds	r3, r7, #1
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d004      	beq.n	8000772 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000768:	1cbb      	adds	r3, r7, #2
 800076a:	881a      	ldrh	r2, [r3, #0]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000770:	e003      	b.n	800077a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000772:	1cbb      	adds	r3, r7, #2
 8000774:	881a      	ldrh	r2, [r3, #0]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	629a      	str	r2, [r3, #40]	; 0x28
}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b002      	add	sp, #8
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2201      	movs	r2, #1
 8000796:	4013      	ands	r3, r2
 8000798:	d100      	bne.n	800079c <HAL_RCC_OscConfig+0x18>
 800079a:	e08d      	b.n	80008b8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800079c:	4bc5      	ldr	r3, [pc, #788]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	220c      	movs	r2, #12
 80007a2:	4013      	ands	r3, r2
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	d00e      	beq.n	80007c6 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007a8:	4bc2      	ldr	r3, [pc, #776]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	220c      	movs	r2, #12
 80007ae:	4013      	ands	r3, r2
 80007b0:	2b08      	cmp	r3, #8
 80007b2:	d116      	bne.n	80007e2 <HAL_RCC_OscConfig+0x5e>
 80007b4:	4bbf      	ldr	r3, [pc, #764]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80007b6:	685a      	ldr	r2, [r3, #4]
 80007b8:	23c0      	movs	r3, #192	; 0xc0
 80007ba:	025b      	lsls	r3, r3, #9
 80007bc:	401a      	ands	r2, r3
 80007be:	2380      	movs	r3, #128	; 0x80
 80007c0:	025b      	lsls	r3, r3, #9
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d10d      	bne.n	80007e2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007c6:	4bbb      	ldr	r3, [pc, #748]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	2380      	movs	r3, #128	; 0x80
 80007cc:	029b      	lsls	r3, r3, #10
 80007ce:	4013      	ands	r3, r2
 80007d0:	d100      	bne.n	80007d4 <HAL_RCC_OscConfig+0x50>
 80007d2:	e070      	b.n	80008b6 <HAL_RCC_OscConfig+0x132>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d000      	beq.n	80007de <HAL_RCC_OscConfig+0x5a>
 80007dc:	e06b      	b.n	80008b6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
 80007e0:	e329      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d107      	bne.n	80007fa <HAL_RCC_OscConfig+0x76>
 80007ea:	4bb2      	ldr	r3, [pc, #712]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4bb1      	ldr	r3, [pc, #708]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80007f0:	2180      	movs	r1, #128	; 0x80
 80007f2:	0249      	lsls	r1, r1, #9
 80007f4:	430a      	orrs	r2, r1
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	e02f      	b.n	800085a <HAL_RCC_OscConfig+0xd6>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d10c      	bne.n	800081c <HAL_RCC_OscConfig+0x98>
 8000802:	4bac      	ldr	r3, [pc, #688]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4bab      	ldr	r3, [pc, #684]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000808:	49ab      	ldr	r1, [pc, #684]	; (8000ab8 <HAL_RCC_OscConfig+0x334>)
 800080a:	400a      	ands	r2, r1
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	4ba9      	ldr	r3, [pc, #676]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	4ba8      	ldr	r3, [pc, #672]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000814:	49a9      	ldr	r1, [pc, #676]	; (8000abc <HAL_RCC_OscConfig+0x338>)
 8000816:	400a      	ands	r2, r1
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	e01e      	b.n	800085a <HAL_RCC_OscConfig+0xd6>
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	2b05      	cmp	r3, #5
 8000822:	d10e      	bne.n	8000842 <HAL_RCC_OscConfig+0xbe>
 8000824:	4ba3      	ldr	r3, [pc, #652]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4ba2      	ldr	r3, [pc, #648]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 800082a:	2180      	movs	r1, #128	; 0x80
 800082c:	02c9      	lsls	r1, r1, #11
 800082e:	430a      	orrs	r2, r1
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	4ba0      	ldr	r3, [pc, #640]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4b9f      	ldr	r3, [pc, #636]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000838:	2180      	movs	r1, #128	; 0x80
 800083a:	0249      	lsls	r1, r1, #9
 800083c:	430a      	orrs	r2, r1
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	e00b      	b.n	800085a <HAL_RCC_OscConfig+0xd6>
 8000842:	4b9c      	ldr	r3, [pc, #624]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	4b9b      	ldr	r3, [pc, #620]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000848:	499b      	ldr	r1, [pc, #620]	; (8000ab8 <HAL_RCC_OscConfig+0x334>)
 800084a:	400a      	ands	r2, r1
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	4b99      	ldr	r3, [pc, #612]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	4b98      	ldr	r3, [pc, #608]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000854:	4999      	ldr	r1, [pc, #612]	; (8000abc <HAL_RCC_OscConfig+0x338>)
 8000856:	400a      	ands	r2, r1
 8000858:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d014      	beq.n	800088c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000862:	f7ff fd19 	bl	8000298 <HAL_GetTick>
 8000866:	0003      	movs	r3, r0
 8000868:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800086a:	e008      	b.n	800087e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800086c:	f7ff fd14 	bl	8000298 <HAL_GetTick>
 8000870:	0002      	movs	r2, r0
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b64      	cmp	r3, #100	; 0x64
 8000878:	d901      	bls.n	800087e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800087a:	2303      	movs	r3, #3
 800087c:	e2db      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800087e:	4b8d      	ldr	r3, [pc, #564]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	2380      	movs	r3, #128	; 0x80
 8000884:	029b      	lsls	r3, r3, #10
 8000886:	4013      	ands	r3, r2
 8000888:	d0f0      	beq.n	800086c <HAL_RCC_OscConfig+0xe8>
 800088a:	e015      	b.n	80008b8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800088c:	f7ff fd04 	bl	8000298 <HAL_GetTick>
 8000890:	0003      	movs	r3, r0
 8000892:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000894:	e008      	b.n	80008a8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000896:	f7ff fcff 	bl	8000298 <HAL_GetTick>
 800089a:	0002      	movs	r2, r0
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	2b64      	cmp	r3, #100	; 0x64
 80008a2:	d901      	bls.n	80008a8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80008a4:	2303      	movs	r3, #3
 80008a6:	e2c6      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008a8:	4b82      	ldr	r3, [pc, #520]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	2380      	movs	r3, #128	; 0x80
 80008ae:	029b      	lsls	r3, r3, #10
 80008b0:	4013      	ands	r3, r2
 80008b2:	d1f0      	bne.n	8000896 <HAL_RCC_OscConfig+0x112>
 80008b4:	e000      	b.n	80008b8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2202      	movs	r2, #2
 80008be:	4013      	ands	r3, r2
 80008c0:	d100      	bne.n	80008c4 <HAL_RCC_OscConfig+0x140>
 80008c2:	e06c      	b.n	800099e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80008c4:	4b7b      	ldr	r3, [pc, #492]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	220c      	movs	r2, #12
 80008ca:	4013      	ands	r3, r2
 80008cc:	d00e      	beq.n	80008ec <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80008ce:	4b79      	ldr	r3, [pc, #484]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	220c      	movs	r2, #12
 80008d4:	4013      	ands	r3, r2
 80008d6:	2b08      	cmp	r3, #8
 80008d8:	d11f      	bne.n	800091a <HAL_RCC_OscConfig+0x196>
 80008da:	4b76      	ldr	r3, [pc, #472]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80008dc:	685a      	ldr	r2, [r3, #4]
 80008de:	23c0      	movs	r3, #192	; 0xc0
 80008e0:	025b      	lsls	r3, r3, #9
 80008e2:	401a      	ands	r2, r3
 80008e4:	2380      	movs	r3, #128	; 0x80
 80008e6:	021b      	lsls	r3, r3, #8
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d116      	bne.n	800091a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008ec:	4b71      	ldr	r3, [pc, #452]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2202      	movs	r2, #2
 80008f2:	4013      	ands	r3, r2
 80008f4:	d005      	beq.n	8000902 <HAL_RCC_OscConfig+0x17e>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	68db      	ldr	r3, [r3, #12]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d001      	beq.n	8000902 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80008fe:	2301      	movs	r3, #1
 8000900:	e299      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000902:	4b6c      	ldr	r3, [pc, #432]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	22f8      	movs	r2, #248	; 0xf8
 8000908:	4393      	bics	r3, r2
 800090a:	0019      	movs	r1, r3
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	691b      	ldr	r3, [r3, #16]
 8000910:	00da      	lsls	r2, r3, #3
 8000912:	4b68      	ldr	r3, [pc, #416]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000914:	430a      	orrs	r2, r1
 8000916:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000918:	e041      	b.n	800099e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	68db      	ldr	r3, [r3, #12]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d024      	beq.n	800096c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000922:	4b64      	ldr	r3, [pc, #400]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	4b63      	ldr	r3, [pc, #396]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800092e:	f7ff fcb3 	bl	8000298 <HAL_GetTick>
 8000932:	0003      	movs	r3, r0
 8000934:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000936:	e008      	b.n	800094a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000938:	f7ff fcae 	bl	8000298 <HAL_GetTick>
 800093c:	0002      	movs	r2, r0
 800093e:	693b      	ldr	r3, [r7, #16]
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	2b02      	cmp	r3, #2
 8000944:	d901      	bls.n	800094a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000946:	2303      	movs	r3, #3
 8000948:	e275      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800094a:	4b5a      	ldr	r3, [pc, #360]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2202      	movs	r2, #2
 8000950:	4013      	ands	r3, r2
 8000952:	d0f1      	beq.n	8000938 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000954:	4b57      	ldr	r3, [pc, #348]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	22f8      	movs	r2, #248	; 0xf8
 800095a:	4393      	bics	r3, r2
 800095c:	0019      	movs	r1, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	691b      	ldr	r3, [r3, #16]
 8000962:	00da      	lsls	r2, r3, #3
 8000964:	4b53      	ldr	r3, [pc, #332]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000966:	430a      	orrs	r2, r1
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	e018      	b.n	800099e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800096c:	4b51      	ldr	r3, [pc, #324]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b50      	ldr	r3, [pc, #320]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000972:	2101      	movs	r1, #1
 8000974:	438a      	bics	r2, r1
 8000976:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000978:	f7ff fc8e 	bl	8000298 <HAL_GetTick>
 800097c:	0003      	movs	r3, r0
 800097e:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000980:	e008      	b.n	8000994 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000982:	f7ff fc89 	bl	8000298 <HAL_GetTick>
 8000986:	0002      	movs	r2, r0
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	2b02      	cmp	r3, #2
 800098e:	d901      	bls.n	8000994 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000990:	2303      	movs	r3, #3
 8000992:	e250      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000994:	4b47      	ldr	r3, [pc, #284]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2202      	movs	r2, #2
 800099a:	4013      	ands	r3, r2
 800099c:	d1f1      	bne.n	8000982 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	2208      	movs	r2, #8
 80009a4:	4013      	ands	r3, r2
 80009a6:	d036      	beq.n	8000a16 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	69db      	ldr	r3, [r3, #28]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d019      	beq.n	80009e4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009b0:	4b40      	ldr	r3, [pc, #256]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80009b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009b4:	4b3f      	ldr	r3, [pc, #252]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80009b6:	2101      	movs	r1, #1
 80009b8:	430a      	orrs	r2, r1
 80009ba:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009bc:	f7ff fc6c 	bl	8000298 <HAL_GetTick>
 80009c0:	0003      	movs	r3, r0
 80009c2:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009c4:	e008      	b.n	80009d8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009c6:	f7ff fc67 	bl	8000298 <HAL_GetTick>
 80009ca:	0002      	movs	r2, r0
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d901      	bls.n	80009d8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80009d4:	2303      	movs	r3, #3
 80009d6:	e22e      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009d8:	4b36      	ldr	r3, [pc, #216]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80009da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009dc:	2202      	movs	r2, #2
 80009de:	4013      	ands	r3, r2
 80009e0:	d0f1      	beq.n	80009c6 <HAL_RCC_OscConfig+0x242>
 80009e2:	e018      	b.n	8000a16 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009e4:	4b33      	ldr	r3, [pc, #204]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80009e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009e8:	4b32      	ldr	r3, [pc, #200]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 80009ea:	2101      	movs	r1, #1
 80009ec:	438a      	bics	r2, r1
 80009ee:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009f0:	f7ff fc52 	bl	8000298 <HAL_GetTick>
 80009f4:	0003      	movs	r3, r0
 80009f6:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009f8:	e008      	b.n	8000a0c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009fa:	f7ff fc4d 	bl	8000298 <HAL_GetTick>
 80009fe:	0002      	movs	r2, r0
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	1ad3      	subs	r3, r2, r3
 8000a04:	2b02      	cmp	r3, #2
 8000a06:	d901      	bls.n	8000a0c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	e214      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a0c:	4b29      	ldr	r3, [pc, #164]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a10:	2202      	movs	r2, #2
 8000a12:	4013      	ands	r3, r2
 8000a14:	d1f1      	bne.n	80009fa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	d100      	bne.n	8000a22 <HAL_RCC_OscConfig+0x29e>
 8000a20:	e0b6      	b.n	8000b90 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a22:	2317      	movs	r3, #23
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a2a:	4b22      	ldr	r3, [pc, #136]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000a2c:	69da      	ldr	r2, [r3, #28]
 8000a2e:	2380      	movs	r3, #128	; 0x80
 8000a30:	055b      	lsls	r3, r3, #21
 8000a32:	4013      	ands	r3, r2
 8000a34:	d111      	bne.n	8000a5a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a36:	4b1f      	ldr	r3, [pc, #124]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000a38:	69da      	ldr	r2, [r3, #28]
 8000a3a:	4b1e      	ldr	r3, [pc, #120]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	0549      	lsls	r1, r1, #21
 8000a40:	430a      	orrs	r2, r1
 8000a42:	61da      	str	r2, [r3, #28]
 8000a44:	4b1b      	ldr	r3, [pc, #108]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000a46:	69da      	ldr	r2, [r3, #28]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	055b      	lsls	r3, r3, #21
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a52:	2317      	movs	r3, #23
 8000a54:	18fb      	adds	r3, r7, r3
 8000a56:	2201      	movs	r2, #1
 8000a58:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a5a:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <HAL_RCC_OscConfig+0x33c>)
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	2380      	movs	r3, #128	; 0x80
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	4013      	ands	r3, r2
 8000a64:	d11a      	bne.n	8000a9c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a66:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <HAL_RCC_OscConfig+0x33c>)
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <HAL_RCC_OscConfig+0x33c>)
 8000a6c:	2180      	movs	r1, #128	; 0x80
 8000a6e:	0049      	lsls	r1, r1, #1
 8000a70:	430a      	orrs	r2, r1
 8000a72:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a74:	f7ff fc10 	bl	8000298 <HAL_GetTick>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a7c:	e008      	b.n	8000a90 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a7e:	f7ff fc0b 	bl	8000298 <HAL_GetTick>
 8000a82:	0002      	movs	r2, r0
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	2b64      	cmp	r3, #100	; 0x64
 8000a8a:	d901      	bls.n	8000a90 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e1d2      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a90:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <HAL_RCC_OscConfig+0x33c>)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	2380      	movs	r3, #128	; 0x80
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	4013      	ands	r3, r2
 8000a9a:	d0f0      	beq.n	8000a7e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	689b      	ldr	r3, [r3, #8]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d10f      	bne.n	8000ac4 <HAL_RCC_OscConfig+0x340>
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000aa6:	6a1a      	ldr	r2, [r3, #32]
 8000aa8:	4b02      	ldr	r3, [pc, #8]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000aaa:	2101      	movs	r1, #1
 8000aac:	430a      	orrs	r2, r1
 8000aae:	621a      	str	r2, [r3, #32]
 8000ab0:	e036      	b.n	8000b20 <HAL_RCC_OscConfig+0x39c>
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	fffeffff 	.word	0xfffeffff
 8000abc:	fffbffff 	.word	0xfffbffff
 8000ac0:	40007000 	.word	0x40007000
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d10c      	bne.n	8000ae6 <HAL_RCC_OscConfig+0x362>
 8000acc:	4bca      	ldr	r3, [pc, #808]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ace:	6a1a      	ldr	r2, [r3, #32]
 8000ad0:	4bc9      	ldr	r3, [pc, #804]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	438a      	bics	r2, r1
 8000ad6:	621a      	str	r2, [r3, #32]
 8000ad8:	4bc7      	ldr	r3, [pc, #796]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ada:	6a1a      	ldr	r2, [r3, #32]
 8000adc:	4bc6      	ldr	r3, [pc, #792]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ade:	2104      	movs	r1, #4
 8000ae0:	438a      	bics	r2, r1
 8000ae2:	621a      	str	r2, [r3, #32]
 8000ae4:	e01c      	b.n	8000b20 <HAL_RCC_OscConfig+0x39c>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	2b05      	cmp	r3, #5
 8000aec:	d10c      	bne.n	8000b08 <HAL_RCC_OscConfig+0x384>
 8000aee:	4bc2      	ldr	r3, [pc, #776]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000af0:	6a1a      	ldr	r2, [r3, #32]
 8000af2:	4bc1      	ldr	r3, [pc, #772]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000af4:	2104      	movs	r1, #4
 8000af6:	430a      	orrs	r2, r1
 8000af8:	621a      	str	r2, [r3, #32]
 8000afa:	4bbf      	ldr	r3, [pc, #764]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000afc:	6a1a      	ldr	r2, [r3, #32]
 8000afe:	4bbe      	ldr	r3, [pc, #760]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b00:	2101      	movs	r1, #1
 8000b02:	430a      	orrs	r2, r1
 8000b04:	621a      	str	r2, [r3, #32]
 8000b06:	e00b      	b.n	8000b20 <HAL_RCC_OscConfig+0x39c>
 8000b08:	4bbb      	ldr	r3, [pc, #748]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b0a:	6a1a      	ldr	r2, [r3, #32]
 8000b0c:	4bba      	ldr	r3, [pc, #744]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b0e:	2101      	movs	r1, #1
 8000b10:	438a      	bics	r2, r1
 8000b12:	621a      	str	r2, [r3, #32]
 8000b14:	4bb8      	ldr	r3, [pc, #736]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b16:	6a1a      	ldr	r2, [r3, #32]
 8000b18:	4bb7      	ldr	r3, [pc, #732]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b1a:	2104      	movs	r1, #4
 8000b1c:	438a      	bics	r2, r1
 8000b1e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d014      	beq.n	8000b52 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b28:	f7ff fbb6 	bl	8000298 <HAL_GetTick>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b30:	e009      	b.n	8000b46 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b32:	f7ff fbb1 	bl	8000298 <HAL_GetTick>
 8000b36:	0002      	movs	r2, r0
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	4aaf      	ldr	r2, [pc, #700]	; (8000dfc <HAL_RCC_OscConfig+0x678>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d901      	bls.n	8000b46 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000b42:	2303      	movs	r3, #3
 8000b44:	e177      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b46:	4bac      	ldr	r3, [pc, #688]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	2202      	movs	r2, #2
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	d0f0      	beq.n	8000b32 <HAL_RCC_OscConfig+0x3ae>
 8000b50:	e013      	b.n	8000b7a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b52:	f7ff fba1 	bl	8000298 <HAL_GetTick>
 8000b56:	0003      	movs	r3, r0
 8000b58:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b5a:	e009      	b.n	8000b70 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b5c:	f7ff fb9c 	bl	8000298 <HAL_GetTick>
 8000b60:	0002      	movs	r2, r0
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	4aa5      	ldr	r2, [pc, #660]	; (8000dfc <HAL_RCC_OscConfig+0x678>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d901      	bls.n	8000b70 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	e162      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b70:	4ba1      	ldr	r3, [pc, #644]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b72:	6a1b      	ldr	r3, [r3, #32]
 8000b74:	2202      	movs	r2, #2
 8000b76:	4013      	ands	r3, r2
 8000b78:	d1f0      	bne.n	8000b5c <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b7a:	2317      	movs	r3, #23
 8000b7c:	18fb      	adds	r3, r7, r3
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d105      	bne.n	8000b90 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b84:	4b9c      	ldr	r3, [pc, #624]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b86:	69da      	ldr	r2, [r3, #28]
 8000b88:	4b9b      	ldr	r3, [pc, #620]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000b8a:	499d      	ldr	r1, [pc, #628]	; (8000e00 <HAL_RCC_OscConfig+0x67c>)
 8000b8c:	400a      	ands	r2, r1
 8000b8e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2210      	movs	r2, #16
 8000b96:	4013      	ands	r3, r2
 8000b98:	d063      	beq.n	8000c62 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	695b      	ldr	r3, [r3, #20]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d12a      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ba2:	4b95      	ldr	r3, [pc, #596]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ba4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ba6:	4b94      	ldr	r3, [pc, #592]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ba8:	2104      	movs	r1, #4
 8000baa:	430a      	orrs	r2, r1
 8000bac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000bae:	4b92      	ldr	r3, [pc, #584]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bb2:	4b91      	ldr	r3, [pc, #580]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bba:	f7ff fb6d 	bl	8000298 <HAL_GetTick>
 8000bbe:	0003      	movs	r3, r0
 8000bc0:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000bc2:	e008      	b.n	8000bd6 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000bc4:	f7ff fb68 	bl	8000298 <HAL_GetTick>
 8000bc8:	0002      	movs	r2, r0
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d901      	bls.n	8000bd6 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	e12f      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000bd6:	4b88      	ldr	r3, [pc, #544]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bda:	2202      	movs	r2, #2
 8000bdc:	4013      	ands	r3, r2
 8000bde:	d0f1      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000be0:	4b85      	ldr	r3, [pc, #532]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be4:	22f8      	movs	r2, #248	; 0xf8
 8000be6:	4393      	bics	r3, r2
 8000be8:	0019      	movs	r1, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	699b      	ldr	r3, [r3, #24]
 8000bee:	00da      	lsls	r2, r3, #3
 8000bf0:	4b81      	ldr	r3, [pc, #516]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000bf6:	e034      	b.n	8000c62 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	695b      	ldr	r3, [r3, #20]
 8000bfc:	3305      	adds	r3, #5
 8000bfe:	d111      	bne.n	8000c24 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000c00:	4b7d      	ldr	r3, [pc, #500]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c04:	4b7c      	ldr	r3, [pc, #496]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c06:	2104      	movs	r1, #4
 8000c08:	438a      	bics	r2, r1
 8000c0a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c0c:	4b7a      	ldr	r3, [pc, #488]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c10:	22f8      	movs	r2, #248	; 0xf8
 8000c12:	4393      	bics	r3, r2
 8000c14:	0019      	movs	r1, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	00da      	lsls	r2, r3, #3
 8000c1c:	4b76      	ldr	r3, [pc, #472]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	; 0x34
 8000c22:	e01e      	b.n	8000c62 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c24:	4b74      	ldr	r3, [pc, #464]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c28:	4b73      	ldr	r3, [pc, #460]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c2a:	2104      	movs	r1, #4
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000c30:	4b71      	ldr	r3, [pc, #452]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c34:	4b70      	ldr	r3, [pc, #448]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c36:	2101      	movs	r1, #1
 8000c38:	438a      	bics	r2, r1
 8000c3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c3c:	f7ff fb2c 	bl	8000298 <HAL_GetTick>
 8000c40:	0003      	movs	r3, r0
 8000c42:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c44:	e008      	b.n	8000c58 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c46:	f7ff fb27 	bl	8000298 <HAL_GetTick>
 8000c4a:	0002      	movs	r2, r0
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	1ad3      	subs	r3, r2, r3
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d901      	bls.n	8000c58 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000c54:	2303      	movs	r3, #3
 8000c56:	e0ee      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c58:	4b67      	ldr	r3, [pc, #412]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	4013      	ands	r3, r2
 8000c60:	d1f1      	bne.n	8000c46 <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2220      	movs	r2, #32
 8000c68:	4013      	ands	r3, r2
 8000c6a:	d05c      	beq.n	8000d26 <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000c6c:	4b62      	ldr	r3, [pc, #392]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	220c      	movs	r2, #12
 8000c72:	4013      	ands	r3, r2
 8000c74:	2b0c      	cmp	r3, #12
 8000c76:	d00e      	beq.n	8000c96 <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000c78:	4b5f      	ldr	r3, [pc, #380]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	220c      	movs	r2, #12
 8000c7e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000c80:	2b08      	cmp	r3, #8
 8000c82:	d114      	bne.n	8000cae <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000c84:	4b5c      	ldr	r3, [pc, #368]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c86:	685a      	ldr	r2, [r3, #4]
 8000c88:	23c0      	movs	r3, #192	; 0xc0
 8000c8a:	025b      	lsls	r3, r3, #9
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	23c0      	movs	r3, #192	; 0xc0
 8000c90:	025b      	lsls	r3, r3, #9
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d10b      	bne.n	8000cae <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000c96:	4b58      	ldr	r3, [pc, #352]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000c98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c9a:	2380      	movs	r3, #128	; 0x80
 8000c9c:	025b      	lsls	r3, r3, #9
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	d040      	beq.n	8000d24 <HAL_RCC_OscConfig+0x5a0>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a1b      	ldr	r3, [r3, #32]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d03c      	beq.n	8000d24 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	e0c3      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6a1b      	ldr	r3, [r3, #32]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d01b      	beq.n	8000cee <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000cb6:	4b50      	ldr	r3, [pc, #320]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cba:	4b4f      	ldr	r3, [pc, #316]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	0249      	lsls	r1, r1, #9
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc4:	f7ff fae8 	bl	8000298 <HAL_GetTick>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000ccc:	e008      	b.n	8000ce0 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cce:	f7ff fae3 	bl	8000298 <HAL_GetTick>
 8000cd2:	0002      	movs	r2, r0
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d901      	bls.n	8000ce0 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	e0aa      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000ce0:	4b45      	ldr	r3, [pc, #276]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000ce2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	025b      	lsls	r3, r3, #9
 8000ce8:	4013      	ands	r3, r2
 8000cea:	d0f0      	beq.n	8000cce <HAL_RCC_OscConfig+0x54a>
 8000cec:	e01b      	b.n	8000d26 <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000cee:	4b42      	ldr	r3, [pc, #264]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000cf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cf2:	4b41      	ldr	r3, [pc, #260]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000cf4:	4943      	ldr	r1, [pc, #268]	; (8000e04 <HAL_RCC_OscConfig+0x680>)
 8000cf6:	400a      	ands	r2, r1
 8000cf8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cfa:	f7ff facd 	bl	8000298 <HAL_GetTick>
 8000cfe:	0003      	movs	r3, r0
 8000d00:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d02:	e008      	b.n	8000d16 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d04:	f7ff fac8 	bl	8000298 <HAL_GetTick>
 8000d08:	0002      	movs	r2, r0
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d901      	bls.n	8000d16 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8000d12:	2303      	movs	r3, #3
 8000d14:	e08f      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d16:	4b38      	ldr	r3, [pc, #224]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	025b      	lsls	r3, r3, #9
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d1f0      	bne.n	8000d04 <HAL_RCC_OscConfig+0x580>
 8000d22:	e000      	b.n	8000d26 <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000d24:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d100      	bne.n	8000d30 <HAL_RCC_OscConfig+0x5ac>
 8000d2e:	e081      	b.n	8000e34 <HAL_RCC_OscConfig+0x6b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d30:	4b31      	ldr	r3, [pc, #196]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	220c      	movs	r2, #12
 8000d36:	4013      	ands	r3, r2
 8000d38:	2b08      	cmp	r3, #8
 8000d3a:	d100      	bne.n	8000d3e <HAL_RCC_OscConfig+0x5ba>
 8000d3c:	e078      	b.n	8000e30 <HAL_RCC_OscConfig+0x6ac>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d14c      	bne.n	8000de0 <HAL_RCC_OscConfig+0x65c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d46:	4b2c      	ldr	r3, [pc, #176]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	4b2b      	ldr	r3, [pc, #172]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d4c:	492e      	ldr	r1, [pc, #184]	; (8000e08 <HAL_RCC_OscConfig+0x684>)
 8000d4e:	400a      	ands	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d52:	f7ff faa1 	bl	8000298 <HAL_GetTick>
 8000d56:	0003      	movs	r3, r0
 8000d58:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d5a:	e008      	b.n	8000d6e <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d5c:	f7ff fa9c 	bl	8000298 <HAL_GetTick>
 8000d60:	0002      	movs	r2, r0
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d901      	bls.n	8000d6e <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e063      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d6e:	4b22      	ldr	r3, [pc, #136]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	2380      	movs	r3, #128	; 0x80
 8000d74:	049b      	lsls	r3, r3, #18
 8000d76:	4013      	ands	r3, r2
 8000d78:	d1f0      	bne.n	8000d5c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7e:	220f      	movs	r2, #15
 8000d80:	4393      	bics	r3, r2
 8000d82:	0019      	movs	r1, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d88:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d8e:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	4a1e      	ldr	r2, [pc, #120]	; (8000e0c <HAL_RCC_OscConfig+0x688>)
 8000d94:	4013      	ands	r3, r2
 8000d96:	0019      	movs	r1, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da0:	431a      	orrs	r2, r3
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000da4:	430a      	orrs	r2, r1
 8000da6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000da8:	4b13      	ldr	r3, [pc, #76]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000dae:	2180      	movs	r1, #128	; 0x80
 8000db0:	0449      	lsls	r1, r1, #17
 8000db2:	430a      	orrs	r2, r1
 8000db4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db6:	f7ff fa6f 	bl	8000298 <HAL_GetTick>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0x64e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dc0:	f7ff fa6a 	bl	8000298 <HAL_GetTick>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x64e>
          {
            return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e031      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000dd2:	4b09      	ldr	r3, [pc, #36]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	2380      	movs	r3, #128	; 0x80
 8000dd8:	049b      	lsls	r3, r3, #18
 8000dda:	4013      	ands	r3, r2
 8000ddc:	d0f0      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x63c>
 8000dde:	e029      	b.n	8000e34 <HAL_RCC_OscConfig+0x6b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <HAL_RCC_OscConfig+0x674>)
 8000de6:	4908      	ldr	r1, [pc, #32]	; (8000e08 <HAL_RCC_OscConfig+0x684>)
 8000de8:	400a      	ands	r2, r1
 8000dea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dec:	f7ff fa54 	bl	8000298 <HAL_GetTick>
 8000df0:	0003      	movs	r3, r0
 8000df2:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000df4:	e015      	b.n	8000e22 <HAL_RCC_OscConfig+0x69e>
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	00001388 	.word	0x00001388
 8000e00:	efffffff 	.word	0xefffffff
 8000e04:	fffeffff 	.word	0xfffeffff
 8000e08:	feffffff 	.word	0xfeffffff
 8000e0c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e10:	f7ff fa42 	bl	8000298 <HAL_GetTick>
 8000e14:	0002      	movs	r2, r0
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d901      	bls.n	8000e22 <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e009      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e22:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <HAL_RCC_OscConfig+0x6bc>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	049b      	lsls	r3, r3, #18
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d1f0      	bne.n	8000e10 <HAL_RCC_OscConfig+0x68c>
 8000e2e:	e001      	b.n	8000e34 <HAL_RCC_OscConfig+0x6b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	e000      	b.n	8000e36 <HAL_RCC_OscConfig+0x6b2>
    }
  }
  
  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	0018      	movs	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b006      	add	sp, #24
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	40021000 	.word	0x40021000

08000e44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e52:	4b7b      	ldr	r3, [pc, #492]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2201      	movs	r2, #1
 8000e58:	4013      	ands	r3, r2
 8000e5a:	683a      	ldr	r2, [r7, #0]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d911      	bls.n	8000e84 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e60:	4b77      	ldr	r3, [pc, #476]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2201      	movs	r2, #1
 8000e66:	4393      	bics	r3, r2
 8000e68:	0019      	movs	r1, r3
 8000e6a:	4b75      	ldr	r3, [pc, #468]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000e6c:	683a      	ldr	r2, [r7, #0]
 8000e6e:	430a      	orrs	r2, r1
 8000e70:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e72:	4b73      	ldr	r3, [pc, #460]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2201      	movs	r2, #1
 8000e78:	4013      	ands	r3, r2
 8000e7a:	683a      	ldr	r2, [r7, #0]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d001      	beq.n	8000e84 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e0d8      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2202      	movs	r2, #2
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	d009      	beq.n	8000ea2 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e8e:	4b6d      	ldr	r3, [pc, #436]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	22f0      	movs	r2, #240	; 0xf0
 8000e94:	4393      	bics	r3, r2
 8000e96:	0019      	movs	r1, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	689a      	ldr	r2, [r3, #8]
 8000e9c:	4b69      	ldr	r3, [pc, #420]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d100      	bne.n	8000eae <HAL_RCC_ClockConfig+0x6a>
 8000eac:	e089      	b.n	8000fc2 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d107      	bne.n	8000ec6 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb6:	4b63      	ldr	r3, [pc, #396]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	2380      	movs	r3, #128	; 0x80
 8000ebc:	029b      	lsls	r3, r3, #10
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	d120      	bne.n	8000f04 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e0b7      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d107      	bne.n	8000ede <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ece:	4b5d      	ldr	r3, [pc, #372]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	049b      	lsls	r3, r3, #18
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d114      	bne.n	8000f04 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e0ab      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	d107      	bne.n	8000ef6 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000ee6:	4b57      	ldr	r3, [pc, #348]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000ee8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eea:	2380      	movs	r3, #128	; 0x80
 8000eec:	025b      	lsls	r3, r3, #9
 8000eee:	4013      	ands	r3, r2
 8000ef0:	d108      	bne.n	8000f04 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e09f      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef6:	4b53      	ldr	r3, [pc, #332]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2202      	movs	r2, #2
 8000efc:	4013      	ands	r3, r2
 8000efe:	d101      	bne.n	8000f04 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e098      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f04:	4b4f      	ldr	r3, [pc, #316]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	2203      	movs	r2, #3
 8000f0a:	4393      	bics	r3, r2
 8000f0c:	0019      	movs	r1, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	4b4c      	ldr	r3, [pc, #304]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000f14:	430a      	orrs	r2, r1
 8000f16:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f18:	f7ff f9be 	bl	8000298 <HAL_GetTick>
 8000f1c:	0003      	movs	r3, r0
 8000f1e:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d111      	bne.n	8000f4c <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f28:	e009      	b.n	8000f3e <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f2a:	f7ff f9b5 	bl	8000298 <HAL_GetTick>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	4a44      	ldr	r2, [pc, #272]	; (8001048 <HAL_RCC_ClockConfig+0x204>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e07b      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f3e:	4b41      	ldr	r3, [pc, #260]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	220c      	movs	r2, #12
 8000f44:	4013      	ands	r3, r2
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	d1ef      	bne.n	8000f2a <HAL_RCC_ClockConfig+0xe6>
 8000f4a:	e03a      	b.n	8000fc2 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d111      	bne.n	8000f78 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f54:	e009      	b.n	8000f6a <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f56:	f7ff f99f 	bl	8000298 <HAL_GetTick>
 8000f5a:	0002      	movs	r2, r0
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	4a39      	ldr	r2, [pc, #228]	; (8001048 <HAL_RCC_ClockConfig+0x204>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e065      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f6a:	4b36      	ldr	r3, [pc, #216]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	220c      	movs	r2, #12
 8000f70:	4013      	ands	r3, r2
 8000f72:	2b08      	cmp	r3, #8
 8000f74:	d1ef      	bne.n	8000f56 <HAL_RCC_ClockConfig+0x112>
 8000f76:	e024      	b.n	8000fc2 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b03      	cmp	r3, #3
 8000f7e:	d11b      	bne.n	8000fb8 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000f80:	e009      	b.n	8000f96 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f82:	f7ff f989 	bl	8000298 <HAL_GetTick>
 8000f86:	0002      	movs	r2, r0
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	4a2e      	ldr	r2, [pc, #184]	; (8001048 <HAL_RCC_ClockConfig+0x204>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d901      	bls.n	8000f96 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e04f      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000f96:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	220c      	movs	r2, #12
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	2b0c      	cmp	r3, #12
 8000fa0:	d1ef      	bne.n	8000f82 <HAL_RCC_ClockConfig+0x13e>
 8000fa2:	e00e      	b.n	8000fc2 <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fa4:	f7ff f978 	bl	8000298 <HAL_GetTick>
 8000fa8:	0002      	movs	r2, r0
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	4a26      	ldr	r2, [pc, #152]	; (8001048 <HAL_RCC_ClockConfig+0x204>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e03e      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fb8:	4b22      	ldr	r3, [pc, #136]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	220c      	movs	r2, #12
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d1f0      	bne.n	8000fa4 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000fc2:	4b1f      	ldr	r3, [pc, #124]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	4013      	ands	r3, r2
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d211      	bcs.n	8000ff4 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	4393      	bics	r3, r2
 8000fd8:	0019      	movs	r1, r3
 8000fda:	4b19      	ldr	r3, [pc, #100]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000fdc:	683a      	ldr	r2, [r7, #0]
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <HAL_RCC_ClockConfig+0x1fc>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4013      	ands	r3, r2
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d001      	beq.n	8000ff4 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e020      	b.n	8001036 <HAL_RCC_ClockConfig+0x1f2>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2204      	movs	r2, #4
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	d009      	beq.n	8001012 <HAL_RCC_ClockConfig+0x1ce>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000ffe:	4b11      	ldr	r3, [pc, #68]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4a12      	ldr	r2, [pc, #72]	; (800104c <HAL_RCC_ClockConfig+0x208>)
 8001004:	4013      	ands	r3, r2
 8001006:	0019      	movs	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	4b0d      	ldr	r3, [pc, #52]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 800100e:	430a      	orrs	r2, r1
 8001010:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001012:	f000 f821 	bl	8001058 <HAL_RCC_GetSysClockFreq>
 8001016:	0001      	movs	r1, r0
 8001018:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <HAL_RCC_ClockConfig+0x200>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	091b      	lsrs	r3, r3, #4
 800101e:	220f      	movs	r2, #15
 8001020:	4013      	ands	r3, r2
 8001022:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <HAL_RCC_ClockConfig+0x20c>)
 8001024:	5cd3      	ldrb	r3, [r2, r3]
 8001026:	000a      	movs	r2, r1
 8001028:	40da      	lsrs	r2, r3
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_RCC_ClockConfig+0x210>)
 800102c:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800102e:	2000      	movs	r0, #0
 8001030:	f7ff f90a 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	0018      	movs	r0, r3
 8001038:	46bd      	mov	sp, r7
 800103a:	b004      	add	sp, #16
 800103c:	bd80      	pop	{r7, pc}
 800103e:	46c0      	nop			; (mov r8, r8)
 8001040:	40022000 	.word	0x40022000
 8001044:	40021000 	.word	0x40021000
 8001048:	00001388 	.word	0x00001388
 800104c:	fffff8ff 	.word	0xfffff8ff
 8001050:	08002c94 	.word	0x08002c94
 8001054:	20000000 	.word	0x20000000

08001058 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b08f      	sub	sp, #60	; 0x3c
 800105c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800105e:	2314      	movs	r3, #20
 8001060:	18fb      	adds	r3, r7, r3
 8001062:	4a37      	ldr	r2, [pc, #220]	; (8001140 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001064:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001066:	c313      	stmia	r3!, {r0, r1, r4}
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	4a35      	ldr	r2, [pc, #212]	; (8001144 <HAL_RCC_GetSysClockFreq+0xec>)
 8001070:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001072:	c313      	stmia	r3!, {r0, r1, r4}
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001078:	2300      	movs	r3, #0
 800107a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800107c:	2300      	movs	r3, #0
 800107e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001080:	2300      	movs	r3, #0
 8001082:	637b      	str	r3, [r7, #52]	; 0x34
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001088:	2300      	movs	r3, #0
 800108a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800108c:	4b2e      	ldr	r3, [pc, #184]	; (8001148 <HAL_RCC_GetSysClockFreq+0xf0>)
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001094:	220c      	movs	r2, #12
 8001096:	4013      	ands	r3, r2
 8001098:	2b08      	cmp	r3, #8
 800109a:	d006      	beq.n	80010aa <HAL_RCC_GetSysClockFreq+0x52>
 800109c:	2b0c      	cmp	r3, #12
 800109e:	d043      	beq.n	8001128 <HAL_RCC_GetSysClockFreq+0xd0>
 80010a0:	2b04      	cmp	r3, #4
 80010a2:	d144      	bne.n	800112e <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80010a4:	4b29      	ldr	r3, [pc, #164]	; (800114c <HAL_RCC_GetSysClockFreq+0xf4>)
 80010a6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010a8:	e044      	b.n	8001134 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80010aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ac:	0c9b      	lsrs	r3, r3, #18
 80010ae:	220f      	movs	r2, #15
 80010b0:	4013      	ands	r3, r2
 80010b2:	2214      	movs	r2, #20
 80010b4:	18ba      	adds	r2, r7, r2
 80010b6:	5cd3      	ldrb	r3, [r2, r3]
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80010ba:	4b23      	ldr	r3, [pc, #140]	; (8001148 <HAL_RCC_GetSysClockFreq+0xf0>)
 80010bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010be:	220f      	movs	r2, #15
 80010c0:	4013      	ands	r3, r2
 80010c2:	1d3a      	adds	r2, r7, #4
 80010c4:	5cd3      	ldrb	r3, [r2, r3]
 80010c6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80010c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010ca:	23c0      	movs	r3, #192	; 0xc0
 80010cc:	025b      	lsls	r3, r3, #9
 80010ce:	401a      	ands	r2, r3
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	025b      	lsls	r3, r3, #9
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d109      	bne.n	80010ec <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80010d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010da:	481c      	ldr	r0, [pc, #112]	; (800114c <HAL_RCC_GetSysClockFreq+0xf4>)
 80010dc:	f7ff f814 	bl	8000108 <__udivsi3>
 80010e0:	0003      	movs	r3, r0
 80010e2:	001a      	movs	r2, r3
 80010e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e6:	4353      	muls	r3, r2
 80010e8:	637b      	str	r3, [r7, #52]	; 0x34
 80010ea:	e01a      	b.n	8001122 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80010ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010ee:	23c0      	movs	r3, #192	; 0xc0
 80010f0:	025b      	lsls	r3, r3, #9
 80010f2:	401a      	ands	r2, r3
 80010f4:	23c0      	movs	r3, #192	; 0xc0
 80010f6:	025b      	lsls	r3, r3, #9
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d109      	bne.n	8001110 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 80010fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010fe:	4814      	ldr	r0, [pc, #80]	; (8001150 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001100:	f7ff f802 	bl	8000108 <__udivsi3>
 8001104:	0003      	movs	r3, r0
 8001106:	001a      	movs	r2, r3
 8001108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110a:	4353      	muls	r3, r2
 800110c:	637b      	str	r3, [r7, #52]	; 0x34
 800110e:	e008      	b.n	8001122 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8001110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001112:	480e      	ldr	r0, [pc, #56]	; (800114c <HAL_RCC_GetSysClockFreq+0xf4>)
 8001114:	f7fe fff8 	bl	8000108 <__udivsi3>
 8001118:	0003      	movs	r3, r0
 800111a:	001a      	movs	r2, r3
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	4353      	muls	r3, r2
 8001120:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8001122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001124:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001126:	e005      	b.n	8001134 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001128:	4b09      	ldr	r3, [pc, #36]	; (8001150 <HAL_RCC_GetSysClockFreq+0xf8>)
 800112a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800112c:	e002      	b.n	8001134 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800112e:	4b07      	ldr	r3, [pc, #28]	; (800114c <HAL_RCC_GetSysClockFreq+0xf4>)
 8001130:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001132:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001136:	0018      	movs	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	b00f      	add	sp, #60	; 0x3c
 800113c:	bd90      	pop	{r4, r7, pc}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	08002c74 	.word	0x08002c74
 8001144:	08002c84 	.word	0x08002c84
 8001148:	40021000 	.word	0x40021000
 800114c:	007a1200 	.word	0x007a1200
 8001150:	02dc6c00 	.word	0x02dc6c00

08001154 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001158:	4b02      	ldr	r3, [pc, #8]	; (8001164 <HAL_RCC_GetHCLKFreq+0x10>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	0018      	movs	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	20000000 	.word	0x20000000

08001168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800116c:	f7ff fff2 	bl	8001154 <HAL_RCC_GetHCLKFreq>
 8001170:	0001      	movs	r1, r0
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	0a1b      	lsrs	r3, r3, #8
 8001178:	2207      	movs	r2, #7
 800117a:	4013      	ands	r3, r2
 800117c:	4a04      	ldr	r2, [pc, #16]	; (8001190 <HAL_RCC_GetPCLK1Freq+0x28>)
 800117e:	5cd3      	ldrb	r3, [r2, r3]
 8001180:	40d9      	lsrs	r1, r3
 8001182:	000b      	movs	r3, r1
}    
 8001184:	0018      	movs	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	40021000 	.word	0x40021000
 8001190:	08002ca4 	.word	0x08002ca4

08001194 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	025b      	lsls	r3, r3, #9
 80011ac:	4013      	ands	r3, r2
 80011ae:	d100      	bne.n	80011b2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80011b0:	e08f      	b.n	80012d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80011b2:	2317      	movs	r3, #23
 80011b4:	18fb      	adds	r3, r7, r3
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ba:	4b6f      	ldr	r3, [pc, #444]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011bc:	69da      	ldr	r2, [r3, #28]
 80011be:	2380      	movs	r3, #128	; 0x80
 80011c0:	055b      	lsls	r3, r3, #21
 80011c2:	4013      	ands	r3, r2
 80011c4:	d111      	bne.n	80011ea <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80011c6:	4b6c      	ldr	r3, [pc, #432]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011c8:	69da      	ldr	r2, [r3, #28]
 80011ca:	4b6b      	ldr	r3, [pc, #428]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011cc:	2180      	movs	r1, #128	; 0x80
 80011ce:	0549      	lsls	r1, r1, #21
 80011d0:	430a      	orrs	r2, r1
 80011d2:	61da      	str	r2, [r3, #28]
 80011d4:	4b68      	ldr	r3, [pc, #416]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011d6:	69da      	ldr	r2, [r3, #28]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	055b      	lsls	r3, r3, #21
 80011dc:	4013      	ands	r3, r2
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011e2:	2317      	movs	r3, #23
 80011e4:	18fb      	adds	r3, r7, r3
 80011e6:	2201      	movs	r2, #1
 80011e8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ea:	4b64      	ldr	r3, [pc, #400]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	2380      	movs	r3, #128	; 0x80
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	4013      	ands	r3, r2
 80011f4:	d11a      	bne.n	800122c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011f6:	4b61      	ldr	r3, [pc, #388]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4b60      	ldr	r3, [pc, #384]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011fc:	2180      	movs	r1, #128	; 0x80
 80011fe:	0049      	lsls	r1, r1, #1
 8001200:	430a      	orrs	r2, r1
 8001202:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001204:	f7ff f848 	bl	8000298 <HAL_GetTick>
 8001208:	0003      	movs	r3, r0
 800120a:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800120c:	e008      	b.n	8001220 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800120e:	f7ff f843 	bl	8000298 <HAL_GetTick>
 8001212:	0002      	movs	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b64      	cmp	r3, #100	; 0x64
 800121a:	d901      	bls.n	8001220 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e0a6      	b.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001220:	4b56      	ldr	r3, [pc, #344]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	2380      	movs	r3, #128	; 0x80
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	4013      	ands	r3, r2
 800122a:	d0f0      	beq.n	800120e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800122c:	4b52      	ldr	r3, [pc, #328]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800122e:	6a1a      	ldr	r2, [r3, #32]
 8001230:	23c0      	movs	r3, #192	; 0xc0
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4013      	ands	r3, r2
 8001236:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d034      	beq.n	80012a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685a      	ldr	r2, [r3, #4]
 8001242:	23c0      	movs	r3, #192	; 0xc0
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4013      	ands	r3, r2
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	429a      	cmp	r2, r3
 800124c:	d02c      	beq.n	80012a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800124e:	4b4a      	ldr	r3, [pc, #296]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001250:	6a1b      	ldr	r3, [r3, #32]
 8001252:	4a4b      	ldr	r2, [pc, #300]	; (8001380 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001254:	4013      	ands	r3, r2
 8001256:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001258:	4b47      	ldr	r3, [pc, #284]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800125a:	6a1a      	ldr	r2, [r3, #32]
 800125c:	4b46      	ldr	r3, [pc, #280]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800125e:	2180      	movs	r1, #128	; 0x80
 8001260:	0249      	lsls	r1, r1, #9
 8001262:	430a      	orrs	r2, r1
 8001264:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001266:	4b44      	ldr	r3, [pc, #272]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001268:	6a1a      	ldr	r2, [r3, #32]
 800126a:	4b43      	ldr	r3, [pc, #268]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800126c:	4945      	ldr	r1, [pc, #276]	; (8001384 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800126e:	400a      	ands	r2, r1
 8001270:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001272:	4b41      	ldr	r3, [pc, #260]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001274:	68fa      	ldr	r2, [r7, #12]
 8001276:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	2201      	movs	r2, #1
 800127c:	4013      	ands	r3, r2
 800127e:	d013      	beq.n	80012a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001280:	f7ff f80a 	bl	8000298 <HAL_GetTick>
 8001284:	0003      	movs	r3, r0
 8001286:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001288:	e009      	b.n	800129e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800128a:	f7ff f805 	bl	8000298 <HAL_GetTick>
 800128e:	0002      	movs	r2, r0
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	4a3c      	ldr	r2, [pc, #240]	; (8001388 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d901      	bls.n	800129e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e067      	b.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800129e:	4b36      	ldr	r3, [pc, #216]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	2202      	movs	r2, #2
 80012a4:	4013      	ands	r3, r2
 80012a6:	d0f0      	beq.n	800128a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80012a8:	4b33      	ldr	r3, [pc, #204]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	4a34      	ldr	r2, [pc, #208]	; (8001380 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80012ae:	4013      	ands	r3, r2
 80012b0:	0019      	movs	r1, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	4b30      	ldr	r3, [pc, #192]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012b8:	430a      	orrs	r2, r1
 80012ba:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012bc:	2317      	movs	r3, #23
 80012be:	18fb      	adds	r3, r7, r3
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d105      	bne.n	80012d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012c6:	4b2c      	ldr	r3, [pc, #176]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012c8:	69da      	ldr	r2, [r3, #28]
 80012ca:	4b2b      	ldr	r3, [pc, #172]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012cc:	492f      	ldr	r1, [pc, #188]	; (800138c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80012ce:	400a      	ands	r2, r1
 80012d0:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2201      	movs	r2, #1
 80012d8:	4013      	ands	r3, r2
 80012da:	d009      	beq.n	80012f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80012dc:	4b26      	ldr	r3, [pc, #152]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e0:	2203      	movs	r2, #3
 80012e2:	4393      	bics	r3, r2
 80012e4:	0019      	movs	r1, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	4b23      	ldr	r3, [pc, #140]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012ec:	430a      	orrs	r2, r1
 80012ee:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2202      	movs	r2, #2
 80012f6:	4013      	ands	r3, r2
 80012f8:	d009      	beq.n	800130e <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80012fa:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a24      	ldr	r2, [pc, #144]	; (8001390 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001300:	4013      	ands	r3, r2
 8001302:	0019      	movs	r1, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68da      	ldr	r2, [r3, #12]
 8001308:	4b1b      	ldr	r3, [pc, #108]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800130a:	430a      	orrs	r2, r1
 800130c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2220      	movs	r2, #32
 8001314:	4013      	ands	r3, r2
 8001316:	d009      	beq.n	800132c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001318:	4b17      	ldr	r3, [pc, #92]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	2210      	movs	r2, #16
 800131e:	4393      	bics	r3, r2
 8001320:	0019      	movs	r1, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	691a      	ldr	r2, [r3, #16]
 8001326:	4b14      	ldr	r3, [pc, #80]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001328:	430a      	orrs	r2, r1
 800132a:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	029b      	lsls	r3, r3, #10
 8001334:	4013      	ands	r3, r2
 8001336:	d009      	beq.n	800134c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800133a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133c:	2280      	movs	r2, #128	; 0x80
 800133e:	4393      	bics	r3, r2
 8001340:	0019      	movs	r1, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699a      	ldr	r2, [r3, #24]
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001348:	430a      	orrs	r2, r1
 800134a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	4013      	ands	r3, r2
 8001356:	d009      	beq.n	800136c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001358:	4b07      	ldr	r3, [pc, #28]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800135a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135c:	2240      	movs	r2, #64	; 0x40
 800135e:	4393      	bics	r3, r2
 8001360:	0019      	movs	r1, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	695a      	ldr	r2, [r3, #20]
 8001366:	4b04      	ldr	r3, [pc, #16]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001368:	430a      	orrs	r2, r1
 800136a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	0018      	movs	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	b006      	add	sp, #24
 8001374:	bd80      	pop	{r7, pc}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	40021000 	.word	0x40021000
 800137c:	40007000 	.word	0x40007000
 8001380:	fffffcff 	.word	0xfffffcff
 8001384:	fffeffff 	.word	0xfffeffff
 8001388:	00001388 	.word	0x00001388
 800138c:	efffffff 	.word	0xefffffff
 8001390:	fffcffff 	.word	0xfffcffff

08001394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e08a      	b.n	80014bc <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	225d      	movs	r2, #93	; 0x5d
 80013b0:	5c9b      	ldrb	r3, [r3, r2]
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d107      	bne.n	80013c8 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	225c      	movs	r2, #92	; 0x5c
 80013bc:	2100      	movs	r1, #0
 80013be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	0018      	movs	r0, r3
 80013c4:	f001 fab8 	bl	8002938 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	225d      	movs	r2, #93	; 0x5d
 80013cc:	2102      	movs	r1, #2
 80013ce:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2140      	movs	r1, #64	; 0x40
 80013dc:	438a      	bics	r2, r1
 80013de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	23e0      	movs	r3, #224	; 0xe0
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d902      	bls.n	80013f2 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	e002      	b.n	80013f8 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80013f2:	2380      	movs	r3, #128	; 0x80
 80013f4:	015b      	lsls	r3, r3, #5
 80013f6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	23f0      	movs	r3, #240	; 0xf0
 80013fe:	011b      	lsls	r3, r3, #4
 8001400:	429a      	cmp	r2, r3
 8001402:	d008      	beq.n	8001416 <HAL_SPI_Init+0x82>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68da      	ldr	r2, [r3, #12]
 8001408:	23e0      	movs	r3, #224	; 0xe0
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	429a      	cmp	r2, r3
 800140e:	d002      	beq.n	8001416 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10c      	bne.n	8001438 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	23e0      	movs	r3, #224	; 0xe0
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	429a      	cmp	r2, r3
 8001428:	d903      	bls.n	8001432 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2202      	movs	r2, #2
 800142e:	631a      	str	r2, [r3, #48]	; 0x30
 8001430:	e002      	b.n	8001438 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2201      	movs	r2, #1
 8001436:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	695b      	ldr	r3, [r3, #20]
 800144c:	431a      	orrs	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6999      	ldr	r1, [r3, #24]
 8001452:	2380      	movs	r3, #128	; 0x80
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	400b      	ands	r3, r1
 8001458:	431a      	orrs	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	431a      	orrs	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	431a      	orrs	r2, r3
 8001466:	0011      	movs	r1, r2
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	430a      	orrs	r2, r1
 8001472:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	0c1b      	lsrs	r3, r3, #16
 800147a:	2204      	movs	r2, #4
 800147c:	401a      	ands	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001488:	431a      	orrs	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	431a      	orrs	r2, r3
 8001490:	0011      	movs	r1, r2
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	430a      	orrs	r2, r1
 800149a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	69da      	ldr	r2, [r3, #28]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4907      	ldr	r1, [pc, #28]	; (80014c4 <HAL_SPI_Init+0x130>)
 80014a8:	400a      	ands	r2, r1
 80014aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	225d      	movs	r2, #93	; 0x5d
 80014b6:	2101      	movs	r1, #1
 80014b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	b004      	add	sp, #16
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	fffff7ff 	.word	0xfffff7ff

080014c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	1dbb      	adds	r3, r7, #6
 80014d6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80014dc:	231f      	movs	r3, #31
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	225c      	movs	r2, #92	; 0x5c
 80014e8:	5c9b      	ldrb	r3, [r3, r2]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d101      	bne.n	80014f2 <HAL_SPI_Transmit+0x2a>
 80014ee:	2302      	movs	r3, #2
 80014f0:	e14f      	b.n	8001792 <HAL_SPI_Transmit+0x2ca>
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	225c      	movs	r2, #92	; 0x5c
 80014f6:	2101      	movs	r1, #1
 80014f8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80014fa:	f7fe fecd 	bl	8000298 <HAL_GetTick>
 80014fe:	0003      	movs	r3, r0
 8001500:	61bb      	str	r3, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	225d      	movs	r2, #93	; 0x5d
 8001506:	5c9b      	ldrb	r3, [r3, r2]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2b01      	cmp	r3, #1
 800150c:	d004      	beq.n	8001518 <HAL_SPI_Transmit+0x50>
  {
    errorcode = HAL_BUSY;
 800150e:	231f      	movs	r3, #31
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	2202      	movs	r2, #2
 8001514:	701a      	strb	r2, [r3, #0]
    goto error;
 8001516:	e131      	b.n	800177c <HAL_SPI_Transmit+0x2b4>
  }

  if ((pData == NULL) || (Size == 0U))
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d003      	beq.n	8001526 <HAL_SPI_Transmit+0x5e>
 800151e:	1dbb      	adds	r3, r7, #6
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d104      	bne.n	8001530 <HAL_SPI_Transmit+0x68>
  {
    errorcode = HAL_ERROR;
 8001526:	231f      	movs	r3, #31
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	2201      	movs	r2, #1
 800152c:	701a      	strb	r2, [r3, #0]
    goto error;
 800152e:	e125      	b.n	800177c <HAL_SPI_Transmit+0x2b4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	225d      	movs	r2, #93	; 0x5d
 8001534:	2103      	movs	r1, #3
 8001536:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2200      	movs	r2, #0
 800153c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	68ba      	ldr	r2, [r7, #8]
 8001542:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	1dba      	adds	r2, r7, #6
 8001548:	8812      	ldrh	r2, [r2, #0]
 800154a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	1dba      	adds	r2, r7, #6
 8001550:	8812      	ldrh	r2, [r2, #0]
 8001552:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2200      	movs	r2, #0
 8001558:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2244      	movs	r2, #68	; 0x44
 800155e:	2100      	movs	r1, #0
 8001560:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2246      	movs	r2, #70	; 0x46
 8001566:	2100      	movs	r1, #0
 8001568:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2200      	movs	r2, #0
 8001574:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	2380      	movs	r3, #128	; 0x80
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	429a      	cmp	r2, r3
 8001580:	d108      	bne.n	8001594 <HAL_SPI_Transmit+0xcc>
  {
    SPI_1LINE_TX(hspi);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	01c9      	lsls	r1, r1, #7
 8001590:	430a      	orrs	r2, r1
 8001592:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2240      	movs	r2, #64	; 0x40
 800159c:	4013      	ands	r3, r2
 800159e:	2b40      	cmp	r3, #64	; 0x40
 80015a0:	d007      	beq.n	80015b2 <HAL_SPI_Transmit+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2140      	movs	r1, #64	; 0x40
 80015ae:	430a      	orrs	r2, r1
 80015b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	23e0      	movs	r3, #224	; 0xe0
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d948      	bls.n	8001650 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d004      	beq.n	80015d0 <HAL_SPI_Transmit+0x108>
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d139      	bne.n	8001644 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	881a      	ldrh	r2, [r3, #0]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	3302      	adds	r3, #2
 80015de:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	3b01      	subs	r3, #1
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80015ee:	e029      	b.n	8001644 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2202      	movs	r2, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d10f      	bne.n	800161e <HAL_SPI_Transmit+0x156>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	881a      	ldrh	r2, [r3, #0]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	3302      	adds	r3, #2
 800160c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001612:	b29b      	uxth	r3, r3
 8001614:	3b01      	subs	r3, #1
 8001616:	b29a      	uxth	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800161c:	e012      	b.n	8001644 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d00a      	beq.n	800163a <HAL_SPI_Transmit+0x172>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	3301      	adds	r3, #1
 8001628:	d00c      	beq.n	8001644 <HAL_SPI_Transmit+0x17c>
 800162a:	f7fe fe35 	bl	8000298 <HAL_GetTick>
 800162e:	0002      	movs	r2, r0
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	d804      	bhi.n	8001644 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800163a:	231f      	movs	r3, #31
 800163c:	18fb      	adds	r3, r7, r3
 800163e:	2203      	movs	r2, #3
 8001640:	701a      	strb	r2, [r3, #0]
          goto error;
 8001642:	e09b      	b.n	800177c <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001648:	b29b      	uxth	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1d0      	bne.n	80015f0 <HAL_SPI_Transmit+0x128>
 800164e:	e071      	b.n	8001734 <HAL_SPI_Transmit+0x26c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d004      	beq.n	8001662 <HAL_SPI_Transmit+0x19a>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800165c:	b29b      	uxth	r3, r3
 800165e:	2b01      	cmp	r3, #1
 8001660:	d163      	bne.n	800172a <HAL_SPI_Transmit+0x262>
    {
      if (hspi->TxXferCount > 1U)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001666:	b29b      	uxth	r3, r3
 8001668:	2b01      	cmp	r3, #1
 800166a:	d90f      	bls.n	800168c <HAL_SPI_Transmit+0x1c4>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	881a      	ldrh	r2, [r3, #0]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	3302      	adds	r3, #2
 800167a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001680:	b29b      	uxth	r3, r3
 8001682:	3b02      	subs	r3, #2
 8001684:	b29a      	uxth	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	87da      	strh	r2, [r3, #62]	; 0x3e
 800168a:	e04e      	b.n	800172a <HAL_SPI_Transmit+0x262>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	60ba      	str	r2, [r7, #8]
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	320c      	adds	r2, #12
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	3b01      	subs	r3, #1
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80016aa:	e03e      	b.n	800172a <HAL_SPI_Transmit+0x262>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	2202      	movs	r2, #2
 80016b4:	4013      	ands	r3, r2
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d124      	bne.n	8001704 <HAL_SPI_Transmit+0x23c>
      {
        if (hspi->TxXferCount > 1U)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016be:	b29b      	uxth	r3, r3
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d90f      	bls.n	80016e4 <HAL_SPI_Transmit+0x21c>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	881a      	ldrh	r2, [r3, #0]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	3302      	adds	r3, #2
 80016d2:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016d8:	b29b      	uxth	r3, r3
 80016da:	3b02      	subs	r3, #2
 80016dc:	b29a      	uxth	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80016e2:	e022      	b.n	800172a <HAL_SPI_Transmit+0x262>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	60ba      	str	r2, [r7, #8]
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	320c      	adds	r2, #12
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	3b01      	subs	r3, #1
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001702:	e012      	b.n	800172a <HAL_SPI_Transmit+0x262>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00a      	beq.n	8001720 <HAL_SPI_Transmit+0x258>
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	3301      	adds	r3, #1
 800170e:	d00c      	beq.n	800172a <HAL_SPI_Transmit+0x262>
 8001710:	f7fe fdc2 	bl	8000298 <HAL_GetTick>
 8001714:	0002      	movs	r2, r0
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	429a      	cmp	r2, r3
 800171e:	d804      	bhi.n	800172a <HAL_SPI_Transmit+0x262>
        {
          errorcode = HAL_TIMEOUT;
 8001720:	231f      	movs	r3, #31
 8001722:	18fb      	adds	r3, r7, r3
 8001724:	2203      	movs	r2, #3
 8001726:	701a      	strb	r2, [r3, #0]
          goto error;
 8001728:	e028      	b.n	800177c <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800172e:	b29b      	uxth	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1bb      	bne.n	80016ac <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	6839      	ldr	r1, [r7, #0]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	0018      	movs	r0, r3
 800173c:	f000 f916 	bl	800196c <SPI_EndRxTxTransaction>
 8001740:	1e03      	subs	r3, r0, #0
 8001742:	d002      	beq.n	800174a <HAL_SPI_Transmit+0x282>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2220      	movs	r2, #32
 8001748:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d10a      	bne.n	8001768 <HAL_SPI_Transmit+0x2a0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800176c:	2b00      	cmp	r3, #0
 800176e:	d004      	beq.n	800177a <HAL_SPI_Transmit+0x2b2>
  {
    errorcode = HAL_ERROR;
 8001770:	231f      	movs	r3, #31
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	2201      	movs	r2, #1
 8001776:	701a      	strb	r2, [r3, #0]
 8001778:	e000      	b.n	800177c <HAL_SPI_Transmit+0x2b4>
  }

error:
 800177a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	225d      	movs	r2, #93	; 0x5d
 8001780:	2101      	movs	r1, #1
 8001782:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	225c      	movs	r2, #92	; 0x5c
 8001788:	2100      	movs	r1, #0
 800178a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800178c:	231f      	movs	r3, #31
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	781b      	ldrb	r3, [r3, #0]
}
 8001792:	0018      	movs	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	b008      	add	sp, #32
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80017aa:	e050      	b.n	800184e <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	3301      	adds	r3, #1
 80017b0:	d04d      	beq.n	800184e <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d007      	beq.n	80017c8 <SPI_WaitFlagStateUntilTimeout+0x2c>
 80017b8:	f7fe fd6e 	bl	8000298 <HAL_GetTick>
 80017bc:	0002      	movs	r2, r0
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d842      	bhi.n	800184e <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	21e0      	movs	r1, #224	; 0xe0
 80017d4:	438a      	bics	r2, r1
 80017d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	2382      	movs	r3, #130	; 0x82
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d113      	bne.n	800180c <SPI_WaitFlagStateUntilTimeout+0x70>
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d005      	beq.n	80017fc <SPI_WaitFlagStateUntilTimeout+0x60>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d107      	bne.n	800180c <SPI_WaitFlagStateUntilTimeout+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2140      	movs	r1, #64	; 0x40
 8001808:	438a      	bics	r2, r1
 800180a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	019b      	lsls	r3, r3, #6
 8001814:	429a      	cmp	r2, r3
 8001816:	d110      	bne.n	800183a <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4914      	ldr	r1, [pc, #80]	; (8001874 <SPI_WaitFlagStateUntilTimeout+0xd8>)
 8001824:	400a      	ands	r2, r1
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2180      	movs	r1, #128	; 0x80
 8001834:	0189      	lsls	r1, r1, #6
 8001836:	430a      	orrs	r2, r1
 8001838:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	225d      	movs	r2, #93	; 0x5d
 800183e:	2101      	movs	r1, #1
 8001840:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	225c      	movs	r2, #92	; 0x5c
 8001846:	2100      	movs	r1, #0
 8001848:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e00e      	b.n	800186c <SPI_WaitFlagStateUntilTimeout+0xd0>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	4013      	ands	r3, r2
 8001858:	68ba      	ldr	r2, [r7, #8]
 800185a:	429a      	cmp	r2, r3
 800185c:	d101      	bne.n	8001862 <SPI_WaitFlagStateUntilTimeout+0xc6>
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <SPI_WaitFlagStateUntilTimeout+0xc8>
 8001862:	2300      	movs	r3, #0
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	4293      	cmp	r3, r2
 8001868:	d1a0      	bne.n	80017ac <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	b004      	add	sp, #16
 8001872:	bd80      	pop	{r7, pc}
 8001874:	ffffdfff 	.word	0xffffdfff

08001878 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
 8001884:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8001886:	e062      	b.n	800194e <SPI_WaitFifoStateUntilTimeout+0xd6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001888:	68ba      	ldr	r2, [r7, #8]
 800188a:	23c0      	movs	r3, #192	; 0xc0
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	429a      	cmp	r2, r3
 8001890:	d10c      	bne.n	80018ac <SPI_WaitFifoStateUntilTimeout+0x34>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d109      	bne.n	80018ac <SPI_WaitFifoStateUntilTimeout+0x34>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	330c      	adds	r3, #12
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	2117      	movs	r1, #23
 80018a4:	187b      	adds	r3, r7, r1
 80018a6:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	3301      	adds	r3, #1
 80018b0:	d04d      	beq.n	800194e <SPI_WaitFifoStateUntilTimeout+0xd6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d007      	beq.n	80018c8 <SPI_WaitFifoStateUntilTimeout+0x50>
 80018b8:	f7fe fcee 	bl	8000298 <HAL_GetTick>
 80018bc:	0002      	movs	r2, r0
 80018be:	6a3b      	ldr	r3, [r7, #32]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d842      	bhi.n	800194e <SPI_WaitFifoStateUntilTimeout+0xd6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	685a      	ldr	r2, [r3, #4]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	21e0      	movs	r1, #224	; 0xe0
 80018d4:	438a      	bics	r2, r1
 80018d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	2382      	movs	r3, #130	; 0x82
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d113      	bne.n	800190c <SPI_WaitFifoStateUntilTimeout+0x94>
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d005      	beq.n	80018fc <SPI_WaitFifoStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d107      	bne.n	800190c <SPI_WaitFifoStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2140      	movs	r1, #64	; 0x40
 8001908:	438a      	bics	r2, r1
 800190a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	019b      	lsls	r3, r3, #6
 8001914:	429a      	cmp	r2, r3
 8001916:	d110      	bne.n	800193a <SPI_WaitFifoStateUntilTimeout+0xc2>
        {
          SPI_RESET_CRC(hspi);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4911      	ldr	r1, [pc, #68]	; (8001968 <SPI_WaitFifoStateUntilTimeout+0xf0>)
 8001924:	400a      	ands	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2180      	movs	r1, #128	; 0x80
 8001934:	0189      	lsls	r1, r1, #6
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	225d      	movs	r2, #93	; 0x5d
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	225c      	movs	r2, #92	; 0x5c
 8001946:	2100      	movs	r1, #0
 8001948:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e008      	b.n	8001960 <SPI_WaitFifoStateUntilTimeout+0xe8>
  while ((hspi->Instance->SR & Fifo) != State)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	68ba      	ldr	r2, [r7, #8]
 8001956:	4013      	ands	r3, r2
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	429a      	cmp	r2, r3
 800195c:	d194      	bne.n	8001888 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800195e:	2300      	movs	r3, #0
}
 8001960:	0018      	movs	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	b006      	add	sp, #24
 8001966:	bd80      	pop	{r7, pc}
 8001968:	ffffdfff 	.word	0xffffdfff

0800196c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af02      	add	r7, sp, #8
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	23c0      	movs	r3, #192	; 0xc0
 800197c:	0159      	lsls	r1, r3, #5
 800197e:	68f8      	ldr	r0, [r7, #12]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	0013      	movs	r3, r2
 8001986:	2200      	movs	r2, #0
 8001988:	f7ff ff76 	bl	8001878 <SPI_WaitFifoStateUntilTimeout>
 800198c:	1e03      	subs	r3, r0, #0
 800198e:	d007      	beq.n	80019a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001994:	2220      	movs	r2, #32
 8001996:	431a      	orrs	r2, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e027      	b.n	80019f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80019a0:	68ba      	ldr	r2, [r7, #8]
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	0013      	movs	r3, r2
 80019aa:	2200      	movs	r2, #0
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	f7ff fef5 	bl	800179c <SPI_WaitFlagStateUntilTimeout>
 80019b2:	1e03      	subs	r3, r0, #0
 80019b4:	d007      	beq.n	80019c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ba:	2220      	movs	r2, #32
 80019bc:	431a      	orrs	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e014      	b.n	80019f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80019c6:	68ba      	ldr	r2, [r7, #8]
 80019c8:	23c0      	movs	r3, #192	; 0xc0
 80019ca:	00d9      	lsls	r1, r3, #3
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	0013      	movs	r3, r2
 80019d4:	2200      	movs	r2, #0
 80019d6:	f7ff ff4f 	bl	8001878 <SPI_WaitFifoStateUntilTimeout>
 80019da:	1e03      	subs	r3, r0, #0
 80019dc:	d007      	beq.n	80019ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019e2:	2220      	movs	r2, #32
 80019e4:	431a      	orrs	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e000      	b.n	80019f0 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	0018      	movs	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	b004      	add	sp, #16
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e047      	b.n	8001a9a <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2269      	movs	r2, #105	; 0x69
 8001a0e:	5c9b      	ldrb	r3, [r3, r2]
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d107      	bne.n	8001a26 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2268      	movs	r2, #104	; 0x68
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	0018      	movs	r0, r3
 8001a22:	f000 ffff 	bl	8002a24 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2269      	movs	r2, #105	; 0x69
 8001a2a:	2124      	movs	r1, #36	; 0x24
 8001a2c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2101      	movs	r1, #1
 8001a3a:	438a      	bics	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f000 f831 	bl	8001aa8 <UART_SetConfig>
 8001a46:	0003      	movs	r3, r0
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d101      	bne.n	8001a50 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e024      	b.n	8001a9a <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f000 f9e0 	bl	8001e20 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	490e      	ldr	r1, [pc, #56]	; (8001aa4 <HAL_UART_Init+0xac>)
 8001a6c:	400a      	ands	r2, r1
 8001a6e:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	689a      	ldr	r2, [r3, #8]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	212a      	movs	r1, #42	; 0x2a
 8001a7c:	438a      	bics	r2, r1
 8001a7e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	0018      	movs	r0, r3
 8001a94:	f000 fa78 	bl	8001f88 <UART_CheckIdleState>
 8001a98:	0003      	movs	r3, r0
}
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	b002      	add	sp, #8
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	ffffb7ff 	.word	0xffffb7ff

08001aa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001aa8:	b590      	push	{r4, r7, lr}
 8001aaa:	b087      	sub	sp, #28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001ab4:	2317      	movs	r3, #23
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	2210      	movs	r2, #16
 8001aba:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8001abc:	230a      	movs	r3, #10
 8001abe:	18fb      	adds	r3, r7, r3
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8001ac4:	2314      	movs	r3, #20
 8001ac6:	18fb      	adds	r3, r7, r3
 8001ac8:	2200      	movs	r2, #0
 8001aca:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001acc:	2313      	movs	r3, #19
 8001ace:	18fb      	adds	r3, r7, r3
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	69db      	ldr	r3, [r3, #28]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4ac1      	ldr	r2, [pc, #772]	; (8001df8 <UART_SetConfig+0x350>)
 8001af4:	4013      	ands	r3, r2
 8001af6:	0019      	movs	r1, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	4abc      	ldr	r2, [pc, #752]	; (8001dfc <UART_SetConfig+0x354>)
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	0019      	movs	r1, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	430a      	orrs	r2, r1
 8001b18:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	699a      	ldr	r2, [r3, #24]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	4ab4      	ldr	r2, [pc, #720]	; (8001e00 <UART_SetConfig+0x358>)
 8001b2e:	4013      	ands	r3, r2
 8001b30:	0019      	movs	r1, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4ab0      	ldr	r2, [pc, #704]	; (8001e04 <UART_SetConfig+0x35c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d125      	bne.n	8001b92 <UART_SetConfig+0xea>
 8001b46:	4bb0      	ldr	r3, [pc, #704]	; (8001e08 <UART_SetConfig+0x360>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d00f      	beq.n	8001b72 <UART_SetConfig+0xca>
 8001b52:	d304      	bcc.n	8001b5e <UART_SetConfig+0xb6>
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d011      	beq.n	8001b7c <UART_SetConfig+0xd4>
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d005      	beq.n	8001b68 <UART_SetConfig+0xc0>
 8001b5c:	e013      	b.n	8001b86 <UART_SetConfig+0xde>
 8001b5e:	2317      	movs	r3, #23
 8001b60:	18fb      	adds	r3, r7, r3
 8001b62:	2200      	movs	r2, #0
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	e064      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001b68:	2317      	movs	r3, #23
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	701a      	strb	r2, [r3, #0]
 8001b70:	e05f      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001b72:	2317      	movs	r3, #23
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	2204      	movs	r2, #4
 8001b78:	701a      	strb	r2, [r3, #0]
 8001b7a:	e05a      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001b7c:	2317      	movs	r3, #23
 8001b7e:	18fb      	adds	r3, r7, r3
 8001b80:	2208      	movs	r2, #8
 8001b82:	701a      	strb	r2, [r3, #0]
 8001b84:	e055      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001b86:	2317      	movs	r3, #23
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	2210      	movs	r2, #16
 8001b8c:	701a      	strb	r2, [r3, #0]
 8001b8e:	46c0      	nop			; (mov r8, r8)
 8001b90:	e04f      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a9d      	ldr	r2, [pc, #628]	; (8001e0c <UART_SetConfig+0x364>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d132      	bne.n	8001c02 <UART_SetConfig+0x15a>
 8001b9c:	4b9a      	ldr	r3, [pc, #616]	; (8001e08 <UART_SetConfig+0x360>)
 8001b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ba0:	23c0      	movs	r3, #192	; 0xc0
 8001ba2:	029b      	lsls	r3, r3, #10
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	0252      	lsls	r2, r2, #9
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d019      	beq.n	8001be2 <UART_SetConfig+0x13a>
 8001bae:	2280      	movs	r2, #128	; 0x80
 8001bb0:	0252      	lsls	r2, r2, #9
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d802      	bhi.n	8001bbc <UART_SetConfig+0x114>
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d009      	beq.n	8001bce <UART_SetConfig+0x126>
 8001bba:	e01c      	b.n	8001bf6 <UART_SetConfig+0x14e>
 8001bbc:	2280      	movs	r2, #128	; 0x80
 8001bbe:	0292      	lsls	r2, r2, #10
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d013      	beq.n	8001bec <UART_SetConfig+0x144>
 8001bc4:	22c0      	movs	r2, #192	; 0xc0
 8001bc6:	0292      	lsls	r2, r2, #10
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d005      	beq.n	8001bd8 <UART_SetConfig+0x130>
 8001bcc:	e013      	b.n	8001bf6 <UART_SetConfig+0x14e>
 8001bce:	2317      	movs	r3, #23
 8001bd0:	18fb      	adds	r3, r7, r3
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	e02c      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001bd8:	2317      	movs	r3, #23
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	2202      	movs	r2, #2
 8001bde:	701a      	strb	r2, [r3, #0]
 8001be0:	e027      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001be2:	2317      	movs	r3, #23
 8001be4:	18fb      	adds	r3, r7, r3
 8001be6:	2204      	movs	r2, #4
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	e022      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001bec:	2317      	movs	r3, #23
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	2208      	movs	r2, #8
 8001bf2:	701a      	strb	r2, [r3, #0]
 8001bf4:	e01d      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001bf6:	2317      	movs	r3, #23
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	2210      	movs	r2, #16
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	46c0      	nop			; (mov r8, r8)
 8001c00:	e017      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a82      	ldr	r2, [pc, #520]	; (8001e10 <UART_SetConfig+0x368>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d104      	bne.n	8001c16 <UART_SetConfig+0x16e>
 8001c0c:	2317      	movs	r3, #23
 8001c0e:	18fb      	adds	r3, r7, r3
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
 8001c14:	e00d      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a7e      	ldr	r2, [pc, #504]	; (8001e14 <UART_SetConfig+0x36c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d104      	bne.n	8001c2a <UART_SetConfig+0x182>
 8001c20:	2317      	movs	r3, #23
 8001c22:	18fb      	adds	r3, r7, r3
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e003      	b.n	8001c32 <UART_SetConfig+0x18a>
 8001c2a:	2317      	movs	r3, #23
 8001c2c:	18fb      	adds	r3, r7, r3
 8001c2e:	2210      	movs	r2, #16
 8001c30:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	69da      	ldr	r2, [r3, #28]
 8001c36:	2380      	movs	r3, #128	; 0x80
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d000      	beq.n	8001c40 <UART_SetConfig+0x198>
 8001c3e:	e077      	b.n	8001d30 <UART_SetConfig+0x288>
  {
    switch (clocksource)
 8001c40:	2317      	movs	r3, #23
 8001c42:	18fb      	adds	r3, r7, r3
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d01c      	beq.n	8001c84 <UART_SetConfig+0x1dc>
 8001c4a:	dc02      	bgt.n	8001c52 <UART_SetConfig+0x1aa>
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d005      	beq.n	8001c5c <UART_SetConfig+0x1b4>
 8001c50:	e04f      	b.n	8001cf2 <UART_SetConfig+0x24a>
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d027      	beq.n	8001ca6 <UART_SetConfig+0x1fe>
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d039      	beq.n	8001cce <UART_SetConfig+0x226>
 8001c5a:	e04a      	b.n	8001cf2 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c5c:	f7ff fa84 	bl	8001168 <HAL_RCC_GetPCLK1Freq>
 8001c60:	0003      	movs	r3, r0
 8001c62:	005a      	lsls	r2, r3, #1
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	085b      	lsrs	r3, r3, #1
 8001c6a:	18d2      	adds	r2, r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	0019      	movs	r1, r3
 8001c72:	0010      	movs	r0, r2
 8001c74:	f7fe fa48 	bl	8000108 <__udivsi3>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	001a      	movs	r2, r3
 8001c7c:	2314      	movs	r3, #20
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	801a      	strh	r2, [r3, #0]
        break;
 8001c82:	e03b      	b.n	8001cfc <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	085b      	lsrs	r3, r3, #1
 8001c8a:	4a63      	ldr	r2, [pc, #396]	; (8001e18 <UART_SetConfig+0x370>)
 8001c8c:	189a      	adds	r2, r3, r2
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	0019      	movs	r1, r3
 8001c94:	0010      	movs	r0, r2
 8001c96:	f7fe fa37 	bl	8000108 <__udivsi3>
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	2314      	movs	r3, #20
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	801a      	strh	r2, [r3, #0]
        break;
 8001ca4:	e02a      	b.n	8001cfc <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001ca6:	f7ff f9d7 	bl	8001058 <HAL_RCC_GetSysClockFreq>
 8001caa:	0003      	movs	r3, r0
 8001cac:	005a      	lsls	r2, r3, #1
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	085b      	lsrs	r3, r3, #1
 8001cb4:	18d2      	adds	r2, r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	0019      	movs	r1, r3
 8001cbc:	0010      	movs	r0, r2
 8001cbe:	f7fe fa23 	bl	8000108 <__udivsi3>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	001a      	movs	r2, r3
 8001cc6:	2314      	movs	r3, #20
 8001cc8:	18fb      	adds	r3, r7, r3
 8001cca:	801a      	strh	r2, [r3, #0]
        break;
 8001ccc:	e016      	b.n	8001cfc <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	085b      	lsrs	r3, r3, #1
 8001cd4:	2280      	movs	r2, #128	; 0x80
 8001cd6:	0252      	lsls	r2, r2, #9
 8001cd8:	189a      	adds	r2, r3, r2
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	0019      	movs	r1, r3
 8001ce0:	0010      	movs	r0, r2
 8001ce2:	f7fe fa11 	bl	8000108 <__udivsi3>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	001a      	movs	r2, r3
 8001cea:	2314      	movs	r3, #20
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	801a      	strh	r2, [r3, #0]
        break;
 8001cf0:	e004      	b.n	8001cfc <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001cf2:	2313      	movs	r3, #19
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	701a      	strb	r2, [r3, #0]
        break;
 8001cfa:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001cfc:	200a      	movs	r0, #10
 8001cfe:	183b      	adds	r3, r7, r0
 8001d00:	2414      	movs	r4, #20
 8001d02:	193a      	adds	r2, r7, r4
 8001d04:	8812      	ldrh	r2, [r2, #0]
 8001d06:	210f      	movs	r1, #15
 8001d08:	438a      	bics	r2, r1
 8001d0a:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d0c:	193b      	adds	r3, r7, r4
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	105b      	asrs	r3, r3, #1
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	2207      	movs	r2, #7
 8001d16:	4013      	ands	r3, r2
 8001d18:	b299      	uxth	r1, r3
 8001d1a:	183b      	adds	r3, r7, r0
 8001d1c:	183a      	adds	r2, r7, r0
 8001d1e:	8812      	ldrh	r2, [r2, #0]
 8001d20:	430a      	orrs	r2, r1
 8001d22:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	183a      	adds	r2, r7, r0
 8001d2a:	8812      	ldrh	r2, [r2, #0]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	e05b      	b.n	8001de8 <UART_SetConfig+0x340>
  }
  else
  {
    switch (clocksource)
 8001d30:	2317      	movs	r3, #23
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d01b      	beq.n	8001d72 <UART_SetConfig+0x2ca>
 8001d3a:	dc02      	bgt.n	8001d42 <UART_SetConfig+0x29a>
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <UART_SetConfig+0x2a4>
 8001d40:	e04d      	b.n	8001dde <UART_SetConfig+0x336>
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d026      	beq.n	8001d94 <UART_SetConfig+0x2ec>
 8001d46:	2b08      	cmp	r3, #8
 8001d48:	d037      	beq.n	8001dba <UART_SetConfig+0x312>
 8001d4a:	e048      	b.n	8001dde <UART_SetConfig+0x336>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001d4c:	f7ff fa0c 	bl	8001168 <HAL_RCC_GetPCLK1Freq>
 8001d50:	0002      	movs	r2, r0
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	085b      	lsrs	r3, r3, #1
 8001d58:	18d2      	adds	r2, r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0019      	movs	r1, r3
 8001d60:	0010      	movs	r0, r2
 8001d62:	f7fe f9d1 	bl	8000108 <__udivsi3>
 8001d66:	0003      	movs	r3, r0
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	60da      	str	r2, [r3, #12]
        break;
 8001d70:	e03a      	b.n	8001de8 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	085b      	lsrs	r3, r3, #1
 8001d78:	4a28      	ldr	r2, [pc, #160]	; (8001e1c <UART_SetConfig+0x374>)
 8001d7a:	189a      	adds	r2, r3, r2
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	0019      	movs	r1, r3
 8001d82:	0010      	movs	r0, r2
 8001d84:	f7fe f9c0 	bl	8000108 <__udivsi3>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	60da      	str	r2, [r3, #12]
        break;
 8001d92:	e029      	b.n	8001de8 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001d94:	f7ff f960 	bl	8001058 <HAL_RCC_GetSysClockFreq>
 8001d98:	0002      	movs	r2, r0
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	085b      	lsrs	r3, r3, #1
 8001da0:	18d2      	adds	r2, r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	0019      	movs	r1, r3
 8001da8:	0010      	movs	r0, r2
 8001daa:	f7fe f9ad 	bl	8000108 <__udivsi3>
 8001dae:	0003      	movs	r3, r0
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	60da      	str	r2, [r3, #12]
        break;
 8001db8:	e016      	b.n	8001de8 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	085b      	lsrs	r3, r3, #1
 8001dc0:	2280      	movs	r2, #128	; 0x80
 8001dc2:	0212      	lsls	r2, r2, #8
 8001dc4:	189a      	adds	r2, r3, r2
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	0019      	movs	r1, r3
 8001dcc:	0010      	movs	r0, r2
 8001dce:	f7fe f99b 	bl	8000108 <__udivsi3>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60da      	str	r2, [r3, #12]
        break;
 8001ddc:	e004      	b.n	8001de8 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001dde:	2313      	movs	r3, #19
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
        break;
 8001de6:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8001de8:	2313      	movs	r3, #19
 8001dea:	18fb      	adds	r3, r7, r3
 8001dec:	781b      	ldrb	r3, [r3, #0]

}
 8001dee:	0018      	movs	r0, r3
 8001df0:	46bd      	mov	sp, r7
 8001df2:	b007      	add	sp, #28
 8001df4:	bd90      	pop	{r4, r7, pc}
 8001df6:	46c0      	nop			; (mov r8, r8)
 8001df8:	efff69f3 	.word	0xefff69f3
 8001dfc:	ffffcfff 	.word	0xffffcfff
 8001e00:	fffff4ff 	.word	0xfffff4ff
 8001e04:	40013800 	.word	0x40013800
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40004400 	.word	0x40004400
 8001e10:	40004800 	.word	0x40004800
 8001e14:	40004c00 	.word	0x40004c00
 8001e18:	00f42400 	.word	0x00f42400
 8001e1c:	007a1200 	.word	0x007a1200

08001e20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d00b      	beq.n	8001e4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	4a4a      	ldr	r2, [pc, #296]	; (8001f64 <UART_AdvFeatureConfig+0x144>)
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	0019      	movs	r1, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	430a      	orrs	r2, r1
 8001e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4e:	2202      	movs	r2, #2
 8001e50:	4013      	ands	r3, r2
 8001e52:	d00b      	beq.n	8001e6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	4a43      	ldr	r2, [pc, #268]	; (8001f68 <UART_AdvFeatureConfig+0x148>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e70:	2204      	movs	r2, #4
 8001e72:	4013      	ands	r3, r2
 8001e74:	d00b      	beq.n	8001e8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	4a3b      	ldr	r2, [pc, #236]	; (8001f6c <UART_AdvFeatureConfig+0x14c>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	0019      	movs	r1, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	2208      	movs	r2, #8
 8001e94:	4013      	ands	r3, r2
 8001e96:	d00b      	beq.n	8001eb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	4a34      	ldr	r2, [pc, #208]	; (8001f70 <UART_AdvFeatureConfig+0x150>)
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	2210      	movs	r2, #16
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d00b      	beq.n	8001ed2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	4a2c      	ldr	r2, [pc, #176]	; (8001f74 <UART_AdvFeatureConfig+0x154>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	0019      	movs	r1, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d00b      	beq.n	8001ef4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	4a25      	ldr	r2, [pc, #148]	; (8001f78 <UART_AdvFeatureConfig+0x158>)
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	0019      	movs	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	2240      	movs	r2, #64	; 0x40
 8001efa:	4013      	ands	r3, r2
 8001efc:	d01d      	beq.n	8001f3a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	4a1d      	ldr	r2, [pc, #116]	; (8001f7c <UART_AdvFeatureConfig+0x15c>)
 8001f06:	4013      	ands	r3, r2
 8001f08:	0019      	movs	r1, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f1a:	2380      	movs	r3, #128	; 0x80
 8001f1c:	035b      	lsls	r3, r3, #13
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d10b      	bne.n	8001f3a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	4a15      	ldr	r2, [pc, #84]	; (8001f80 <UART_AdvFeatureConfig+0x160>)
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	430a      	orrs	r2, r1
 8001f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3e:	2280      	movs	r2, #128	; 0x80
 8001f40:	4013      	ands	r3, r2
 8001f42:	d00b      	beq.n	8001f5c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <UART_AdvFeatureConfig+0x164>)
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	0019      	movs	r1, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	605a      	str	r2, [r3, #4]
  }
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b002      	add	sp, #8
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	fffdffff 	.word	0xfffdffff
 8001f68:	fffeffff 	.word	0xfffeffff
 8001f6c:	fffbffff 	.word	0xfffbffff
 8001f70:	ffff7fff 	.word	0xffff7fff
 8001f74:	ffffefff 	.word	0xffffefff
 8001f78:	ffffdfff 	.word	0xffffdfff
 8001f7c:	ffefffff 	.word	0xffefffff
 8001f80:	ff9fffff 	.word	0xff9fffff
 8001f84:	fff7ffff 	.word	0xfff7ffff

08001f88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af02      	add	r7, sp, #8
 8001f8e:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001f9a:	f7fe f97d 	bl	8000298 <HAL_GetTick>
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a21      	ldr	r2, [pc, #132]	; (800202c <UART_CheckIdleState+0xa4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d004      	beq.n	8001fb6 <UART_CheckIdleState+0x2e>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1f      	ldr	r2, [pc, #124]	; (8002030 <UART_CheckIdleState+0xa8>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d129      	bne.n	800200a <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2208      	movs	r2, #8
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d10d      	bne.n	8001fe0 <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	2380      	movs	r3, #128	; 0x80
 8001fc8:	0399      	lsls	r1, r3, #14
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <UART_CheckIdleState+0xac>)
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	0013      	movs	r3, r2
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f000 f830 	bl	8002038 <UART_WaitOnFlagUntilTimeout>
 8001fd8:	1e03      	subs	r3, r0, #0
 8001fda:	d001      	beq.n	8001fe0 <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e021      	b.n	8002024 <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2204      	movs	r2, #4
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d10d      	bne.n	800200a <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	2380      	movs	r3, #128	; 0x80
 8001ff2:	03d9      	lsls	r1, r3, #15
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <UART_CheckIdleState+0xac>)
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	0013      	movs	r3, r2
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f000 f81b 	bl	8002038 <UART_WaitOnFlagUntilTimeout>
 8002002:	1e03      	subs	r3, r0, #0
 8002004:	d001      	beq.n	800200a <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e00c      	b.n	8002024 <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2269      	movs	r2, #105	; 0x69
 800200e:	2120      	movs	r1, #32
 8002010:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	226a      	movs	r2, #106	; 0x6a
 8002016:	2120      	movs	r1, #32
 8002018:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2268      	movs	r2, #104	; 0x68
 800201e:	2100      	movs	r1, #0
 8002020:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	0018      	movs	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	b004      	add	sp, #16
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40013800 	.word	0x40013800
 8002030:	40004400 	.word	0x40004400
 8002034:	01ffffff 	.word	0x01ffffff

08002038 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	1dfb      	adds	r3, r7, #7
 8002046:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002048:	e02b      	b.n	80020a2 <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	3301      	adds	r3, #1
 800204e:	d028      	beq.n	80020a2 <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d007      	beq.n	8002066 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002056:	f7fe f91f 	bl	8000298 <HAL_GetTick>
 800205a:	0002      	movs	r2, r0
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	429a      	cmp	r2, r3
 8002064:	d21d      	bcs.n	80020a2 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4916      	ldr	r1, [pc, #88]	; (80020cc <UART_WaitOnFlagUntilTimeout+0x94>)
 8002072:	400a      	ands	r2, r1
 8002074:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2101      	movs	r1, #1
 8002082:	438a      	bics	r2, r1
 8002084:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2269      	movs	r2, #105	; 0x69
 800208a:	2120      	movs	r1, #32
 800208c:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	226a      	movs	r2, #106	; 0x6a
 8002092:	2120      	movs	r1, #32
 8002094:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2268      	movs	r2, #104	; 0x68
 800209a:	2100      	movs	r1, #0
 800209c:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e00f      	b.n	80020c2 <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	4013      	ands	r3, r2
 80020ac:	68ba      	ldr	r2, [r7, #8]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	425a      	negs	r2, r3
 80020b2:	4153      	adcs	r3, r2
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	001a      	movs	r2, r3
 80020b8:	1dfb      	adds	r3, r7, #7
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d0c4      	beq.n	800204a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	0018      	movs	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	b004      	add	sp, #16
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	fffffe5f 	.word	0xfffffe5f

080020d0 <pullCSLow>:
#include "hspi.h"
#include "pin-definitions.h"

void pullCSLow(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
	SPI2_CS_PORT->ODR &= ~(1 << SPI2_CS_PIN);
 80020d4:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <pullCSLow+0x18>)
 80020d6:	695a      	ldr	r2, [r3, #20]
 80020d8:	4b03      	ldr	r3, [pc, #12]	; (80020e8 <pullCSLow+0x18>)
 80020da:	2102      	movs	r1, #2
 80020dc:	438a      	bics	r2, r1
 80020de:	615a      	str	r2, [r3, #20]
}
 80020e0:	46c0      	nop			; (mov r8, r8)
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	48000800 	.word	0x48000800

080020ec <hspi_w8>:
void pullCSHigh(void)
{
	SPI2_CS_PORT->ODR |= (1 << SPI2_CS_PIN);
}

void hspi_w8(SPI_TypeDef *SPIx, uint8_t dat) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	000a      	movs	r2, r1
 80020f6:	1cfb      	adds	r3, r7, #3
 80020f8:	701a      	strb	r2, [r3, #0]
  // Wait for TXE.
  while (!(SPIx->SR & SPI_SR_TXE)) {};
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2202      	movs	r2, #2
 8002102:	4013      	ands	r3, r2
 8002104:	d0fa      	beq.n	80020fc <hspi_w8+0x10>
  // Send the byte.
  *(uint8_t*)&(SPIx->DR) = dat;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	330c      	adds	r3, #12
 800210a:	1cfa      	adds	r2, r7, #3
 800210c:	7812      	ldrb	r2, [r2, #0]
 800210e:	701a      	strb	r2, [r3, #0]
}
 8002110:	46c0      	nop			; (mov r8, r8)
 8002112:	46bd      	mov	sp, r7
 8002114:	b002      	add	sp, #8
 8002116:	bd80      	pop	{r7, pc}

08002118 <hspi_w16>:

void hspi_w16(SPI_TypeDef *SPIx, uint16_t dat) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	000a      	movs	r2, r1
 8002122:	1cbb      	adds	r3, r7, #2
 8002124:	801a      	strh	r2, [r3, #0]
  // Wait for TXE.
  while (!(SPIx->SR & SPI_SR_TXE)) {};
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2202      	movs	r2, #2
 800212e:	4013      	ands	r3, r2
 8002130:	d0fa      	beq.n	8002128 <hspi_w16+0x10>
  // Send the data.
  // (Flip the bytes for the little-endian ARM core.)
  dat = (((dat & 0x00FF) << 8) | ((dat & 0xFF00) >> 8));
 8002132:	1cbb      	adds	r3, r7, #2
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	021b      	lsls	r3, r3, #8
 8002138:	b21a      	sxth	r2, r3
 800213a:	1cbb      	adds	r3, r7, #2
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	0a1b      	lsrs	r3, r3, #8
 8002140:	b29b      	uxth	r3, r3
 8002142:	b21b      	sxth	r3, r3
 8002144:	4313      	orrs	r3, r2
 8002146:	b21a      	sxth	r2, r3
 8002148:	1cbb      	adds	r3, r7, #2
 800214a:	801a      	strh	r2, [r3, #0]
  *(uint16_t*)&(SPIx->DR) = dat;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	330c      	adds	r3, #12
 8002150:	1cba      	adds	r2, r7, #2
 8002152:	8812      	ldrh	r2, [r2, #0]
 8002154:	801a      	strh	r2, [r3, #0]
}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	46bd      	mov	sp, r7
 800215a:	b002      	add	sp, #8
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <hspi_cmd>:

void hspi_cmd(SPI_TypeDef *SPIx, uint8_t cmd) {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	000a      	movs	r2, r1
 800216a:	1cfb      	adds	r3, r7, #3
 800216c:	701a      	strb	r2, [r3, #0]
  while ((SPIx->SR & SPI_SR_BSY)) {};
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	2280      	movs	r2, #128	; 0x80
 8002176:	4013      	ands	r3, r2
 8002178:	d1fa      	bne.n	8002170 <hspi_cmd+0x10>
  TFT_DC_PORT->ODR &= ~(1 << TFT_DC_PIN);
 800217a:	4b0e      	ldr	r3, [pc, #56]	; (80021b4 <hspi_cmd+0x54>)
 800217c:	695a      	ldr	r2, [r3, #20]
 800217e:	4b0d      	ldr	r3, [pc, #52]	; (80021b4 <hspi_cmd+0x54>)
 8002180:	2101      	movs	r1, #1
 8002182:	438a      	bics	r2, r1
 8002184:	615a      	str	r2, [r3, #20]
  hspi_w8(SPIx, cmd);
 8002186:	1cfb      	adds	r3, r7, #3
 8002188:	781a      	ldrb	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	0011      	movs	r1, r2
 800218e:	0018      	movs	r0, r3
 8002190:	f7ff ffac 	bl	80020ec <hspi_w8>
  while ((SPIx->SR & SPI_SR_BSY)) {};
 8002194:	46c0      	nop			; (mov r8, r8)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2280      	movs	r2, #128	; 0x80
 800219c:	4013      	ands	r3, r2
 800219e:	d1fa      	bne.n	8002196 <hspi_cmd+0x36>
  TFT_DC_PORT->ODR |=  (1 << TFT_DC_PIN);
 80021a0:	4b04      	ldr	r3, [pc, #16]	; (80021b4 <hspi_cmd+0x54>)
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	4b03      	ldr	r3, [pc, #12]	; (80021b4 <hspi_cmd+0x54>)
 80021a6:	2101      	movs	r1, #1
 80021a8:	430a      	orrs	r2, r1
 80021aa:	615a      	str	r2, [r3, #20]
}
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b002      	add	sp, #8
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	48000800 	.word	0x48000800

080021b8 <ili9341_hspi_init>:

void ili9341_hspi_init(SPI_TypeDef *SPIx) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  // (Display off)
  //hspi_cmd(SPIx, 0x28);
  // Issue a series of initialization commands from the
  // Adafruit library for a simple 'known good' test.
  // (TODO: Add named macro definitions for these hex values.)
  hspi_cmd(SPIx, 0xEF);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	21ef      	movs	r1, #239	; 0xef
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7ff ffcb 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x03);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2103      	movs	r1, #3
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7ff ff8c 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x80);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2180      	movs	r1, #128	; 0x80
 80021d8:	0018      	movs	r0, r3
 80021da:	f7ff ff87 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x02);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2102      	movs	r1, #2
 80021e2:	0018      	movs	r0, r3
 80021e4:	f7ff ff82 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xCF);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	21cf      	movs	r1, #207	; 0xcf
 80021ec:	0018      	movs	r0, r3
 80021ee:	f7ff ffb7 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2100      	movs	r1, #0
 80021f6:	0018      	movs	r0, r3
 80021f8:	f7ff ff78 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0xC1);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	21c1      	movs	r1, #193	; 0xc1
 8002200:	0018      	movs	r0, r3
 8002202:	f7ff ff73 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x30);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2130      	movs	r1, #48	; 0x30
 800220a:	0018      	movs	r0, r3
 800220c:	f7ff ff6e 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xED);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	21ed      	movs	r1, #237	; 0xed
 8002214:	0018      	movs	r0, r3
 8002216:	f7ff ffa3 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x64);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2164      	movs	r1, #100	; 0x64
 800221e:	0018      	movs	r0, r3
 8002220:	f7ff ff64 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x03);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2103      	movs	r1, #3
 8002228:	0018      	movs	r0, r3
 800222a:	f7ff ff5f 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x12);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2112      	movs	r1, #18
 8002232:	0018      	movs	r0, r3
 8002234:	f7ff ff5a 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x81);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2181      	movs	r1, #129	; 0x81
 800223c:	0018      	movs	r0, r3
 800223e:	f7ff ff55 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xE8);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	21e8      	movs	r1, #232	; 0xe8
 8002246:	0018      	movs	r0, r3
 8002248:	f7ff ff8a 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x85);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2185      	movs	r1, #133	; 0x85
 8002250:	0018      	movs	r0, r3
 8002252:	f7ff ff4b 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2100      	movs	r1, #0
 800225a:	0018      	movs	r0, r3
 800225c:	f7ff ff46 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x78);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2178      	movs	r1, #120	; 0x78
 8002264:	0018      	movs	r0, r3
 8002266:	f7ff ff41 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xCB);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	21cb      	movs	r1, #203	; 0xcb
 800226e:	0018      	movs	r0, r3
 8002270:	f7ff ff76 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x39);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2139      	movs	r1, #57	; 0x39
 8002278:	0018      	movs	r0, r3
 800227a:	f7ff ff37 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x2C);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	212c      	movs	r1, #44	; 0x2c
 8002282:	0018      	movs	r0, r3
 8002284:	f7ff ff32 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2100      	movs	r1, #0
 800228c:	0018      	movs	r0, r3
 800228e:	f7ff ff2d 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x34);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2134      	movs	r1, #52	; 0x34
 8002296:	0018      	movs	r0, r3
 8002298:	f7ff ff28 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x02);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2102      	movs	r1, #2
 80022a0:	0018      	movs	r0, r3
 80022a2:	f7ff ff23 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xF7);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	21f7      	movs	r1, #247	; 0xf7
 80022aa:	0018      	movs	r0, r3
 80022ac:	f7ff ff58 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x20);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2120      	movs	r1, #32
 80022b4:	0018      	movs	r0, r3
 80022b6:	f7ff ff19 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xEA);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	21ea      	movs	r1, #234	; 0xea
 80022be:	0018      	movs	r0, r3
 80022c0:	f7ff ff4e 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2100      	movs	r1, #0
 80022c8:	0018      	movs	r0, r3
 80022ca:	f7ff ff0f 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x00);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2100      	movs	r1, #0
 80022d2:	0018      	movs	r0, r3
 80022d4:	f7ff ff0a 	bl	80020ec <hspi_w8>
  // PWCTR1
  hspi_cmd(SPIx, 0xC0);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	21c0      	movs	r1, #192	; 0xc0
 80022dc:	0018      	movs	r0, r3
 80022de:	f7ff ff3f 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x23);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2123      	movs	r1, #35	; 0x23
 80022e6:	0018      	movs	r0, r3
 80022e8:	f7ff ff00 	bl	80020ec <hspi_w8>
  // PWCTR2
  hspi_cmd(SPIx, 0xC1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	21c1      	movs	r1, #193	; 0xc1
 80022f0:	0018      	movs	r0, r3
 80022f2:	f7ff ff35 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x10);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2110      	movs	r1, #16
 80022fa:	0018      	movs	r0, r3
 80022fc:	f7ff fef6 	bl	80020ec <hspi_w8>
  // VMCTR1
  hspi_cmd(SPIx, 0xC5);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	21c5      	movs	r1, #197	; 0xc5
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff ff2b 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x3E);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	213e      	movs	r1, #62	; 0x3e
 800230e:	0018      	movs	r0, r3
 8002310:	f7ff feec 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x28);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2128      	movs	r1, #40	; 0x28
 8002318:	0018      	movs	r0, r3
 800231a:	f7ff fee7 	bl	80020ec <hspi_w8>
  // VMCTR2
  hspi_cmd(SPIx, 0xC7);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	21c7      	movs	r1, #199	; 0xc7
 8002322:	0018      	movs	r0, r3
 8002324:	f7ff ff1c 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x86);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2186      	movs	r1, #134	; 0x86
 800232c:	0018      	movs	r0, r3
 800232e:	f7ff fedd 	bl	80020ec <hspi_w8>
  // MADCTL
  hspi_cmd(SPIx, 0x36);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2136      	movs	r1, #54	; 0x36
 8002336:	0018      	movs	r0, r3
 8002338:	f7ff ff12 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x48);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2148      	movs	r1, #72	; 0x48
 8002340:	0018      	movs	r0, r3
 8002342:	f7ff fed3 	bl	80020ec <hspi_w8>
  // VSCRSADD
  hspi_cmd(SPIx, 0x37);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2137      	movs	r1, #55	; 0x37
 800234a:	0018      	movs	r0, r3
 800234c:	f7ff ff08 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2100      	movs	r1, #0
 8002354:	0018      	movs	r0, r3
 8002356:	f7ff fec9 	bl	80020ec <hspi_w8>
  // PIXFMT
  hspi_cmd(SPIx, 0x3A);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	213a      	movs	r1, #58	; 0x3a
 800235e:	0018      	movs	r0, r3
 8002360:	f7ff fefe 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x55);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2155      	movs	r1, #85	; 0x55
 8002368:	0018      	movs	r0, r3
 800236a:	f7ff febf 	bl	80020ec <hspi_w8>
  // FRMCTR1
  hspi_cmd(SPIx, 0xB1);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	21b1      	movs	r1, #177	; 0xb1
 8002372:	0018      	movs	r0, r3
 8002374:	f7ff fef4 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2100      	movs	r1, #0
 800237c:	0018      	movs	r0, r3
 800237e:	f7ff feb5 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x18);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2118      	movs	r1, #24
 8002386:	0018      	movs	r0, r3
 8002388:	f7ff feb0 	bl	80020ec <hspi_w8>
  // DFUNCTR
  hspi_cmd(SPIx, 0xB6);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	21b6      	movs	r1, #182	; 0xb6
 8002390:	0018      	movs	r0, r3
 8002392:	f7ff fee5 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x08);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2108      	movs	r1, #8
 800239a:	0018      	movs	r0, r3
 800239c:	f7ff fea6 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x82);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2182      	movs	r1, #130	; 0x82
 80023a4:	0018      	movs	r0, r3
 80023a6:	f7ff fea1 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x27);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2127      	movs	r1, #39	; 0x27
 80023ae:	0018      	movs	r0, r3
 80023b0:	f7ff fe9c 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xF2);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	21f2      	movs	r1, #242	; 0xf2
 80023b8:	0018      	movs	r0, r3
 80023ba:	f7ff fed1 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2100      	movs	r1, #0
 80023c2:	0018      	movs	r0, r3
 80023c4:	f7ff fe92 	bl	80020ec <hspi_w8>
  // GAMMASET
  hspi_cmd(SPIx, 0x26);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2126      	movs	r1, #38	; 0x26
 80023cc:	0018      	movs	r0, r3
 80023ce:	f7ff fec7 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x01);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2101      	movs	r1, #1
 80023d6:	0018      	movs	r0, r3
 80023d8:	f7ff fe88 	bl	80020ec <hspi_w8>
  // (Actual gamma settings)
  hspi_cmd(SPIx, 0xE0);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	21e0      	movs	r1, #224	; 0xe0
 80023e0:	0018      	movs	r0, r3
 80023e2:	f7ff febd 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x0F);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	210f      	movs	r1, #15
 80023ea:	0018      	movs	r0, r3
 80023ec:	f7ff fe7e 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x31);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2131      	movs	r1, #49	; 0x31
 80023f4:	0018      	movs	r0, r3
 80023f6:	f7ff fe79 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x2B);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	212b      	movs	r1, #43	; 0x2b
 80023fe:	0018      	movs	r0, r3
 8002400:	f7ff fe74 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0C);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	210c      	movs	r1, #12
 8002408:	0018      	movs	r0, r3
 800240a:	f7ff fe6f 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0E);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	210e      	movs	r1, #14
 8002412:	0018      	movs	r0, r3
 8002414:	f7ff fe6a 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x08);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2108      	movs	r1, #8
 800241c:	0018      	movs	r0, r3
 800241e:	f7ff fe65 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x4E);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	214e      	movs	r1, #78	; 0x4e
 8002426:	0018      	movs	r0, r3
 8002428:	f7ff fe60 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0xF1);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	21f1      	movs	r1, #241	; 0xf1
 8002430:	0018      	movs	r0, r3
 8002432:	f7ff fe5b 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x37);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2137      	movs	r1, #55	; 0x37
 800243a:	0018      	movs	r0, r3
 800243c:	f7ff fe56 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x07);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2107      	movs	r1, #7
 8002444:	0018      	movs	r0, r3
 8002446:	f7ff fe51 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x10);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2110      	movs	r1, #16
 800244e:	0018      	movs	r0, r3
 8002450:	f7ff fe4c 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x03);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2103      	movs	r1, #3
 8002458:	0018      	movs	r0, r3
 800245a:	f7ff fe47 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0E);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	210e      	movs	r1, #14
 8002462:	0018      	movs	r0, r3
 8002464:	f7ff fe42 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x09);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2109      	movs	r1, #9
 800246c:	0018      	movs	r0, r3
 800246e:	f7ff fe3d 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x00);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2100      	movs	r1, #0
 8002476:	0018      	movs	r0, r3
 8002478:	f7ff fe38 	bl	80020ec <hspi_w8>
  hspi_cmd(SPIx, 0xE1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	21e1      	movs	r1, #225	; 0xe1
 8002480:	0018      	movs	r0, r3
 8002482:	f7ff fe6d 	bl	8002160 <hspi_cmd>
  hspi_w8(SPIx, 0x00);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2100      	movs	r1, #0
 800248a:	0018      	movs	r0, r3
 800248c:	f7ff fe2e 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0E);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	210e      	movs	r1, #14
 8002494:	0018      	movs	r0, r3
 8002496:	f7ff fe29 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x14);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2114      	movs	r1, #20
 800249e:	0018      	movs	r0, r3
 80024a0:	f7ff fe24 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x03);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2103      	movs	r1, #3
 80024a8:	0018      	movs	r0, r3
 80024aa:	f7ff fe1f 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x11);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2111      	movs	r1, #17
 80024b2:	0018      	movs	r0, r3
 80024b4:	f7ff fe1a 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x07);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2107      	movs	r1, #7
 80024bc:	0018      	movs	r0, r3
 80024be:	f7ff fe15 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x31);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2131      	movs	r1, #49	; 0x31
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7ff fe10 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0xC1);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	21c1      	movs	r1, #193	; 0xc1
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7ff fe0b 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x48);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2148      	movs	r1, #72	; 0x48
 80024da:	0018      	movs	r0, r3
 80024dc:	f7ff fe06 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x08);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2108      	movs	r1, #8
 80024e4:	0018      	movs	r0, r3
 80024e6:	f7ff fe01 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0F);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	210f      	movs	r1, #15
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7ff fdfc 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0C);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	210c      	movs	r1, #12
 80024f8:	0018      	movs	r0, r3
 80024fa:	f7ff fdf7 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x31);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2131      	movs	r1, #49	; 0x31
 8002502:	0018      	movs	r0, r3
 8002504:	f7ff fdf2 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x36);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2136      	movs	r1, #54	; 0x36
 800250c:	0018      	movs	r0, r3
 800250e:	f7ff fded 	bl	80020ec <hspi_w8>
  hspi_w8(SPIx, 0x0F);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	210f      	movs	r1, #15
 8002516:	0018      	movs	r0, r3
 8002518:	f7ff fde8 	bl	80020ec <hspi_w8>
  // Exit sleep mode.
  hspi_cmd(SPIx, 0x11);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2111      	movs	r1, #17
 8002520:	0018      	movs	r0, r3
 8002522:	f7ff fe1d 	bl	8002160 <hspi_cmd>
  HAL_Delay(150);
 8002526:	2096      	movs	r0, #150	; 0x96
 8002528:	f7fd fec0 	bl	80002ac <HAL_Delay>
  // Display on.
  hspi_cmd(SPIx, 0x29);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2129      	movs	r1, #41	; 0x29
 8002530:	0018      	movs	r0, r3
 8002532:	f7ff fe15 	bl	8002160 <hspi_cmd>
	HAL_Delay(150);
 8002536:	2096      	movs	r0, #150	; 0x96
 8002538:	f7fd feb8 	bl	80002ac <HAL_Delay>
  // 'Normal' display mode.
  hspi_cmd(SPIx, 0x13);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2113      	movs	r1, #19
 8002540:	0018      	movs	r0, r3
 8002542:	f7ff fe0d 	bl	8002160 <hspi_cmd>
}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	46bd      	mov	sp, r7
 800254a:	b002      	add	sp, #8
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002556:	f7fd fe63 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800255a:	f000 f853 	bl	8002604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800255e:	f000 f929 	bl	80027b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002562:	f000 f8f7 	bl	8002754 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8002566:	f000 f8a1 	bl	80026ac <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  // Main loop - empty the screen as a test.
  int tft_iter = 0;
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
  int tft_on = 0;
 800256e:	2300      	movs	r3, #0
 8002570:	603b      	str	r3, [r7, #0]
  // Set column range.
  hspi_cmd(SPI2, 0x2A);
 8002572:	4b22      	ldr	r3, [pc, #136]	; (80025fc <main+0xac>)
 8002574:	212a      	movs	r1, #42	; 0x2a
 8002576:	0018      	movs	r0, r3
 8002578:	f7ff fdf2 	bl	8002160 <hspi_cmd>
  hspi_w16(SPI2, 0x0000);
 800257c:	4b1f      	ldr	r3, [pc, #124]	; (80025fc <main+0xac>)
 800257e:	2100      	movs	r1, #0
 8002580:	0018      	movs	r0, r3
 8002582:	f7ff fdc9 	bl	8002118 <hspi_w16>
  hspi_w16(SPI2, (uint16_t)(239));
 8002586:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <main+0xac>)
 8002588:	21ef      	movs	r1, #239	; 0xef
 800258a:	0018      	movs	r0, r3
 800258c:	f7ff fdc4 	bl	8002118 <hspi_w16>
  // Set row range.
  hspi_cmd(SPI2, 0x2B);
 8002590:	4b1a      	ldr	r3, [pc, #104]	; (80025fc <main+0xac>)
 8002592:	212b      	movs	r1, #43	; 0x2b
 8002594:	0018      	movs	r0, r3
 8002596:	f7ff fde3 	bl	8002160 <hspi_cmd>
  hspi_w16(SPI2, 0x0000);
 800259a:	4b18      	ldr	r3, [pc, #96]	; (80025fc <main+0xac>)
 800259c:	2100      	movs	r1, #0
 800259e:	0018      	movs	r0, r3
 80025a0:	f7ff fdba 	bl	8002118 <hspi_w16>
  hspi_w16(SPI2, (uint16_t)(319));
 80025a4:	2340      	movs	r3, #64	; 0x40
 80025a6:	33ff      	adds	r3, #255	; 0xff
 80025a8:	4a14      	ldr	r2, [pc, #80]	; (80025fc <main+0xac>)
 80025aa:	0019      	movs	r1, r3
 80025ac:	0010      	movs	r0, r2
 80025ae:	f7ff fdb3 	bl	8002118 <hspi_w16>
  // Set 'write to RAM'
  hspi_cmd(SPI2, 0x2C);
 80025b2:	4b12      	ldr	r3, [pc, #72]	; (80025fc <main+0xac>)
 80025b4:	212c      	movs	r1, #44	; 0x2c
 80025b6:	0018      	movs	r0, r3
 80025b8:	f7ff fdd2 	bl	8002160 <hspi_cmd>
  while (1) {
    // Write 320 * 240 pixels.
    for (tft_iter = 0; tft_iter < (320*240); ++tft_iter) {
 80025bc:	2300      	movs	r3, #0
 80025be:	607b      	str	r3, [r7, #4]
 80025c0:	e012      	b.n	80025e8 <main+0x98>
      // Write a 16-bit color.
      if (tft_on) {
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <main+0x88>
        hspi_w16(SPI2, 0xF800);
 80025c8:	23f8      	movs	r3, #248	; 0xf8
 80025ca:	021b      	lsls	r3, r3, #8
 80025cc:	4a0b      	ldr	r2, [pc, #44]	; (80025fc <main+0xac>)
 80025ce:	0019      	movs	r1, r3
 80025d0:	0010      	movs	r0, r2
 80025d2:	f7ff fda1 	bl	8002118 <hspi_w16>
 80025d6:	e004      	b.n	80025e2 <main+0x92>
      }
      else {
        hspi_w16(SPI2, 0x001F);
 80025d8:	4b08      	ldr	r3, [pc, #32]	; (80025fc <main+0xac>)
 80025da:	211f      	movs	r1, #31
 80025dc:	0018      	movs	r0, r3
 80025de:	f7ff fd9b 	bl	8002118 <hspi_w16>
    for (tft_iter = 0; tft_iter < (320*240); ++tft_iter) {
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	3301      	adds	r3, #1
 80025e6:	607b      	str	r3, [r7, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a05      	ldr	r2, [pc, #20]	; (8002600 <main+0xb0>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	dde8      	ble.n	80025c2 <main+0x72>
      }
    }
    tft_on = !tft_on;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	425a      	negs	r2, r3
 80025f4:	4153      	adcs	r3, r2
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	603b      	str	r3, [r7, #0]
    for (tft_iter = 0; tft_iter < (320*240); ++tft_iter) {
 80025fa:	e7df      	b.n	80025bc <main+0x6c>
 80025fc:	40003800 	.word	0x40003800
 8002600:	00012bff 	.word	0x00012bff

08002604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b099      	sub	sp, #100	; 0x64
 8002608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800260a:	242c      	movs	r4, #44	; 0x2c
 800260c:	193b      	adds	r3, r7, r4
 800260e:	0018      	movs	r0, r3
 8002610:	2334      	movs	r3, #52	; 0x34
 8002612:	001a      	movs	r2, r3
 8002614:	2100      	movs	r1, #0
 8002616:	f000 fb19 	bl	8002c4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800261a:	231c      	movs	r3, #28
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	0018      	movs	r0, r3
 8002620:	2310      	movs	r3, #16
 8002622:	001a      	movs	r2, r3
 8002624:	2100      	movs	r1, #0
 8002626:	f000 fb11 	bl	8002c4c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800262a:	003b      	movs	r3, r7
 800262c:	0018      	movs	r0, r3
 800262e:	231c      	movs	r3, #28
 8002630:	001a      	movs	r2, r3
 8002632:	2100      	movs	r1, #0
 8002634:	f000 fb0a 	bl	8002c4c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8002638:	193b      	adds	r3, r7, r4
 800263a:	2220      	movs	r2, #32
 800263c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800263e:	193b      	adds	r3, r7, r4
 8002640:	2201      	movs	r2, #1
 8002642:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002644:	193b      	adds	r3, r7, r4
 8002646:	2200      	movs	r2, #0
 8002648:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800264a:	193b      	adds	r3, r7, r4
 800264c:	0018      	movs	r0, r3
 800264e:	f7fe f899 	bl	8000784 <HAL_RCC_OscConfig>
 8002652:	1e03      	subs	r3, r0, #0
 8002654:	d001      	beq.n	800265a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8002656:	f000 f945 	bl	80028e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800265a:	211c      	movs	r1, #28
 800265c:	187b      	adds	r3, r7, r1
 800265e:	2207      	movs	r2, #7
 8002660:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8002662:	187b      	adds	r3, r7, r1
 8002664:	2203      	movs	r2, #3
 8002666:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002668:	187b      	adds	r3, r7, r1
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800266e:	187b      	adds	r3, r7, r1
 8002670:	2200      	movs	r2, #0
 8002672:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002674:	187b      	adds	r3, r7, r1
 8002676:	2101      	movs	r1, #1
 8002678:	0018      	movs	r0, r3
 800267a:	f7fe fbe3 	bl	8000e44 <HAL_RCC_ClockConfig>
 800267e:	1e03      	subs	r3, r0, #0
 8002680:	d001      	beq.n	8002686 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002682:	f000 f92f 	bl	80028e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002686:	003b      	movs	r3, r7
 8002688:	2202      	movs	r2, #2
 800268a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800268c:	003b      	movs	r3, r7
 800268e:	2200      	movs	r2, #0
 8002690:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002692:	003b      	movs	r3, r7
 8002694:	0018      	movs	r0, r3
 8002696:	f7fe fd7d 	bl	8001194 <HAL_RCCEx_PeriphCLKConfig>
 800269a:	1e03      	subs	r3, r0, #0
 800269c:	d001      	beq.n	80026a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800269e:	f000 f921 	bl	80028e4 <Error_Handler>
  }
}
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	46bd      	mov	sp, r7
 80026a6:	b019      	add	sp, #100	; 0x64
 80026a8:	bd90      	pop	{r4, r7, pc}
	...

080026ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80026b2:	4b26      	ldr	r3, [pc, #152]	; (800274c <MX_SPI2_Init+0xa0>)
 80026b4:	4a26      	ldr	r2, [pc, #152]	; (8002750 <MX_SPI2_Init+0xa4>)
 80026b6:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80026b8:	4b24      	ldr	r3, [pc, #144]	; (800274c <MX_SPI2_Init+0xa0>)
 80026ba:	2282      	movs	r2, #130	; 0x82
 80026bc:	0052      	lsls	r2, r2, #1
 80026be:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026c0:	4b22      	ldr	r3, [pc, #136]	; (800274c <MX_SPI2_Init+0xa0>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026c6:	4b21      	ldr	r3, [pc, #132]	; (800274c <MX_SPI2_Init+0xa0>)
 80026c8:	22e0      	movs	r2, #224	; 0xe0
 80026ca:	00d2      	lsls	r2, r2, #3
 80026cc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80026ce:	4b1f      	ldr	r3, [pc, #124]	; (800274c <MX_SPI2_Init+0xa0>)
 80026d0:	2202      	movs	r2, #2
 80026d2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80026d4:	4b1d      	ldr	r3, [pc, #116]	; (800274c <MX_SPI2_Init+0xa0>)
 80026d6:	2201      	movs	r2, #1
 80026d8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026da:	4b1c      	ldr	r3, [pc, #112]	; (800274c <MX_SPI2_Init+0xa0>)
 80026dc:	2280      	movs	r2, #128	; 0x80
 80026de:	0092      	lsls	r2, r2, #2
 80026e0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026e2:	4b1a      	ldr	r3, [pc, #104]	; (800274c <MX_SPI2_Init+0xa0>)
 80026e4:	2210      	movs	r2, #16
 80026e6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026e8:	4b18      	ldr	r3, [pc, #96]	; (800274c <MX_SPI2_Init+0xa0>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ee:	4b17      	ldr	r3, [pc, #92]	; (800274c <MX_SPI2_Init+0xa0>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026f4:	4b15      	ldr	r3, [pc, #84]	; (800274c <MX_SPI2_Init+0xa0>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80026fa:	4b14      	ldr	r3, [pc, #80]	; (800274c <MX_SPI2_Init+0xa0>)
 80026fc:	2207      	movs	r2, #7
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002700:	4b12      	ldr	r3, [pc, #72]	; (800274c <MX_SPI2_Init+0xa0>)
 8002702:	2200      	movs	r2, #0
 8002704:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002706:	4b11      	ldr	r3, [pc, #68]	; (800274c <MX_SPI2_Init+0xa0>)
 8002708:	2200      	movs	r2, #0
 800270a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <MX_SPI2_Init+0xa0>)
 800270e:	0018      	movs	r0, r3
 8002710:	f7fe fe40 	bl	8001394 <HAL_SPI_Init>
 8002714:	1e03      	subs	r3, r0, #0
 8002716:	d001      	beq.n	800271c <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8002718:	f000 f8e4 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  //Send 1 random byte to reset the sck
  uint8_t temp = 0;
 800271c:	1dfb      	adds	r3, r7, #7
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(&hspi2, &temp, sizeof(temp), HAL_MAX_DELAY);
 8002722:	2301      	movs	r3, #1
 8002724:	425b      	negs	r3, r3
 8002726:	1df9      	adds	r1, r7, #7
 8002728:	4808      	ldr	r0, [pc, #32]	; (800274c <MX_SPI2_Init+0xa0>)
 800272a:	2201      	movs	r2, #1
 800272c:	f7fe fecc 	bl	80014c8 <HAL_SPI_Transmit>
  resetTftBoard();
 8002730:	f000 fa22 	bl	8002b78 <resetTftBoard>
  pullCSLow();
 8002734:	f7ff fccc 	bl	80020d0 <pullCSLow>
  ili9341_hspi_init(hspi2.Instance);
 8002738:	4b04      	ldr	r3, [pc, #16]	; (800274c <MX_SPI2_Init+0xa0>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	0018      	movs	r0, r3
 800273e:	f7ff fd3b 	bl	80021b8 <ili9341_hspi_init>
  /* USER CODE END SPI2_Init 2 */

}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	46bd      	mov	sp, r7
 8002746:	b002      	add	sp, #8
 8002748:	bd80      	pop	{r7, pc}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	20000024 	.word	0x20000024
 8002750:	40003800 	.word	0x40003800

08002754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002758:	4b14      	ldr	r3, [pc, #80]	; (80027ac <MX_USART2_UART_Init+0x58>)
 800275a:	4a15      	ldr	r2, [pc, #84]	; (80027b0 <MX_USART2_UART_Init+0x5c>)
 800275c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800275e:	4b13      	ldr	r3, [pc, #76]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002760:	2296      	movs	r2, #150	; 0x96
 8002762:	0212      	lsls	r2, r2, #8
 8002764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002766:	4b11      	ldr	r3, [pc, #68]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002768:	2200      	movs	r2, #0
 800276a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800276c:	4b0f      	ldr	r3, [pc, #60]	; (80027ac <MX_USART2_UART_Init+0x58>)
 800276e:	2200      	movs	r2, #0
 8002770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002772:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002778:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <MX_USART2_UART_Init+0x58>)
 800277a:	220c      	movs	r2, #12
 800277c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800277e:	4b0b      	ldr	r3, [pc, #44]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002784:	4b09      	ldr	r3, [pc, #36]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002786:	2200      	movs	r2, #0
 8002788:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800278a:	4b08      	ldr	r3, [pc, #32]	; (80027ac <MX_USART2_UART_Init+0x58>)
 800278c:	2200      	movs	r2, #0
 800278e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002790:	4b06      	ldr	r3, [pc, #24]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002792:	2200      	movs	r2, #0
 8002794:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002796:	4b05      	ldr	r3, [pc, #20]	; (80027ac <MX_USART2_UART_Init+0x58>)
 8002798:	0018      	movs	r0, r3
 800279a:	f7ff f92d 	bl	80019f8 <HAL_UART_Init>
 800279e:	1e03      	subs	r3, r0, #0
 80027a0:	d001      	beq.n	80027a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80027a2:	f000 f89f 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20000088 	.word	0x20000088
 80027b0:	40004400 	.word	0x40004400

080027b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027b4:	b590      	push	{r4, r7, lr}
 80027b6:	b08b      	sub	sp, #44	; 0x2c
 80027b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	2414      	movs	r4, #20
 80027bc:	193b      	adds	r3, r7, r4
 80027be:	0018      	movs	r0, r3
 80027c0:	2314      	movs	r3, #20
 80027c2:	001a      	movs	r2, r3
 80027c4:	2100      	movs	r1, #0
 80027c6:	f000 fa41 	bl	8002c4c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ca:	4b43      	ldr	r3, [pc, #268]	; (80028d8 <MX_GPIO_Init+0x124>)
 80027cc:	695a      	ldr	r2, [r3, #20]
 80027ce:	4b42      	ldr	r3, [pc, #264]	; (80028d8 <MX_GPIO_Init+0x124>)
 80027d0:	2180      	movs	r1, #128	; 0x80
 80027d2:	0309      	lsls	r1, r1, #12
 80027d4:	430a      	orrs	r2, r1
 80027d6:	615a      	str	r2, [r3, #20]
 80027d8:	4b3f      	ldr	r3, [pc, #252]	; (80028d8 <MX_GPIO_Init+0x124>)
 80027da:	695a      	ldr	r2, [r3, #20]
 80027dc:	2380      	movs	r3, #128	; 0x80
 80027de:	031b      	lsls	r3, r3, #12
 80027e0:	4013      	ands	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
 80027e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027e6:	4b3c      	ldr	r3, [pc, #240]	; (80028d8 <MX_GPIO_Init+0x124>)
 80027e8:	695a      	ldr	r2, [r3, #20]
 80027ea:	4b3b      	ldr	r3, [pc, #236]	; (80028d8 <MX_GPIO_Init+0x124>)
 80027ec:	2180      	movs	r1, #128	; 0x80
 80027ee:	03c9      	lsls	r1, r1, #15
 80027f0:	430a      	orrs	r2, r1
 80027f2:	615a      	str	r2, [r3, #20]
 80027f4:	4b38      	ldr	r3, [pc, #224]	; (80028d8 <MX_GPIO_Init+0x124>)
 80027f6:	695a      	ldr	r2, [r3, #20]
 80027f8:	2380      	movs	r3, #128	; 0x80
 80027fa:	03db      	lsls	r3, r3, #15
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002802:	4b35      	ldr	r3, [pc, #212]	; (80028d8 <MX_GPIO_Init+0x124>)
 8002804:	695a      	ldr	r2, [r3, #20]
 8002806:	4b34      	ldr	r3, [pc, #208]	; (80028d8 <MX_GPIO_Init+0x124>)
 8002808:	2180      	movs	r1, #128	; 0x80
 800280a:	0289      	lsls	r1, r1, #10
 800280c:	430a      	orrs	r2, r1
 800280e:	615a      	str	r2, [r3, #20]
 8002810:	4b31      	ldr	r3, [pc, #196]	; (80028d8 <MX_GPIO_Init+0x124>)
 8002812:	695a      	ldr	r2, [r3, #20]
 8002814:	2380      	movs	r3, #128	; 0x80
 8002816:	029b      	lsls	r3, r3, #10
 8002818:	4013      	ands	r3, r2
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800281e:	4b2e      	ldr	r3, [pc, #184]	; (80028d8 <MX_GPIO_Init+0x124>)
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	4b2d      	ldr	r3, [pc, #180]	; (80028d8 <MX_GPIO_Init+0x124>)
 8002824:	2180      	movs	r1, #128	; 0x80
 8002826:	02c9      	lsls	r1, r1, #11
 8002828:	430a      	orrs	r2, r1
 800282a:	615a      	str	r2, [r3, #20]
 800282c:	4b2a      	ldr	r3, [pc, #168]	; (80028d8 <MX_GPIO_Init+0x124>)
 800282e:	695a      	ldr	r2, [r3, #20]
 8002830:	2380      	movs	r3, #128	; 0x80
 8002832:	02db      	lsls	r3, r3, #11
 8002834:	4013      	ands	r3, r2
 8002836:	607b      	str	r3, [r7, #4]
 8002838:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_D_C_GPIO_Port, TFT_D_C_Pin, GPIO_PIN_RESET);
 800283a:	4b28      	ldr	r3, [pc, #160]	; (80028dc <MX_GPIO_Init+0x128>)
 800283c:	2200      	movs	r2, #0
 800283e:	2101      	movs	r1, #1
 8002840:	0018      	movs	r0, r3
 8002842:	f7fd ff81 	bl	8000748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8002846:	4b25      	ldr	r3, [pc, #148]	; (80028dc <MX_GPIO_Init+0x128>)
 8002848:	2201      	movs	r2, #1
 800284a:	2102      	movs	r1, #2
 800284c:	0018      	movs	r0, r3
 800284e:	f7fd ff7b 	bl	8000748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TFT_RST_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002852:	2390      	movs	r3, #144	; 0x90
 8002854:	05db      	lsls	r3, r3, #23
 8002856:	2200      	movs	r2, #0
 8002858:	2121      	movs	r1, #33	; 0x21
 800285a:	0018      	movs	r0, r3
 800285c:	f7fd ff74 	bl	8000748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002860:	193b      	adds	r3, r7, r4
 8002862:	2280      	movs	r2, #128	; 0x80
 8002864:	0192      	lsls	r2, r2, #6
 8002866:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002868:	193b      	adds	r3, r7, r4
 800286a:	4a1d      	ldr	r2, [pc, #116]	; (80028e0 <MX_GPIO_Init+0x12c>)
 800286c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	193b      	adds	r3, r7, r4
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002874:	193b      	adds	r3, r7, r4
 8002876:	4a19      	ldr	r2, [pc, #100]	; (80028dc <MX_GPIO_Init+0x128>)
 8002878:	0019      	movs	r1, r3
 800287a:	0010      	movs	r0, r2
 800287c:	f7fd fde8 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_D_C_Pin SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = TFT_D_C_Pin|SPI2_NSS_Pin;
 8002880:	0021      	movs	r1, r4
 8002882:	187b      	adds	r3, r7, r1
 8002884:	2203      	movs	r2, #3
 8002886:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002888:	187b      	adds	r3, r7, r1
 800288a:	2201      	movs	r2, #1
 800288c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288e:	187b      	adds	r3, r7, r1
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002894:	187b      	adds	r3, r7, r1
 8002896:	2203      	movs	r2, #3
 8002898:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800289a:	000c      	movs	r4, r1
 800289c:	187b      	adds	r3, r7, r1
 800289e:	4a0f      	ldr	r2, [pc, #60]	; (80028dc <MX_GPIO_Init+0x128>)
 80028a0:	0019      	movs	r1, r3
 80028a2:	0010      	movs	r0, r2
 80028a4:	f7fd fdd4 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_RST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = TFT_RST_Pin|LD2_Pin;
 80028a8:	0021      	movs	r1, r4
 80028aa:	187b      	adds	r3, r7, r1
 80028ac:	2221      	movs	r2, #33	; 0x21
 80028ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028b0:	187b      	adds	r3, r7, r1
 80028b2:	2201      	movs	r2, #1
 80028b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	187b      	adds	r3, r7, r1
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028bc:	187b      	adds	r3, r7, r1
 80028be:	2200      	movs	r2, #0
 80028c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c2:	187a      	adds	r2, r7, r1
 80028c4:	2390      	movs	r3, #144	; 0x90
 80028c6:	05db      	lsls	r3, r3, #23
 80028c8:	0011      	movs	r1, r2
 80028ca:	0018      	movs	r0, r3
 80028cc:	f7fd fdc0 	bl	8000450 <HAL_GPIO_Init>

}
 80028d0:	46c0      	nop			; (mov r8, r8)
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b00b      	add	sp, #44	; 0x2c
 80028d6:	bd90      	pop	{r4, r7, pc}
 80028d8:	40021000 	.word	0x40021000
 80028dc:	48000800 	.word	0x48000800
 80028e0:	10210000 	.word	0x10210000

080028e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80028e8:	46c0      	nop			; (mov r8, r8)
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <HAL_MspInit+0x44>)
 80028f8:	699a      	ldr	r2, [r3, #24]
 80028fa:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <HAL_MspInit+0x44>)
 80028fc:	2101      	movs	r1, #1
 80028fe:	430a      	orrs	r2, r1
 8002900:	619a      	str	r2, [r3, #24]
 8002902:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <HAL_MspInit+0x44>)
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2201      	movs	r2, #1
 8002908:	4013      	ands	r3, r2
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800290e:	4b09      	ldr	r3, [pc, #36]	; (8002934 <HAL_MspInit+0x44>)
 8002910:	69da      	ldr	r2, [r3, #28]
 8002912:	4b08      	ldr	r3, [pc, #32]	; (8002934 <HAL_MspInit+0x44>)
 8002914:	2180      	movs	r1, #128	; 0x80
 8002916:	0549      	lsls	r1, r1, #21
 8002918:	430a      	orrs	r2, r1
 800291a:	61da      	str	r2, [r3, #28]
 800291c:	4b05      	ldr	r3, [pc, #20]	; (8002934 <HAL_MspInit+0x44>)
 800291e:	69da      	ldr	r2, [r3, #28]
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	055b      	lsls	r3, r3, #21
 8002924:	4013      	ands	r3, r2
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292a:	46c0      	nop			; (mov r8, r8)
 800292c:	46bd      	mov	sp, r7
 800292e:	b002      	add	sp, #8
 8002930:	bd80      	pop	{r7, pc}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	40021000 	.word	0x40021000

08002938 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b08b      	sub	sp, #44	; 0x2c
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002940:	2314      	movs	r3, #20
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	0018      	movs	r0, r3
 8002946:	2314      	movs	r3, #20
 8002948:	001a      	movs	r2, r3
 800294a:	2100      	movs	r1, #0
 800294c:	f000 f97e 	bl	8002c4c <memset>
  if(hspi->Instance==SPI2)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a2f      	ldr	r2, [pc, #188]	; (8002a14 <HAL_SPI_MspInit+0xdc>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d157      	bne.n	8002a0a <HAL_SPI_MspInit+0xd2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800295a:	4b2f      	ldr	r3, [pc, #188]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 800295c:	69da      	ldr	r2, [r3, #28]
 800295e:	4b2e      	ldr	r3, [pc, #184]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 8002960:	2180      	movs	r1, #128	; 0x80
 8002962:	01c9      	lsls	r1, r1, #7
 8002964:	430a      	orrs	r2, r1
 8002966:	61da      	str	r2, [r3, #28]
 8002968:	4b2b      	ldr	r3, [pc, #172]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 800296a:	69da      	ldr	r2, [r3, #28]
 800296c:	2380      	movs	r3, #128	; 0x80
 800296e:	01db      	lsls	r3, r3, #7
 8002970:	4013      	ands	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 8002978:	695a      	ldr	r2, [r3, #20]
 800297a:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 800297c:	2180      	movs	r1, #128	; 0x80
 800297e:	0309      	lsls	r1, r1, #12
 8002980:	430a      	orrs	r2, r1
 8002982:	615a      	str	r2, [r3, #20]
 8002984:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 8002986:	695a      	ldr	r2, [r3, #20]
 8002988:	2380      	movs	r3, #128	; 0x80
 800298a:	031b      	lsls	r3, r3, #12
 800298c:	4013      	ands	r3, r2
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002992:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 8002994:	695a      	ldr	r2, [r3, #20]
 8002996:	4b20      	ldr	r3, [pc, #128]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 8002998:	2180      	movs	r1, #128	; 0x80
 800299a:	02c9      	lsls	r1, r1, #11
 800299c:	430a      	orrs	r2, r1
 800299e:	615a      	str	r2, [r3, #20]
 80029a0:	4b1d      	ldr	r3, [pc, #116]	; (8002a18 <HAL_SPI_MspInit+0xe0>)
 80029a2:	695a      	ldr	r2, [r3, #20]
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	02db      	lsls	r3, r3, #11
 80029a8:	4013      	ands	r3, r2
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029ae:	2114      	movs	r1, #20
 80029b0:	187b      	adds	r3, r7, r1
 80029b2:	220c      	movs	r2, #12
 80029b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b6:	187b      	adds	r3, r7, r1
 80029b8:	2202      	movs	r2, #2
 80029ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	187b      	adds	r3, r7, r1
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029c2:	187b      	adds	r3, r7, r1
 80029c4:	2203      	movs	r2, #3
 80029c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	2201      	movs	r2, #1
 80029cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ce:	000c      	movs	r4, r1
 80029d0:	187b      	adds	r3, r7, r1
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <HAL_SPI_MspInit+0xe4>)
 80029d4:	0019      	movs	r1, r3
 80029d6:	0010      	movs	r0, r2
 80029d8:	f7fd fd3a 	bl	8000450 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029dc:	0021      	movs	r1, r4
 80029de:	187b      	adds	r3, r7, r1
 80029e0:	2280      	movs	r2, #128	; 0x80
 80029e2:	00d2      	lsls	r2, r2, #3
 80029e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e6:	187b      	adds	r3, r7, r1
 80029e8:	2202      	movs	r2, #2
 80029ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	187b      	adds	r3, r7, r1
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029f2:	187b      	adds	r3, r7, r1
 80029f4:	2203      	movs	r2, #3
 80029f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029f8:	187b      	adds	r3, r7, r1
 80029fa:	2205      	movs	r2, #5
 80029fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029fe:	187b      	adds	r3, r7, r1
 8002a00:	4a07      	ldr	r2, [pc, #28]	; (8002a20 <HAL_SPI_MspInit+0xe8>)
 8002a02:	0019      	movs	r1, r3
 8002a04:	0010      	movs	r0, r2
 8002a06:	f7fd fd23 	bl	8000450 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b00b      	add	sp, #44	; 0x2c
 8002a10:	bd90      	pop	{r4, r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	40003800 	.word	0x40003800
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	48000800 	.word	0x48000800
 8002a20:	48000400 	.word	0x48000400

08002a24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08a      	sub	sp, #40	; 0x28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2c:	2314      	movs	r3, #20
 8002a2e:	18fb      	adds	r3, r7, r3
 8002a30:	0018      	movs	r0, r3
 8002a32:	2314      	movs	r3, #20
 8002a34:	001a      	movs	r2, r3
 8002a36:	2100      	movs	r1, #0
 8002a38:	f000 f908 	bl	8002c4c <memset>
  if(huart->Instance==USART2)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a1c      	ldr	r2, [pc, #112]	; (8002ab4 <HAL_UART_MspInit+0x90>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d132      	bne.n	8002aac <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a46:	4b1c      	ldr	r3, [pc, #112]	; (8002ab8 <HAL_UART_MspInit+0x94>)
 8002a48:	69da      	ldr	r2, [r3, #28]
 8002a4a:	4b1b      	ldr	r3, [pc, #108]	; (8002ab8 <HAL_UART_MspInit+0x94>)
 8002a4c:	2180      	movs	r1, #128	; 0x80
 8002a4e:	0289      	lsls	r1, r1, #10
 8002a50:	430a      	orrs	r2, r1
 8002a52:	61da      	str	r2, [r3, #28]
 8002a54:	4b18      	ldr	r3, [pc, #96]	; (8002ab8 <HAL_UART_MspInit+0x94>)
 8002a56:	69da      	ldr	r2, [r3, #28]
 8002a58:	2380      	movs	r3, #128	; 0x80
 8002a5a:	029b      	lsls	r3, r3, #10
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
 8002a60:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a62:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <HAL_UART_MspInit+0x94>)
 8002a64:	695a      	ldr	r2, [r3, #20]
 8002a66:	4b14      	ldr	r3, [pc, #80]	; (8002ab8 <HAL_UART_MspInit+0x94>)
 8002a68:	2180      	movs	r1, #128	; 0x80
 8002a6a:	0289      	lsls	r1, r1, #10
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	615a      	str	r2, [r3, #20]
 8002a70:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <HAL_UART_MspInit+0x94>)
 8002a72:	695a      	ldr	r2, [r3, #20]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	029b      	lsls	r3, r3, #10
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a7e:	2114      	movs	r1, #20
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	220c      	movs	r2, #12
 8002a84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	187b      	adds	r3, r7, r1
 8002a88:	2202      	movs	r2, #2
 8002a8a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	187b      	adds	r3, r7, r1
 8002a8e:	2200      	movs	r2, #0
 8002a90:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a92:	187b      	adds	r3, r7, r1
 8002a94:	2200      	movs	r2, #0
 8002a96:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a98:	187b      	adds	r3, r7, r1
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9e:	187a      	adds	r2, r7, r1
 8002aa0:	2390      	movs	r3, #144	; 0x90
 8002aa2:	05db      	lsls	r3, r3, #23
 8002aa4:	0011      	movs	r1, r2
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f7fd fcd2 	bl	8000450 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002aac:	46c0      	nop			; (mov r8, r8)
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	b00a      	add	sp, #40	; 0x28
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40004400 	.word	0x40004400
 8002ab8:	40021000 	.word	0x40021000

08002abc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ac0:	46c0      	nop			; (mov r8, r8)
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aca:	e7fe      	b.n	8002aca <HardFault_Handler+0x4>

08002acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ad0:	46c0      	nop			; (mov r8, r8)
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ae4:	f7fd fbcc 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ae8:	46c0      	nop			; (mov r8, r8)
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002af4:	4b1a      	ldr	r3, [pc, #104]	; (8002b60 <SystemInit+0x70>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <SystemInit+0x70>)
 8002afa:	2101      	movs	r1, #1
 8002afc:	430a      	orrs	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002b00:	4b17      	ldr	r3, [pc, #92]	; (8002b60 <SystemInit+0x70>)
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	4b16      	ldr	r3, [pc, #88]	; (8002b60 <SystemInit+0x70>)
 8002b06:	4917      	ldr	r1, [pc, #92]	; (8002b64 <SystemInit+0x74>)
 8002b08:	400a      	ands	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002b0c:	4b14      	ldr	r3, [pc, #80]	; (8002b60 <SystemInit+0x70>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b13      	ldr	r3, [pc, #76]	; (8002b60 <SystemInit+0x70>)
 8002b12:	4915      	ldr	r1, [pc, #84]	; (8002b68 <SystemInit+0x78>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002b18:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <SystemInit+0x70>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b10      	ldr	r3, [pc, #64]	; (8002b60 <SystemInit+0x70>)
 8002b1e:	4913      	ldr	r1, [pc, #76]	; (8002b6c <SystemInit+0x7c>)
 8002b20:	400a      	ands	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002b24:	4b0e      	ldr	r3, [pc, #56]	; (8002b60 <SystemInit+0x70>)
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <SystemInit+0x70>)
 8002b2a:	4911      	ldr	r1, [pc, #68]	; (8002b70 <SystemInit+0x80>)
 8002b2c:	400a      	ands	r2, r1
 8002b2e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002b30:	4b0b      	ldr	r3, [pc, #44]	; (8002b60 <SystemInit+0x70>)
 8002b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b34:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <SystemInit+0x70>)
 8002b36:	210f      	movs	r1, #15
 8002b38:	438a      	bics	r2, r1
 8002b3a:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8002b3c:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <SystemInit+0x70>)
 8002b3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b40:	4b07      	ldr	r3, [pc, #28]	; (8002b60 <SystemInit+0x70>)
 8002b42:	490c      	ldr	r1, [pc, #48]	; (8002b74 <SystemInit+0x84>)
 8002b44:	400a      	ands	r2, r1
 8002b46:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002b48:	4b05      	ldr	r3, [pc, #20]	; (8002b60 <SystemInit+0x70>)
 8002b4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b4c:	4b04      	ldr	r3, [pc, #16]	; (8002b60 <SystemInit+0x70>)
 8002b4e:	2101      	movs	r1, #1
 8002b50:	438a      	bics	r2, r1
 8002b52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002b54:	4b02      	ldr	r3, [pc, #8]	; (8002b60 <SystemInit+0x70>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	609a      	str	r2, [r3, #8]

}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40021000 	.word	0x40021000
 8002b64:	08ffb80c 	.word	0x08ffb80c
 8002b68:	fef6ffff 	.word	0xfef6ffff
 8002b6c:	fffbffff 	.word	0xfffbffff
 8002b70:	ffc0ffff 	.word	0xffc0ffff
 8002b74:	fffcfe2c 	.word	0xfffcfe2c

08002b78 <resetTftBoard>:
#include "tft-board-specific.h"
#include "pin-definitions.h"


void resetTftBoard(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
	TFT_RST_PORT->ODR &= ~(1 << TFT_RST_PIN);
 8002b7c:	2390      	movs	r3, #144	; 0x90
 8002b7e:	05db      	lsls	r3, r3, #23
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	2390      	movs	r3, #144	; 0x90
 8002b84:	05db      	lsls	r3, r3, #23
 8002b86:	2101      	movs	r1, #1
 8002b88:	438a      	bics	r2, r1
 8002b8a:	615a      	str	r2, [r3, #20]
	HAL_Delay(150);
 8002b8c:	2096      	movs	r0, #150	; 0x96
 8002b8e:	f7fd fb8d 	bl	80002ac <HAL_Delay>
	TFT_RST_PORT->ODR |=  (1 << TFT_RST_PIN);
 8002b92:	2390      	movs	r3, #144	; 0x90
 8002b94:	05db      	lsls	r3, r3, #23
 8002b96:	695a      	ldr	r2, [r3, #20]
 8002b98:	2390      	movs	r3, #144	; 0x90
 8002b9a:	05db      	lsls	r3, r3, #23
 8002b9c:	2101      	movs	r1, #1
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	615a      	str	r2, [r3, #20]
	HAL_Delay(150);
 8002ba2:	2096      	movs	r0, #150	; 0x96
 8002ba4:	f7fd fb82 	bl	80002ac <HAL_Delay>
}
 8002ba8:	46c0      	nop			; (mov r8, r8)
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
	...

08002bb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bb0:	480d      	ldr	r0, [pc, #52]	; (8002be8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bb2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bb4:	480d      	ldr	r0, [pc, #52]	; (8002bec <LoopForever+0x6>)
  ldr r1, =_edata
 8002bb6:	490e      	ldr	r1, [pc, #56]	; (8002bf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bb8:	4a0e      	ldr	r2, [pc, #56]	; (8002bf4 <LoopForever+0xe>)
  movs r3, #0
 8002bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bbc:	e002      	b.n	8002bc4 <LoopCopyDataInit>

08002bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bc2:	3304      	adds	r3, #4

08002bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bc8:	d3f9      	bcc.n	8002bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bca:	4a0b      	ldr	r2, [pc, #44]	; (8002bf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bcc:	4c0b      	ldr	r4, [pc, #44]	; (8002bfc <LoopForever+0x16>)
  movs r3, #0
 8002bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd0:	e001      	b.n	8002bd6 <LoopFillZerobss>

08002bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd4:	3204      	adds	r2, #4

08002bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bd8:	d3fb      	bcc.n	8002bd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002bda:	f7ff ff89 	bl	8002af0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002bde:	f000 f811 	bl	8002c04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002be2:	f7ff fcb5 	bl	8002550 <main>

08002be6 <LoopForever>:

LoopForever:
    b LoopForever
 8002be6:	e7fe      	b.n	8002be6 <LoopForever>
  ldr   r0, =_estack
 8002be8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8002bf4:	08002cb4 	.word	0x08002cb4
  ldr r2, =_sbss
 8002bf8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8002bfc:	200000f8 	.word	0x200000f8

08002c00 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c00:	e7fe      	b.n	8002c00 <ADC1_COMP_IRQHandler>
	...

08002c04 <__libc_init_array>:
 8002c04:	b570      	push	{r4, r5, r6, lr}
 8002c06:	2600      	movs	r6, #0
 8002c08:	4d0c      	ldr	r5, [pc, #48]	; (8002c3c <__libc_init_array+0x38>)
 8002c0a:	4c0d      	ldr	r4, [pc, #52]	; (8002c40 <__libc_init_array+0x3c>)
 8002c0c:	1b64      	subs	r4, r4, r5
 8002c0e:	10a4      	asrs	r4, r4, #2
 8002c10:	42a6      	cmp	r6, r4
 8002c12:	d109      	bne.n	8002c28 <__libc_init_array+0x24>
 8002c14:	2600      	movs	r6, #0
 8002c16:	f000 f821 	bl	8002c5c <_init>
 8002c1a:	4d0a      	ldr	r5, [pc, #40]	; (8002c44 <__libc_init_array+0x40>)
 8002c1c:	4c0a      	ldr	r4, [pc, #40]	; (8002c48 <__libc_init_array+0x44>)
 8002c1e:	1b64      	subs	r4, r4, r5
 8002c20:	10a4      	asrs	r4, r4, #2
 8002c22:	42a6      	cmp	r6, r4
 8002c24:	d105      	bne.n	8002c32 <__libc_init_array+0x2e>
 8002c26:	bd70      	pop	{r4, r5, r6, pc}
 8002c28:	00b3      	lsls	r3, r6, #2
 8002c2a:	58eb      	ldr	r3, [r5, r3]
 8002c2c:	4798      	blx	r3
 8002c2e:	3601      	adds	r6, #1
 8002c30:	e7ee      	b.n	8002c10 <__libc_init_array+0xc>
 8002c32:	00b3      	lsls	r3, r6, #2
 8002c34:	58eb      	ldr	r3, [r5, r3]
 8002c36:	4798      	blx	r3
 8002c38:	3601      	adds	r6, #1
 8002c3a:	e7f2      	b.n	8002c22 <__libc_init_array+0x1e>
 8002c3c:	08002cac 	.word	0x08002cac
 8002c40:	08002cac 	.word	0x08002cac
 8002c44:	08002cac 	.word	0x08002cac
 8002c48:	08002cb0 	.word	0x08002cb0

08002c4c <memset>:
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	1812      	adds	r2, r2, r0
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d100      	bne.n	8002c56 <memset+0xa>
 8002c54:	4770      	bx	lr
 8002c56:	7019      	strb	r1, [r3, #0]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	e7f9      	b.n	8002c50 <memset+0x4>

08002c5c <_init>:
 8002c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c62:	bc08      	pop	{r3}
 8002c64:	469e      	mov	lr, r3
 8002c66:	4770      	bx	lr

08002c68 <_fini>:
 8002c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c6e:	bc08      	pop	{r3}
 8002c70:	469e      	mov	lr, r3
 8002c72:	4770      	bx	lr
