set ::env(PROJECT_NAME) wb_dma
set ::env(DESIGN_TOP) wb_dma_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/raw_rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/raw_rtl/wb_dma_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) interface
