// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef LAN80XX_REG_DUMP_H_
#define LAN80XX_REG_DUMP_H_

#include "regs_lan80xx_common.h"

#define LAN80XX_GLOBAL_REG_NUM                                                                      (26)
#define LAN80XX_GPIO_CTRL_REG_NUM                                                                   (26)
#define LAN80XX_PMA_REG_NUM                                                                         (30)
#define LAN80XX_LINE_PMA_REG_NUM                                                                    (10)
#define LAN80XX_PCS_CFG_RSFEC_REG_NUM                                                               (44)
#define LAN80XX_PCS_CFG_REG_NUM                                                                     (36)
#define LAN80XX_PCS25G_REG_NUM                                                                      (34)
#define LAN80XX_XC_REG_NUM                                                                          (48)
#define LAN80XX_INTR_CTRL_REG_NUM                                                                   (4)
#define LAN80XX_HOST_SLICE_REG_NUM                                                                  (16)
#define LAN80XX_LINE_SLICE_REG_NUM                                                                  (54)
#define LAN80XX_MAC_REG_NUM                                                                         (36)
#define LAN80XX_FC_BUFFER_RG_NUM                                                                    (54)
#define LAN80XX_MCU_MISC_REG_NUM                                                                    (26)

#define LAN80XX_GPIO_PAD_REG_NUM                                                                    (80)
#define LAN80XX_GPIO_PAD_CTRL_BASE_ADDR                                                             (0x280)

/* PMA Registers CMU and LANE */
static phy25g_pma_reg_dump_t dump_cmu_grp_0 = {"PMA_CMU_", 0xF000, 0x00, 0x1F};
static phy25g_pma_reg_dump_t dump_cmu_grp_1 = {"PMA_CMU_", 0xF000, 0x21, 0x32};
static phy25g_pma_reg_dump_t dump_cmu_grp_2 = {"PMA_CMU_", 0xF000, 0x40, 0x4C};

static phy25g_pma_reg_dump_t dump_lane_grp_0 = {"PMA_LANE_", 0xF100, 0x00, 0x47};
static phy25g_pma_reg_dump_t dump_lane_grp_1 = {"PMA_LANE_", 0xF100, 0xC0, 0xDE};
static phy25g_pma_reg_dump_t dump_lane_grp_2 = {"PMA_LANE_", 0xF100, 0xE0, 0xE4};

/* MAC Block Registers */
static phy25g_reg_dump_t dump_host_mac[LAN80XX_MAC_REG_NUM] = {
    {"MAC_ENA_CFG",                0xF100},
    {"MAC_MODE_CFG",               0xF101},
    {"MAC_MAXLEN_CFG",             0xF102},
    {"MAC_NUM_TAGS_CFG",           0xF103},
    {"MAC_TAGS_CFG_0",             0xF104},
    {"MAC_TAGS_CFG_1",             0xF105},
    {"MAC_TAGS_CFG_2",             0xF106},
    {"MAC_ADV_CHK_CFG",            0xF107},
    {"MAC_LFS_CFG",                0xF108},
    {"MAC_LB_CFG",                 0xF109},
    {"MAC_PKTINF_CFG",             0xF10A},
    {"PAUSE_TX_FRAME_CONTROL",     0xF10B},
    {"PAUSE_TX_FRAME_CONTROL_2",   0xF10C},
    {"PAUSE_RX_FRAME_CONTROL",     0xF10D},
    {"MAC_PAUSE_STATE",            0xF10E},
    {"MAC_ADDRESS_LSB",            0xF10F},
    {"MAC_ADDRESS_MSB",            0xF110},
    {"MAC_RX_LANE_STICKY_0",       0xF111},
    {"MAC_RX_LANE_STICKY_1",       0xF112},
    {"MAC_TX_MONITOR_STICKY",      0xF113},
    {"TX_MONITOR_STICKY_MASK",     0xF114},
    {"MAC_STICKY",                 0xF115},
    {"MAC_STICKY_MASK",            0xF116},
    {"MAC_PMAC_STICKY",            0xF117},
    {"MAC_PMAC_MAC_STICKY_MASK",   0xF118},
    {"MAC_ENABLE_CONFIG",          0xF175},
    {"MAC_VERIF_CONFIG",           0xF176},
    {"MAC_MM_STATUS",              0xF177},
    {"MAC_DEBUG_RO_0",             0xF1F8},
    {"MAC_DEBUG_RO_1",             0xF1F9},
    {"MAC_DEBUG_RO_2",             0xF1FA},
    {"MAC_DEBUG_RO_3",             0xF1FB},
    {"MAC_DEBUG_RO_4",             0xF1FC},
    {"MAC_DEBUG_RO_5",             0xF1FD},
    {"MAC_DEBUG_RO_6",             0xF1FE},
    {"MAC_DEBUG_RW",               0xF1FF},
};

/* Line MAC Registers */
static phy25g_reg_dump_t dump_line_mac[LAN80XX_MAC_REG_NUM] = {
    {"MAC_ENA_CFG",                0xF300},
    {"MAC_MODE_CFG",               0xF301},
    {"MAC_MAXLEN_CFG",             0xF302},
    {"MAC_NUM_TAGS_CFG",           0xF303},
    {"MAC_TAGS_CFG_0",             0xF304},
    {"MAC_TAGS_CFG_1",             0xF305},
    {"MAC_TAGS_CFG_2",             0xF306},
    {"MAC_ADV_CHK_CFG",            0xF307},
    {"MAC_LFS_CFG",                0xF308},
    {"MAC_LB_CFG",                 0xF309},
    {"MAC_PKTINF_CFG",             0xF30A},
    {"PAUSE_TX_FRAME_CONTROL",     0xF30B},
    {"PAUSE_TX_FRAME_CONTROL_2",   0xF30C},
    {"PAUSE_RX_FRAME_CONTROL",     0xF30D},
    {"MAC_PAUSE_STATE",            0xF30E},
    {"MAC_ADDRESS_LSB",            0xF30F},
    {"MAC_ADDRESS_MSB",            0xF310},
    {"MAC_RX_LANE_STICKY_0",       0xF311},
    {"MAC_RX_LANE_STICKY_1",       0xF312},
    {"MAC_TX_MONITOR_STICKY",      0xF313},
    {"TX_MONITOR_STICKY_MASK",     0xF314},
    {"MAC_STICKY",                 0xF315},
    {"MAC_STICKY_MASK",            0xF316},
    {"MAC_PMAC_STICKY",            0xF317},
    {"MAC_PMAC_MAC_STICKY_MASK",   0xF318},
    {"MAC_ENABLE_CONFIG",          0xF375},
    {"MAC_VERIF_CONFIG",           0xF376},
    {"MAC_MM_STATUS",              0xF377},
    {"MAC_DEBUG_RO_0",             0xF3F8},
    {"MAC_DEBUG_RO_1",             0xF3F9},
    {"MAC_DEBUG_RO_2",             0xF3FA},
    {"MAC_DEBUG_RO_3",             0xF3FB},
    {"MAC_DEBUG_RO_4",             0xF3FC},
    {"MAC_DEBUG_RO_5",             0xF3FD},
    {"MAC_DEBUG_RO_6",             0xF3FE},
    {"MAC_DEBUG_RW",               0xF3FF},
};

//mmd 0xF for HOST and mmd 0x7 for LINE
static phy25g_reg_dump_t dump_kr[10] = {
    {"AN_CFG0",  0x0},
    {"AN_STS0",  0x1},
    {"LD_ADV0",  0x10},
    {"LD_ADV1",  0x11},
    {"LD_ADV2",  0x12},
    {"BP_ETH_STS", 0x30},
    {"AN_CFG1", 0x8000},
    {"AN_CFG2", 0x8002},
    {"AN_HIST", 0x8030},
    {"AN_SM", 0x8031},
};

/* MAC Flow Control Buffer Registers */
static phy25g_reg_dump_t dump_fc_buf[LAN80XX_FC_BUFFER_RG_NUM] = {
    {"FC_ENA_CFG",                              0xF000},
    {"FC_MODE_CFG",                             0xF001},
    {"PPM_RATE_ADAPT_THRESH_CFG",               0xF002},
    {"TX_CTRL_QUEUE_CFG",                       0xF003},
    {"TX_DATA_QUEUE_CFG",                       0xF004},
    {"RX_DATA_QUEUE_CFG",                       0xF005},
    {"TX_BUFF_XON_XOFF_THRESH_CFG",             0xF006},
    {"FC_READ_THRESH_CFG",                      0xF007},
    {"TX_FRM_GAP_COMP",                         0xF008},
    {"FC_BUFFER_STICKY",                        0xF009},
    {"FC_BUFFER_STICKY_MASK",                   0xF00A},
    {"TX_CTRL_QUEUE_OVERFLOW_DROP_CNT",         0xF00B},
    {"TX_CTRL_QUEUE_UNDERFLOW_DROP_CNT",        0xF00C},
    {"TX_CTRL_UNCORRECTED_FRM_DROP_CNT",        0xF00D},
    {"TX_DATA_QUEUE_OVERFLOW_DROP_CNT",         0xF00E},
    {"TX_DATA_QUEUE_UNDERFLOW_DROP_CNT",        0xF00F},
    {"TX_DATA_UNCORRECTED_FRM_DROP_CNT",        0xF000},
    {"RX_OVERFLOW_DROP_CNT",                    0xF011},
    {"RX_UNDERFLOW_DROP_CNT",                   0xF012},
    {"RX_UNCORRECTED_FRM_DROP_CNT",             0xF013},
    {"INGR_FC_BUFFER_ECC_CTL",                  0xF020},
    {"INGR_FC_BUFFER_ECC_SR",                   0xF021},
    {"INGR_FC_BUFFER_ECC_INIT_DONE_INTR_EN",    0xF024},
    {"INGR_FC_BUFFER_ECC_INIT_DONE_INTR_STS",   0xF025},
    {"INGR_FC_BUFFER_ECC_FCR",                  0xF030},
    {"INGR_FC_BUFFER_ECC_EADDR",                0xF034},
    {"INGR_FC_BUFFER_ECC_EDPTR",                0xF035},
    {"INGR_FC_BUFFER_ECC_SCNT",                 0xF036},
    {"INGR_FC_BUFFER_ECC_DCNT",                 0xF037},
    {"INGR_FC_BUFFER_ECC_INTR_EN",              0xF038},
    {"INGR_FC_BUFFER_ECC_INTR_STS",             0xF039},
    {"INGR_FC_BUFFER_ECC_FADDR",                0xF03C},
    {"INGR_FC_BUFFER_ECC_FDPTR",                0xF03D},
    {"EGR_FC_BUFFER_ECC_CTL",                   0xF040},
    {"EGR_FC_BUFFER_ECC_SR",                    0xF041},
    {"EGR_FC_BUFFER_ECC_INIT_DONE_INTR_EN",     0xF044},
    {"EGR_FC_BUFFER_ECC_INIT_DONE_INTR_STS",    0xF045},
    {"EGR_FC_BUFFER_ECC_FCR",                   0xF050},
    {"EGR_FC_BUFFER_ECC_EADDR",                 0xF054},
    {"EGR_FC_BUFFER_ECC_EDPTR",                 0xF055},
    {"EGR_FC_BUFFER_ECC_SCNT",                  0xF056},
    {"EGR_FC_BUFFER_ECC_DCNT",                  0xF057},
    {"EGR_FC_BUFFER_ECC_INTR_EN",               0xF058},
    {"EGR_FC_BUFFER_ECC_INTR_STS",              0xF059},
    {"EGR_FC_BUFFER_ECC_FADDR",                 0xF05C},
    {"EGR_FC_BUFFER_ECC_FDPTR",                 0xF05D},
    {"MAC_FC_BUFFER_DEBUG0",                    0xF078},
    {"MAC_FC_BUFFER_DEBUG1",                    0xF079},
    {"MAC_FC_BUFFER_DEBUG2",                    0xF07A},
    {"MAC_FC_BUFFER_DEBUG3",                    0xF07B},
    {"MAC_FC_BUFFER_DEBUG4",                    0xF07C},
    {"MAC_FC_BUFFER_DEBUG5",                    0xF07D},
    {"MAC_FC_BUFFER_DEBUG6",                    0xF07E},
    {"MAC_FC_BUFFER_DEBUG7",                    0xF07F},
};


/* HOST Slice Registers */
static phy25g_reg_dump_t dump_host_slice[LAN80XX_HOST_SLICE_REG_NUM] = {
    {"HOST_SD25G_RESET",     0x8100},
    {"HOST_KR_RESET",        0x8101},
    {"HOST_PCS1G_RESET",     0x8102},
    {"HOST_PCS25G_RESET",    0x8103},
    {"HOST_XC_RESET",        0x8104},
    {"H2L_RA_FIFO_EGR_RST",  0x8105},
    {"L2_LPBK",              0x8106},
    {"L3P_LPBK",             0x8107},
    {"SERDES_LOS",           0x8108},
    {"DATAPATH_CONTROL",     0x8109},
    {"SPARE_RW_0",           0x8110},
    {"SPARE_RW_1",           0x8111},
    {"SPARE_RW_2",           0x8112},
    {"SPARE_RW_3",           0x8113},
    {"SPARE_RO_0",           0x8114},
    {"SPARE_RO_1",           0x8115},
};

/* Line Slice Registers */
static phy25g_reg_dump_t dump_line_slice[LAN80XX_LINE_SLICE_REG_NUM] = {
    {"LINE_SD25G_RESET",           0x8100},
    {"LINE_KR_RESET",              0x8101},
    {"LINE_PCS1G_RESET",           0x8102},
    {"LINE_PCS25G_RESET",          0x8103},
    {"LINE_XC_RESET",              0x8104},
    {"MISC_BLOCKS_RESET",          0x8105},
    {"LINE_MACSEC_RESET",          0x8106},
    {"LINE_IP1588_RESET",          0x8107},
    {"LINE_FIFO_RESET",            0x8108},
    {"H2_LPBK",                    0x8110},
    {"H3P_LPBK",                   0x8111},
    {"SERDES_LOS",                 0x8112},
    {"LED_CONTROL",                0x8113},
    {"H2L_RA_FIFO_INT_MASK",       0x8114},
    {"H2L_RA_FIFO_STATUS",         0x8115},
    {"H2L_RA_FIFO_IDLE_ADD_CNT",   0x810A},
    {"H2L_RA_FIFO_IDLE_DROP_CNT",  0x810B},
    {"L2H_RA_FIFO_INT_MASK",       0x8118},
    {"L2H_RA_FIFO_STATUS",         0x8119},
    {"L2H_RA_FIFO_IDLE_ADD_CNT",   0x810C},
    {"L2H_RA_FIFO_IDLE_DROP_CNT",  0x810D},
    {"SLICE_CONFIG",               0x8120},
    {"DUMMY_SECTAG_PATTERN_0",     0x8121},
    {"DUMMY_SECTAG_PATTERN_1",     0x8122},
    {"DUMMY_SECTAG_PATTERN_2",     0x8123},
    {"DUMMY_SECTAG_PATTERN_3",     0x8124},
    {"DUMMY_SECTAG_PATTERN_4",     0x8125},
    {"DUMMY_SECTAG_PATTERN_5",     0x8126},
    {"DUMMY_SECTAG_PATTERN_6",     0x8127},
    {"DUMMY_SECTAG_PATTERN_7",     0x8128},
    {"DUMMY_ICV_PATTERN_0",        0x8129},
    {"DUMMY_ICV_PATTERN_1",        0x812A},
    {"DUMMY_ICV_PATTERN_2",        0x812B},
    {"DUMMY_ICV_PATTERN_3",        0x812C},
    {"DUMMY_ICV_PATTERN_4",        0x812D},
    {"DUMMY_ICV_PATTERN_5",        0x812E},
    {"DUMMY_ICV_PATTERN_6",        0x812F},
    {"DUMMY_ICV_PATTERN_7",        0x8130},
    {"RM_DUMMY_PATTERN0_0",        0x8131},
    {"RM_DUMMY_PATTERN0_1",        0x8132},
    {"RM_DUMMY_PATTERN1_0",        0x8133},
    {"RM_DUMMY_PATTERN1_1",        0x8134},
    {"MACSEC_STATUS",              0x8140},
    {"SPARE_RW_0",                 0x8150},
    {"SPARE_RW_1",                 0x8151},
    {"SPARE_RW_2",                 0x8152},
    {"SPARE_RW_3",                 0x8153},
    {"SPARE_RO_0",                 0x8154},
    {"SPARE_RO_1",                 0x8155},
    {"BIST1_GO",                   0x8160},
    {"BIST1_STATUS",               0x8161},
    {"BIST1_RESULT",               0x8162},
    {"RAM_INIT",                   0x8170},
    {"RAM_INIT_BUSY",              0x8171},
};


/* HOST and LINE Interrupt Control Registers */
static phy25g_reg_dump_t dump_intr_ctrl[LAN80XX_INTR_CTRL_REG_NUM] = {
    {"INTR_EN_0",                0xC010},
    {"INTR_EN_1",                0xC011},
    {"INTR_STAT_0",              0xC012},
    {"INTR_STAT_1",              0xC013},
};

/* Cross Connect Registers */
static phy25g_reg_dump_t dump_cross_cnt[LAN80XX_XC_REG_NUM] = {
    {"CFG1",                     0xF100},
    {"COND_CFG",                 0xF101},
    {"RESET",                    0xF102},
    {"STAT1",                    0xF103},
    {"INTR_EN",                  0xF104},
    {"INTR",                     0xF105},
    {"INTR_EN2",                 0xF106},
    {"INTR2",                    0xF107},
    {"H0_SRC_SEL",               0xF108},
    {"H0_FILTER",                0xF109},
    {"H1_SRC_SEL",               0xF10A},
    {"H1_FILTER",                0xF10B},
    {"H2_SRC_SEL",               0xF10C},
    {"H2_FILTER",                0xF10D},
    {"H3_SRC_SEL",               0xF10E},
    {"H3_FILTER",                0xF10F},
    {"L0_SRC_SEL",               0xF110},
    {"L0_FILTER",                0xF111},
    {"L1_SRC_SEL",               0xF112},
    {"L1_FILTER",                0xF113},
    {"L2_SRC_SEL",               0xF114},
    {"L2_FILTER",                0xF115},
    {"L3_SRC_SEL",               0xF116},
    {"L3_FILTER",                0xF117},
    {"WPS0_CFG",                 0xF118},
    {"WPS0_FAILOVER_CTRL",       0xF119},
    {"WPS0_STATUS",              0xF11A},
    {"WPS0_FAULT_COND",          0xF11B},
    {"WPS0_FILTER_COUNTB_MSB",   0xF11C},
    {"WPS0_FILTER_COUNTB_LSB",   0xF11D},
    {"WPS0_FILTER_COUNTA_MSB",   0xF11E},
    {"WPS0_FILTER_COUNTA_LSB",   0xF11F},
    {"WPS1_CFG",                 0xF120},
    {"WPS1_FAILOVER_CTRL",       0xF121},
    {"WPS1_STATUS",              0xF122},
    {"WPS1_FAULT_COND",          0xF123},
    {"WPS1_FILTER_COUNTB_MSB",   0xF124},
    {"WPS1_FILTER_COUNTB_LSB",   0xF125},
    {"WPS1_FILTER_COUNTA_MSB",   0xF126},
    {"WPS1_FILTER_COUNTA_LSB",   0xF127},
    {"EXP_DEBUG0",               0xF178},
    {"EXP_DEBUG1",               0xF179},
    {"EXP_DEBUG2",               0xF17A},
    {"EXP_DEBUG3",               0xF17B},
    {"EXP_DEBUG4",               0xF17C},
    {"EXP_DEBUG5",               0xF17D},
    {"EXP_DEBUG6",               0xF17E},
    {"EXP_DEBUG7",               0xF17F},
};

static phy25g_reg_dump_t dump_mcu_misc[LAN80XX_MCU_MISC_REG_NUM] = {
    {"DEVICE_ID_REG",                      0x0},
    {"DEVICE_OTP_REVISION",                0x1},
    {"DEVICE_SILICON_REVISION",            0x2},
    {"DEVICE_FEATURE_DISABLE",             0x3},
    {"MCU_RESET_REASON_STATUS",            0xA},
    {"MCU_WDT_STS",                        0x10},
    {"MCU_WDT_INTR_EN_REG",                0x11},
    {"MCU_BOOT_STATUS_REG",                0x1E0},
    {"MCU_SS_CLK_CFG",                     0x1F0},
    {"POST0_STATUS",                       0x40},
    {"P0_BIST_STATUS",                     0x41},
    {"P0_BIST_RESULT",                     0x42},
    {"P0_INIT_STATUS",                     0x43},
    {"POST1_POST_STATUS",                  0x80},
    {"POST1_SLICE0_BIST_STATUS",           0x81},
    {"POST1_SLICE1_BIST_STATUS",           0x82},
    {"POST1_SLICE2_BIST_STATUS",           0x83},
    {"POST1_SLICE3_BIST_STATUS",           0x84},
    {"POST1_SLICE0_BIST_RESULT",           0x85},
    {"POST1_SLICE1_BIST_RESULT",           0x86},
    {"POST1_SLICE2_BIST_RESULT",           0x87},
    {"POST1_SLICE3_BIST_RESULT",           0x88},
    {"POST1_SLICE0_INIT_STATUS",           0x89},
    {"POST1_SLICE1_INIT_STATUS",           0x8A},
    {"POST1_SLICE2_INIT_STATUS",           0x8B},
    {"POST1_SLICE3_INIT_STATUS",           0x8C},
};

/* Global Registers */
static phy25g_reg_dump_t dump_global[LAN80XX_GLOBAL_REG_NUM] = {
    {"STRAP_READ_REG",                0x0200},
    {"STRAP_OVERRIDE_REG",            0x0201},
    {"BL_SOFTWARE_RESET1",            0x0202},
    {"BL_SOFTWARE_RESET2",            0x0203},
    {"TEMP_SENSOR_CTRL",              0x0204},
    {"TEMP_SENSOR_CFG_0",             0x0205},
    {"TEMP_SENSOR_CFG_1",             0x0206},
    {"TEMP_SENSOR_STAT",              0x0207},
    {"SPI_CTRL",                      0x020D},
    {"ROSC_CFG_0",                    0x0240},
    {"ROSC_CFG_1",                    0x0241},
    {"ROSC_CFG_2",                    0x0242},
    {"ROSC_CFG_3",                    0x0243},
    {"ROSC_CFG_4",                    0x0244},
    {"ROSC_CFG_5",                    0x0245},
    {"ROSC_MEASURE_CFG_0",            0x0248},
    {"ROSC_MEASURE_CFG_1",            0x0249},
    {"ROSC_FREQ_CNT",                 0x024A},
    {"TEST_STRAP_READ",               0x0380},
    {"GLB_SPARE_RW_REG_0",            0x03F0},
    {"GLB_SPARE_RW_REG_1",            0x03F1},
    {"GLB_SPARE_RW_REG_2",            0x03F2},
    {"GLB_SPARE_RW_REG_3",            0x03F3},
    {"GLB_SPARE_STS_REG_0",           0x03F4},
    {"GLB_SPARE_STS_REG_1",           0x03F5},
    {"LVDS_PAD_CTRL",                 0x02D0},
};


static phy25g_reg_dump_t dump_gpio_ctrl[LAN80XX_GPIO_CTRL_REG_NUM] = {
    {"GPIO_CFG1",             0xF200},
    {"GPIO_CFG0",             0xF201},
    {"GPIO_OUT_INV_CFG1",     0xF202},
    {"GPIO_OUT_INV_CFG0",     0xF203},
    {"GPIO_STAT1",            0xF204},
    {"GPIO_STAT0",            0xF205},
    {"GPIO_OUT_STAT1",        0xF206},
    {"GPIO_OUT_STAT0",        0xF207},
    {"GPIO_CHANGE1",          0xF208},
    {"GPIO_CHANGE0",          0xF209},
    {"GPIO_FUN_SEL1",         0xF20A},
    {"GPIO_FUN_SEL0",         0xF20B},
    {"GPIO_OUT_PP1",          0xF20C},
    {"GPIO_OUT_PP0",          0xF20D},
    {"INTR_SRC_EN_0",         0xF20E},
    {"INTR_SRC_EN_1",         0xF20F},
    {"INTR_STAT_0",           0xF210},
    {"INTR_STAT_1",           0xF211},
    {"GPIO_INTR_SRC_EN1_0",   0xF212},
    {"GPIO_INTR_SRC_EN1_1",   0xF213},
    {"GPIO_INTR_SRC_EN_0",    0xF214},
    {"GPIO_INTR_SRC_EN_1",    0xF215},
    {"GPIO_INTR_STAT1_0",     0xF216},
    {"GPIO_INTR_STAT1_1",     0xF217},
    {"GPIO_INTR_STAT0_0",     0xF218},
    {"GPIO_INTR_STAT0_1",     0xF219},
};

/* LINE PMA */
static phy25g_reg_dump_t host_line_pma[LAN80XX_PMA_REG_NUM] = {
    {"SD_SER_RST",             0x8000},
    {"SD_DES_RST",             0x8001},
    {"SD_LANE_CFG_0",          0x8002},
    {"SD_LANE_CFG_1",          0x8003},
    {"SD_LANE_CFG_2",          0x8004},
    {"SD_LANE_CFG_3",          0x8005},
    {"SD_LANE_STAT_0",         0x8006},
    {"SD_LANE_STAT_1",         0x8007},
    {"SD_CFG",                 0x8008},
    {"SD_CLK_GATE",            0x8009},
    {"NORMAL_MODE_0",          0x800A},
    {"NORMAL_MODE_1",          0x800B},
    {"LOWPWR_MODE_0",          0x800C},
    {"LOWPWR_MODE_1",          0x800D},
    {"SD_KR_ANEG_MODE",        0x8010},
    {"SD_EXTCFG_CFG",          0x8011},
    {"SD_DELAY_CFG",           0x8012},
    {"SD_RX_DELAY_VAR",        0x8013},
    {"SD_TX_DELAY_VAR",        0x8014},
    {"KR_DATA_CFG",            0x8016},
    {"PMA_IRQ_VEC",            0x8018},
    {"PMA_IRQ_MASK",           0x8019},
    {"HOST_PMA_DEBUG_REG_7",   0x80F8},
    {"HOST_PMA_DEBUG_REG_6",   0x80F9},
    {"HOST_PMA_DEBUG_REG_5",   0x80FA},
    {"HOST_PMA_DEBUG_REG_4",   0x80FB},
    {"HOST_PMA_DEBUG_REG_3",   0x80FC},
    {"HOST_PMA_DEBUG_REG_2",   0x80FD},
    {"HOST_PMA_DEBUG_REG_1",   0x80FE},
    {"HOST_PMA_DEBUG_REG_0",   0x80FF},
};


static phy25g_reg_dump_t line_pma[LAN80XX_LINE_PMA_REG_NUM] = {
    {"PMA_PMD_CONTROL_1",         0x0000},
    {"PMA_PMD_STATUS_1",          0x0001},
    {"PMA_PMD_DEVICE_ID_1",       0x0002},
    {"PMA_PMD_DEVICE_ID_2",       0x0003},
    {"PMA_PMD_SPEED_ABILITY",     0x0004},
    {"PMA_PMD_DEV_IN_PACKAGE_1",  0x0005},
    {"PMA_PMD_CONTROL_2",         0x0007},
    {"PMA_PMD_STATUS_2",          0x0008},
    {"PMA_PMD_PACKAGE_ID_1",      0x000E},
    {"PMA_PMD_PACKAGE_ID_2",      0x000F},
};



static phy25g_reg_dump_t host_line_pcs[LAN80XX_PCS_CFG_RSFEC_REG_NUM] = {
    {"PCS_1G_CFG",                   0xE002},
    {"PCS1G_MODE_CFG",               0xE003},
    {"PCS1G_SD_CFG",                 0xE004},
    {"PCS1G_ANEG_CFG_0",             0xE005},
    {"PCS1G_ANEG_CFG_1",             0xE006},
    {"PCS1G_ANEG_NP_CFG_0",          0xE007},
    {"PCS1G_ANEG_NP_CFG_1",          0xE008},
    {"PCS1G_LB_CFG",                 0xE009},
    {"PCS1G_DBG_CFG",                0xE00A},
    {"PCS1G_CDET_CFG",               0xE00B},
    {"PCS1G_ANEG_STATUS_0",          0xE00C},
    {"PCS1G_ANEG_STATUS_1",          0xE00D},
    {"PCS1G_ANEG_NP_STATUS",         0xE00E},
    {"PCS1G_LINK_STATUS",            0xE00F},
    {"PCS1G_LINK_DOWN_CNT",          0xE010},
    {"PCS1G_STICKY",                 0xE011},
    {"PCS1G_STICKY_MASK",            0xE012},
    {"PCS1G_LPI_CFG",                0xE013},
    {"PCS1G_TSTPAT_MODE_CFG",        0xE016},
    {"PCS1G_TSTPAT_STATUS",          0xE017},
    {"PCS1G_XGMII_CFG",              0xE018},
    {"PCS25G_CFG",                   0xE019},
    {"PCS25G_SD_CFG",                0xE01A},
    {"PCS25G_STATUS",                0xE01B},
    {"PCS25G_STICKY_SIG",            0xE02D},
    {"PCS25G_STICKY_SIG_MASK",       0xE02E},
    {"PCS25G_DEBUG_REG_7",           0xE0F8},
    {"PCS25G_DEBUG_REG_6",           0xE0F9},
    {"PCS25G_DEBUG_REG_5",           0xE0FA},
    {"PCS25G_DEBUG_REG_4",           0xE0FB},
    {"PCS25G_DEBUG_REG_3",           0xE0FC},
    {"PCS25G_DEBUG_REG_2",           0xE0FD},
    {"PCS25G_DEBUG_REG_1",           0xE0FE},
    {"PCS25G_DEBUG_REG_0",           0xE0FF},
    {"CWM_RADAPT_CFG",               0xE023},
    {"CWM_RADAPT_STICKY",            0xE024},
    {"PCS25G_BASE_R_FEC_ABILITY",    0x00AA},
    {"PCS25G_BASE_R_FEC_CONTROL",    0x00AB},
    {"PCS25G_FEC74_CERR_CNT_L",      0x00AC},
    {"PCS25G_FEC74_CERR_CNT_H",      0x00AD},
    {"PCS25G_FEC74_NCERR_CNT_L",     0x00AE},
    {"PCS25G_FEC74_NCERR_CNT_H",     0x00AF},
    {"PCS25G_FEC74_STATUS",          0xE021},
    {"PCS25G_RSFEC_CFG",             0xE022},
};


static phy25g_reg_dump_t host_line_pcs25g[LAN80XX_PCS25G_REG_NUM] = {
    {"CONTROL1",               0x0000},
    {"STATUS1",                0x0001},
    {"DEVICE_ID0",             0x0002},
    {"DEVICE_ID1",             0x0003},
    {"SPEED_ABILITY",          0x0004},
    {"DEVICES_IN_PKG1",        0x0005},
    {"CONTROL2",               0x0007},
    {"STATUS2",                0x0008},
    {"PKG_ID0",                0x000E},
    {"PKG_ID1",                0x000F},
    {"EEE_CTRL_CAPABILITY",    0x0014},
    {"BASER_STATUS1",          0x0020},
    {"BASER_STATUS2",          0x0021},
    {"SEED_A0",                0x0022},
    {"SEED_A1",                0x0023},
    {"SEED_A2",                0x0024},
    {"SEED_A3",                0x0025},
    {"SEED_B0",                0x0026},
    {"SEED_B1",                0x0027},
    {"SEED_B2",                0x0028},
    {"SEED_B3",                0x0029},
    {"BASER_TEST_CONTROL",     0x002A},
    {"BASER_TEST_ERR_CNT",     0x002B},
    {"BER_HIGH_ORDER_CNT",     0x002C},
    {"ERR_BLK_HIGH_ORDER_CNT", 0x002D},
    {"VENDOR_SCRATCH",         0x8000},
    {"VENDOR_CORE_REV",        0x8001},
    {"VENDOR_VL_INTVL",        0x8002},
    {"VENDOR_TXLANE_THRESH",   0x8003},
    {"VENDOR_VL0_0",           0x8008},
    {"VENDOR_VL0_1",           0x8009},
    {"VENDOR_PCS_MODE",        0x8010},
    {"GB_SHIFT",               0x8011},
    {"LATENCY",                0x8012},
};

#endif
