{"vcs1":{"timestamp_begin":1685118718.610367400, "rt":1.21, "ut":0.29, "st":0.20}}
{"vcselab":{"timestamp_begin":1685118719.889351262, "rt":0.98, "ut":0.27, "st":0.06}}
{"link":{"timestamp_begin":1685118720.926000950, "rt":0.58, "ut":0.26, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118718.149356414}
{"VCS_COMP_START_TIME": 1685118718.149356414}
{"VCS_COMP_END_TIME": 1685118722.892913314}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349136}}
{"stitch_vcselab": {"peak_mem": 230448}}
