
Display_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f88  080001b4  080001b4  000101b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e6c  0800713c  0800713c  0001713c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fa8  08008fa8  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  08008fa8  08008fa8  00018fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fb0  08008fb0  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fb0  08008fb0  00018fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fb4  08008fb4  00018fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08008fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .shared       00000040  20000024  08008fdc  00020024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000007c4  20000064  0800901c  00020064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000828  0800901c  00020828  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001782d  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00003e72  00000000  00000000  000378c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000016e0  00000000  00000000  0003b738  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001468  00000000  00000000  0003ce18  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0003186b  00000000  00000000  0003e280  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000177a5  00000000  00000000  0006faeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00115c7c  00000000  00000000  00087290  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0019cf0c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005974  00000000  00000000  0019cf88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b4 <__do_global_dtors_aux>:
 80001b4:	b510      	push	{r4, lr}
 80001b6:	4c05      	ldr	r4, [pc, #20]	; (80001cc <__do_global_dtors_aux+0x18>)
 80001b8:	7823      	ldrb	r3, [r4, #0]
 80001ba:	b933      	cbnz	r3, 80001ca <__do_global_dtors_aux+0x16>
 80001bc:	4b04      	ldr	r3, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x1c>)
 80001be:	b113      	cbz	r3, 80001c6 <__do_global_dtors_aux+0x12>
 80001c0:	4804      	ldr	r0, [pc, #16]	; (80001d4 <__do_global_dtors_aux+0x20>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	2301      	movs	r3, #1
 80001c8:	7023      	strb	r3, [r4, #0]
 80001ca:	bd10      	pop	{r4, pc}
 80001cc:	20000064 	.word	0x20000064
 80001d0:	00000000 	.word	0x00000000
 80001d4:	08007124 	.word	0x08007124

080001d8 <frame_dummy>:
 80001d8:	b508      	push	{r3, lr}
 80001da:	4b03      	ldr	r3, [pc, #12]	; (80001e8 <frame_dummy+0x10>)
 80001dc:	b11b      	cbz	r3, 80001e6 <frame_dummy+0xe>
 80001de:	4903      	ldr	r1, [pc, #12]	; (80001ec <frame_dummy+0x14>)
 80001e0:	4803      	ldr	r0, [pc, #12]	; (80001f0 <frame_dummy+0x18>)
 80001e2:	f3af 8000 	nop.w
 80001e6:	bd08      	pop	{r3, pc}
 80001e8:	00000000 	.word	0x00000000
 80001ec:	20000068 	.word	0x20000068
 80001f0:	08007124 	.word	0x08007124

080001f4 <__aeabi_uldivmod>:
 80001f4:	b953      	cbnz	r3, 800020c <__aeabi_uldivmod+0x18>
 80001f6:	b94a      	cbnz	r2, 800020c <__aeabi_uldivmod+0x18>
 80001f8:	2900      	cmp	r1, #0
 80001fa:	bf08      	it	eq
 80001fc:	2800      	cmpeq	r0, #0
 80001fe:	bf1c      	itt	ne
 8000200:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000204:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000208:	f000 b972 	b.w	80004f0 <__aeabi_idiv0>
 800020c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000214:	f000 f806 	bl	8000224 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4770      	bx	lr

08000224 <__udivmoddi4>:
 8000224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000228:	9e08      	ldr	r6, [sp, #32]
 800022a:	4604      	mov	r4, r0
 800022c:	4688      	mov	r8, r1
 800022e:	2b00      	cmp	r3, #0
 8000230:	d14b      	bne.n	80002ca <__udivmoddi4+0xa6>
 8000232:	428a      	cmp	r2, r1
 8000234:	4615      	mov	r5, r2
 8000236:	d967      	bls.n	8000308 <__udivmoddi4+0xe4>
 8000238:	fab2 f282 	clz	r2, r2
 800023c:	b14a      	cbz	r2, 8000252 <__udivmoddi4+0x2e>
 800023e:	f1c2 0720 	rsb	r7, r2, #32
 8000242:	fa01 f302 	lsl.w	r3, r1, r2
 8000246:	fa20 f707 	lsr.w	r7, r0, r7
 800024a:	4095      	lsls	r5, r2
 800024c:	ea47 0803 	orr.w	r8, r7, r3
 8000250:	4094      	lsls	r4, r2
 8000252:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000256:	0c23      	lsrs	r3, r4, #16
 8000258:	fbb8 f7fe 	udiv	r7, r8, lr
 800025c:	fa1f fc85 	uxth.w	ip, r5
 8000260:	fb0e 8817 	mls	r8, lr, r7, r8
 8000264:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000268:	fb07 f10c 	mul.w	r1, r7, ip
 800026c:	4299      	cmp	r1, r3
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x60>
 8000270:	18eb      	adds	r3, r5, r3
 8000272:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000276:	f080 811b 	bcs.w	80004b0 <__udivmoddi4+0x28c>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 8118 	bls.w	80004b0 <__udivmoddi4+0x28c>
 8000280:	3f02      	subs	r7, #2
 8000282:	442b      	add	r3, r5
 8000284:	1a5b      	subs	r3, r3, r1
 8000286:	b2a4      	uxth	r4, r4
 8000288:	fbb3 f0fe 	udiv	r0, r3, lr
 800028c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000290:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000294:	fb00 fc0c 	mul.w	ip, r0, ip
 8000298:	45a4      	cmp	ip, r4
 800029a:	d909      	bls.n	80002b0 <__udivmoddi4+0x8c>
 800029c:	192c      	adds	r4, r5, r4
 800029e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002a2:	f080 8107 	bcs.w	80004b4 <__udivmoddi4+0x290>
 80002a6:	45a4      	cmp	ip, r4
 80002a8:	f240 8104 	bls.w	80004b4 <__udivmoddi4+0x290>
 80002ac:	3802      	subs	r0, #2
 80002ae:	442c      	add	r4, r5
 80002b0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b4:	eba4 040c 	sub.w	r4, r4, ip
 80002b8:	2700      	movs	r7, #0
 80002ba:	b11e      	cbz	r6, 80002c4 <__udivmoddi4+0xa0>
 80002bc:	40d4      	lsrs	r4, r2
 80002be:	2300      	movs	r3, #0
 80002c0:	e9c6 4300 	strd	r4, r3, [r6]
 80002c4:	4639      	mov	r1, r7
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0xbe>
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	f000 80eb 	beq.w	80004aa <__udivmoddi4+0x286>
 80002d4:	2700      	movs	r7, #0
 80002d6:	e9c6 0100 	strd	r0, r1, [r6]
 80002da:	4638      	mov	r0, r7
 80002dc:	4639      	mov	r1, r7
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	fab3 f783 	clz	r7, r3
 80002e6:	2f00      	cmp	r7, #0
 80002e8:	d147      	bne.n	800037a <__udivmoddi4+0x156>
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xd0>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 80fa 	bhi.w	80004e8 <__udivmoddi4+0x2c4>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb61 0303 	sbc.w	r3, r1, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4698      	mov	r8, r3
 80002fe:	2e00      	cmp	r6, #0
 8000300:	d0e0      	beq.n	80002c4 <__udivmoddi4+0xa0>
 8000302:	e9c6 4800 	strd	r4, r8, [r6]
 8000306:	e7dd      	b.n	80002c4 <__udivmoddi4+0xa0>
 8000308:	b902      	cbnz	r2, 800030c <__udivmoddi4+0xe8>
 800030a:	deff      	udf	#255	; 0xff
 800030c:	fab2 f282 	clz	r2, r2
 8000310:	2a00      	cmp	r2, #0
 8000312:	f040 808f 	bne.w	8000434 <__udivmoddi4+0x210>
 8000316:	1b49      	subs	r1, r1, r5
 8000318:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800031c:	fa1f f885 	uxth.w	r8, r5
 8000320:	2701      	movs	r7, #1
 8000322:	fbb1 fcfe 	udiv	ip, r1, lr
 8000326:	0c23      	lsrs	r3, r4, #16
 8000328:	fb0e 111c 	mls	r1, lr, ip, r1
 800032c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000330:	fb08 f10c 	mul.w	r1, r8, ip
 8000334:	4299      	cmp	r1, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x124>
 8000338:	18eb      	adds	r3, r5, r3
 800033a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x122>
 8000340:	4299      	cmp	r1, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2bc>
 8000346:	4684      	mov	ip, r0
 8000348:	1a59      	subs	r1, r3, r1
 800034a:	b2a3      	uxth	r3, r4
 800034c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000350:	fb0e 1410 	mls	r4, lr, r0, r1
 8000354:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000358:	fb08 f800 	mul.w	r8, r8, r0
 800035c:	45a0      	cmp	r8, r4
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x14c>
 8000360:	192c      	adds	r4, r5, r4
 8000362:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x14a>
 8000368:	45a0      	cmp	r8, r4
 800036a:	f200 80b6 	bhi.w	80004da <__udivmoddi4+0x2b6>
 800036e:	4618      	mov	r0, r3
 8000370:	eba4 0408 	sub.w	r4, r4, r8
 8000374:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000378:	e79f      	b.n	80002ba <__udivmoddi4+0x96>
 800037a:	f1c7 0c20 	rsb	ip, r7, #32
 800037e:	40bb      	lsls	r3, r7
 8000380:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000384:	ea4e 0e03 	orr.w	lr, lr, r3
 8000388:	fa01 f407 	lsl.w	r4, r1, r7
 800038c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000390:	fa21 f30c 	lsr.w	r3, r1, ip
 8000394:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000398:	4325      	orrs	r5, r4
 800039a:	fbb3 f9f8 	udiv	r9, r3, r8
 800039e:	0c2c      	lsrs	r4, r5, #16
 80003a0:	fb08 3319 	mls	r3, r8, r9, r3
 80003a4:	fa1f fa8e 	uxth.w	sl, lr
 80003a8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003ac:	fb09 f40a 	mul.w	r4, r9, sl
 80003b0:	429c      	cmp	r4, r3
 80003b2:	fa02 f207 	lsl.w	r2, r2, r7
 80003b6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b0>
 80003bc:	eb1e 0303 	adds.w	r3, lr, r3
 80003c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003c4:	f080 8087 	bcs.w	80004d6 <__udivmoddi4+0x2b2>
 80003c8:	429c      	cmp	r4, r3
 80003ca:	f240 8084 	bls.w	80004d6 <__udivmoddi4+0x2b2>
 80003ce:	f1a9 0902 	sub.w	r9, r9, #2
 80003d2:	4473      	add	r3, lr
 80003d4:	1b1b      	subs	r3, r3, r4
 80003d6:	b2ad      	uxth	r5, r5
 80003d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003dc:	fb08 3310 	mls	r3, r8, r0, r3
 80003e0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e8:	45a2      	cmp	sl, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1da>
 80003ec:	eb1e 0404 	adds.w	r4, lr, r4
 80003f0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f4:	d26b      	bcs.n	80004ce <__udivmoddi4+0x2aa>
 80003f6:	45a2      	cmp	sl, r4
 80003f8:	d969      	bls.n	80004ce <__udivmoddi4+0x2aa>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4474      	add	r4, lr
 80003fe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000402:	fba0 8902 	umull	r8, r9, r0, r2
 8000406:	eba4 040a 	sub.w	r4, r4, sl
 800040a:	454c      	cmp	r4, r9
 800040c:	46c2      	mov	sl, r8
 800040e:	464b      	mov	r3, r9
 8000410:	d354      	bcc.n	80004bc <__udivmoddi4+0x298>
 8000412:	d051      	beq.n	80004b8 <__udivmoddi4+0x294>
 8000414:	2e00      	cmp	r6, #0
 8000416:	d069      	beq.n	80004ec <__udivmoddi4+0x2c8>
 8000418:	ebb1 050a 	subs.w	r5, r1, sl
 800041c:	eb64 0403 	sbc.w	r4, r4, r3
 8000420:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000424:	40fd      	lsrs	r5, r7
 8000426:	40fc      	lsrs	r4, r7
 8000428:	ea4c 0505 	orr.w	r5, ip, r5
 800042c:	e9c6 5400 	strd	r5, r4, [r6]
 8000430:	2700      	movs	r7, #0
 8000432:	e747      	b.n	80002c4 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f703 	lsr.w	r7, r0, r3
 800043c:	4095      	lsls	r5, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	fa21 f303 	lsr.w	r3, r1, r3
 8000446:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800044a:	4338      	orrs	r0, r7
 800044c:	0c01      	lsrs	r1, r0, #16
 800044e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000452:	fa1f f885 	uxth.w	r8, r5
 8000456:	fb0e 3317 	mls	r3, lr, r7, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb07 f308 	mul.w	r3, r7, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x256>
 800046a:	1869      	adds	r1, r5, r1
 800046c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000470:	d22f      	bcs.n	80004d2 <__udivmoddi4+0x2ae>
 8000472:	428b      	cmp	r3, r1
 8000474:	d92d      	bls.n	80004d2 <__udivmoddi4+0x2ae>
 8000476:	3f02      	subs	r7, #2
 8000478:	4429      	add	r1, r5
 800047a:	1acb      	subs	r3, r1, r3
 800047c:	b281      	uxth	r1, r0
 800047e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000482:	fb0e 3310 	mls	r3, lr, r0, r3
 8000486:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048a:	fb00 f308 	mul.w	r3, r0, r8
 800048e:	428b      	cmp	r3, r1
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x27e>
 8000492:	1869      	adds	r1, r5, r1
 8000494:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000498:	d217      	bcs.n	80004ca <__udivmoddi4+0x2a6>
 800049a:	428b      	cmp	r3, r1
 800049c:	d915      	bls.n	80004ca <__udivmoddi4+0x2a6>
 800049e:	3802      	subs	r0, #2
 80004a0:	4429      	add	r1, r5
 80004a2:	1ac9      	subs	r1, r1, r3
 80004a4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a8:	e73b      	b.n	8000322 <__udivmoddi4+0xfe>
 80004aa:	4637      	mov	r7, r6
 80004ac:	4630      	mov	r0, r6
 80004ae:	e709      	b.n	80002c4 <__udivmoddi4+0xa0>
 80004b0:	4607      	mov	r7, r0
 80004b2:	e6e7      	b.n	8000284 <__udivmoddi4+0x60>
 80004b4:	4618      	mov	r0, r3
 80004b6:	e6fb      	b.n	80002b0 <__udivmoddi4+0x8c>
 80004b8:	4541      	cmp	r1, r8
 80004ba:	d2ab      	bcs.n	8000414 <__udivmoddi4+0x1f0>
 80004bc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004c0:	eb69 020e 	sbc.w	r2, r9, lr
 80004c4:	3801      	subs	r0, #1
 80004c6:	4613      	mov	r3, r2
 80004c8:	e7a4      	b.n	8000414 <__udivmoddi4+0x1f0>
 80004ca:	4660      	mov	r0, ip
 80004cc:	e7e9      	b.n	80004a2 <__udivmoddi4+0x27e>
 80004ce:	4618      	mov	r0, r3
 80004d0:	e795      	b.n	80003fe <__udivmoddi4+0x1da>
 80004d2:	4667      	mov	r7, ip
 80004d4:	e7d1      	b.n	800047a <__udivmoddi4+0x256>
 80004d6:	4681      	mov	r9, r0
 80004d8:	e77c      	b.n	80003d4 <__udivmoddi4+0x1b0>
 80004da:	3802      	subs	r0, #2
 80004dc:	442c      	add	r4, r5
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0x14c>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	442b      	add	r3, r5
 80004e6:	e72f      	b.n	8000348 <__udivmoddi4+0x124>
 80004e8:	4638      	mov	r0, r7
 80004ea:	e708      	b.n	80002fe <__udivmoddi4+0xda>
 80004ec:	4637      	mov	r7, r6
 80004ee:	e6e9      	b.n	80002c4 <__udivmoddi4+0xa0>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <CpuIrqDisable>:
** \brief     Disable global interrupts.
** \return    none.
**
****************************************************************************************/
void CpuIrqDisable(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  __asm volatile ("cpsid i");
 80004f8:	b672      	cpsid	i
} /*** end of CpuIrqDisable ***/
 80004fa:	bf00      	nop
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr

08000504 <CpuIrqEnable>:
** \brief     Enable global interrupts.
** \return    none.
**
****************************************************************************************/
void CpuIrqEnable(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  __asm volatile ("cpsie i");
 8000508:	b662      	cpsie	i
} /*** end of CpuIrqEnable ***/
 800050a:	bf00      	nop
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <CpuInit>:
** \brief     Initializes the CPU module.
** \return    none.
**
****************************************************************************************/
void CpuInit(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* bootloader runs in polling mode so disable the global interrupts. this is done for
   * safety reasons. if the bootloader was started from a running user program, it could 
   * be that the user program did not properly disable the interrupt generation of 
   * peripherals. */
  CpuIrqDisable();
 8000518:	f7ff ffec 	bl	80004f4 <CpuIrqDisable>
} /*** end of CpuInit ***/
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}

08000520 <CpuStartUserProgram>:
**            does not return.
** \return    none.
**
****************************************************************************************/
void CpuStartUserProgram(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  void (*pProgResetHandler)(void);

  /* check if a user program is present by verifying the checksum */
  if (NvmVerifyChecksum() == BLT_FALSE)
 8000526:	f000 fb5f 	bl	8000be8 <NvmVerifyChecksum>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d102      	bne.n	8000536 <CpuStartUserProgram+0x16>
    /* bootloader will stay active so perform deferred initialization to make sure
     * the communication interface that were not yet initialized are now initialized.
     * this is needed to make sure firmware updates via these communication interfaces
     * will be possible.
     */
    ComDeferredInit();
 8000530:	f000 fe1f 	bl	8001172 <ComDeferredInit>
#endif
    /* not a valid user program so it cannot be started */
    return;
 8000534:	e022      	b.n	800057c <CpuStartUserProgram+0x5c>
  }
#if (BOOT_CPU_USER_PROGRAM_START_HOOK > 0)
  /* invoke callback */
  if (CpuUserProgramStartHook() == BLT_FALSE)
 8000536:	f001 f9f9 	bl	800192c <CpuUserProgramStartHook>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d102      	bne.n	8000546 <CpuStartUserProgram+0x26>
    /* bootloader will stay active so perform deferred initialization to make sure
     * the communication interface that were not yet initialized are now initialized.
     * this is needed to make sure firmware updates via these communication interfaces
     * will be possible.
     */
    ComDeferredInit();
 8000540:	f000 fe17 	bl	8001172 <ComDeferredInit>
  #endif
    /* callback requests the user program to not be started */
    return;
 8000544:	e01a      	b.n	800057c <CpuStartUserProgram+0x5c>
  }
#endif
#if (BOOT_COM_ENABLE > 0)
  /* release the communication interface */
  ComFree();
 8000546:	f000 fd8f 	bl	8001068 <ComFree>
#endif
  /* reset the timer */
  TimerReset();
 800054a:	f000 fcc5 	bl	8000ed8 <TimerReset>
  /* reset the HAL */
  HAL_DeInit();
 800054e:	f002 fea5 	bl	800329c <HAL_DeInit>
  /* remap user program's vector table */
  SCB->VTOR = CPU_USER_PROGRAM_VECTABLE_OFFSET & (blt_int32u)0x1FFFFF80;
 8000552:	f000 fb50 	bl	8000bf6 <NvmGetUserProgBaseAddress>
 8000556:	4603      	mov	r3, r0
 8000558:	4a0a      	ldr	r2, [pc, #40]	; (8000584 <CpuStartUserProgram+0x64>)
 800055a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800055e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000562:	6093      	str	r3, [r2, #8]
  /* set the address where the bootloader needs to jump to. this is the address of
   * the 2nd entry in the user program's vector table. this address points to the
   * user program's reset handler.
   */
  pProgResetHandler = (void(*)(void))(*((blt_addr *)CPU_USER_PROGRAM_STARTADDR_PTR));
 8000564:	f000 fb47 	bl	8000bf6 <NvmGetUserProgBaseAddress>
 8000568:	4603      	mov	r3, r0
 800056a:	3304      	adds	r3, #4
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	607b      	str	r3, [r7, #4]
  /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
   * explicitly disables these for security reasons. Enable them here again, so it does 
   * not have to be done by the user program.
   */
  CpuIrqEnable();
 8000570:	f7ff ffc8 	bl	8000504 <CpuIrqEnable>
  /* start the user program by activating its reset interrupt service routine */
  pProgResetHandler();
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4798      	blx	r3
  /* theoretically, the code never gets here because the user program should now be
   * running and the previous function call should not return. In case it did return
   * for whatever reason, make sure all communication interfaces are initialized so that
   * firmware updates can be started.
   */
  ComDeferredInit();
 8000578:	f000 fdfb 	bl	8001172 <ComDeferredInit>
#endif
} /*** end of CpuStartUserProgram ***/
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <CpuMemCopy>:
** \param     len  length of the data in bytes.
** \return    none.
**
****************************************************************************************/
void CpuMemCopy(blt_addr dest, blt_addr src, blt_int16u len)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	4613      	mov	r3, r2
 8000594:	80fb      	strh	r3, [r7, #6]
  blt_int8u *from, *to;

  /* set casted pointers */
  from = (blt_int8u *)src;
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	617b      	str	r3, [r7, #20]
  to = (blt_int8u *)dest;
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	613b      	str	r3, [r7, #16]

  /* copy all bytes from source address to destination address */
  while (len-- > 0)
 800059e:	e009      	b.n	80005b4 <CpuMemCopy+0x2c>
  {
    /* store byte value from source to destination */
    *to++ = *from++;
 80005a0:	697a      	ldr	r2, [r7, #20]
 80005a2:	1c53      	adds	r3, r2, #1
 80005a4:	617b      	str	r3, [r7, #20]
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	1c59      	adds	r1, r3, #1
 80005aa:	6139      	str	r1, [r7, #16]
 80005ac:	7812      	ldrb	r2, [r2, #0]
 80005ae:	701a      	strb	r2, [r3, #0]
    /* keep the watchdog happy */
    CopService();
 80005b0:	f000 fdeb 	bl	800118a <CopService>
  while (len-- > 0)
 80005b4:	88fb      	ldrh	r3, [r7, #6]
 80005b6:	1e5a      	subs	r2, r3, #1
 80005b8:	80fa      	strh	r2, [r7, #6]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1f0      	bne.n	80005a0 <CpuMemCopy+0x18>
  }
} /*** end of CpuMemCopy ***/
 80005be:	bf00      	nop
 80005c0:	3718      	adds	r7, #24
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <FlashInit>:
** \brief     Initializes the flash driver.
** \return    none.
**
****************************************************************************************/
void FlashInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* init the flash block info structs by setting the address to an invalid address */
  blockInfo.base_addr = FLASH_INVALID_ADDRESS;
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <FlashInit+0x20>)
 80005ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005d2:	601a      	str	r2, [r3, #0]
  bootBlockInfo.base_addr = FLASH_INVALID_ADDRESS;
 80005d4:	4b05      	ldr	r3, [pc, #20]	; (80005ec <FlashInit+0x24>)
 80005d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005da:	601a      	str	r2, [r3, #0]
} /*** end of FlashInit ***/
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000080 	.word	0x20000080
 80005ec:	20000284 	.word	0x20000284

080005f0 <FlashWrite>:
** \param     data Pointer to the data buffer.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashWrite(blt_addr addr, blt_int32u len, blt_int8u *data)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b086      	sub	sp, #24
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
  blt_addr base_addr;

  /* validate the len parameter */
  if ((len - 1) > (FLASH_END_ADDRESS - addr))
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	491d      	ldr	r1, [pc, #116]	; (8000678 <FlashWrite+0x88>)
 8000602:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000606:	4419      	add	r1, r3
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	425b      	negs	r3, r3
 800060c:	440b      	add	r3, r1
 800060e:	3b01      	subs	r3, #1
 8000610:	429a      	cmp	r2, r3
 8000612:	d901      	bls.n	8000618 <FlashWrite+0x28>
  {
    return BLT_FALSE;
 8000614:	2300      	movs	r3, #0
 8000616:	e02a      	b.n	800066e <FlashWrite+0x7e>
  }
  
  /* make sure the addresses are within the flash device */
  if ((FlashGetSector(addr) == FLASH_INVALID_SECTOR) || \
 8000618:	68f8      	ldr	r0, [r7, #12]
 800061a:	f000 fa7d 	bl	8000b18 <FlashGetSector>
 800061e:	4603      	mov	r3, r0
 8000620:	2bff      	cmp	r3, #255	; 0xff
 8000622:	d009      	beq.n	8000638 <FlashWrite+0x48>
      (FlashGetSector(addr+len-1) == FLASH_INVALID_SECTOR))
 8000624:	68fa      	ldr	r2, [r7, #12]
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	4413      	add	r3, r2
 800062a:	3b01      	subs	r3, #1
 800062c:	4618      	mov	r0, r3
 800062e:	f000 fa73 	bl	8000b18 <FlashGetSector>
 8000632:	4603      	mov	r3, r0
  if ((FlashGetSector(addr) == FLASH_INVALID_SECTOR) || \
 8000634:	2bff      	cmp	r3, #255	; 0xff
 8000636:	d101      	bne.n	800063c <FlashWrite+0x4c>
  {
    return BLT_FALSE;
 8000638:	2300      	movs	r3, #0
 800063a:	e018      	b.n	800066e <FlashWrite+0x7e>
  }

  /* if this is the bootblock, then let the boot block manager handle it */
  base_addr = (addr/FLASH_WRITE_BLOCK_SIZE)*FLASH_WRITE_BLOCK_SIZE;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000642:	f023 0301 	bic.w	r3, r3, #1
 8000646:	617b      	str	r3, [r7, #20]
  if (base_addr == flashLayout[0].sector_start)
 8000648:	4a0c      	ldr	r2, [pc, #48]	; (800067c <FlashWrite+0x8c>)
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	4293      	cmp	r3, r2
 800064e:	d107      	bne.n	8000660 <FlashWrite+0x70>
  {
    /* let the boot block manager handle it */
    return FlashAddToBlock(&bootBlockInfo, addr, data, len);
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	68f9      	ldr	r1, [r7, #12]
 8000656:	480a      	ldr	r0, [pc, #40]	; (8000680 <FlashWrite+0x90>)
 8000658:	f000 f968 	bl	800092c <FlashAddToBlock>
 800065c:	4603      	mov	r3, r0
 800065e:	e006      	b.n	800066e <FlashWrite+0x7e>
  }
  /* let the block manager handle it */
  return FlashAddToBlock(&blockInfo, addr, data, len);
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	68f9      	ldr	r1, [r7, #12]
 8000666:	4807      	ldr	r0, [pc, #28]	; (8000684 <FlashWrite+0x94>)
 8000668:	f000 f960 	bl	800092c <FlashAddToBlock>
 800066c:	4603      	mov	r3, r0
} /*** end of FlashWrite ***/
 800066e:	4618      	mov	r0, r3
 8000670:	3718      	adds	r7, #24
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	081e0000 	.word	0x081e0000
 800067c:	08010000 	.word	0x08010000
 8000680:	20000284 	.word	0x20000284
 8000684:	20000080 	.word	0x20000080

08000688 <FlashErase>:
** \param     len  Length in bytes.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashErase(blt_addr addr, blt_int32u len)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	6039      	str	r1, [r7, #0]
  blt_int8u first_sector;
  blt_int8u last_sector;

  /* validate the len parameter */
  if ((len - 1) > (FLASH_END_ADDRESS - addr))
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	1e5a      	subs	r2, r3, #1
 8000696:	4916      	ldr	r1, [pc, #88]	; (80006f0 <FlashErase+0x68>)
 8000698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800069c:	4419      	add	r1, r3
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	425b      	negs	r3, r3
 80006a2:	440b      	add	r3, r1
 80006a4:	3b01      	subs	r3, #1
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d901      	bls.n	80006ae <FlashErase+0x26>
  {
    return BLT_FALSE;
 80006aa:	2300      	movs	r3, #0
 80006ac:	e01c      	b.n	80006e8 <FlashErase+0x60>
  }
  
  /* obtain the first and last sector number */
  first_sector = FlashGetSector(addr);
 80006ae:	6878      	ldr	r0, [r7, #4]
 80006b0:	f000 fa32 	bl	8000b18 <FlashGetSector>
 80006b4:	4603      	mov	r3, r0
 80006b6:	73fb      	strb	r3, [r7, #15]
  last_sector  = FlashGetSector(addr+len-1);
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	4413      	add	r3, r2
 80006be:	3b01      	subs	r3, #1
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fa29 	bl	8000b18 <FlashGetSector>
 80006c6:	4603      	mov	r3, r0
 80006c8:	73bb      	strb	r3, [r7, #14]
  /* check them */
  if ((first_sector == FLASH_INVALID_SECTOR) || (last_sector == FLASH_INVALID_SECTOR))
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	2bff      	cmp	r3, #255	; 0xff
 80006ce:	d002      	beq.n	80006d6 <FlashErase+0x4e>
 80006d0:	7bbb      	ldrb	r3, [r7, #14]
 80006d2:	2bff      	cmp	r3, #255	; 0xff
 80006d4:	d101      	bne.n	80006da <FlashErase+0x52>
  {
    return BLT_FALSE;
 80006d6:	2300      	movs	r3, #0
 80006d8:	e006      	b.n	80006e8 <FlashErase+0x60>
  }
  /* erase the sectors */
  return FlashEraseSectors(first_sector, last_sector);
 80006da:	7bba      	ldrb	r2, [r7, #14]
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	4611      	mov	r1, r2
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f9c3 	bl	8000a6c <FlashEraseSectors>
 80006e6:	4603      	mov	r3, r0
} /*** end of FlashErase ***/
 80006e8:	4618      	mov	r0, r3
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	081e0000 	.word	0x081e0000

080006f4 <FlashWriteChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashWriteChecksum(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  blt_int32u signature_checksum = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]

  /* first check that the bootblock contains valid data. if not, this means the
   * bootblock is not part of the reprogramming this time and therefore no
   * new checksum needs to be written
   */
  if (bootBlockInfo.base_addr == FLASH_INVALID_ADDRESS)
 80006fe:	4b1e      	ldr	r3, [pc, #120]	; (8000778 <FlashWriteChecksum+0x84>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000706:	d101      	bne.n	800070c <FlashWriteChecksum+0x18>
  {
    return BLT_TRUE;
 8000708:	2301      	movs	r3, #1
 800070a:	e031      	b.n	8000770 <FlashWriteChecksum+0x7c>
#endif

  /* compute the checksum. note that the user program's vectors are not yet written
   * to flash but are present in the bootblock data structure at this point.
   */
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x00]));
 800070c:	4b1b      	ldr	r3, [pc, #108]	; (800077c <FlashWriteChecksum+0x88>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4413      	add	r3, r2
 8000714:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x04]));
 8000716:	4b1a      	ldr	r3, [pc, #104]	; (8000780 <FlashWriteChecksum+0x8c>)
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4413      	add	r3, r2
 800071e:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x08]));
 8000720:	4b18      	ldr	r3, [pc, #96]	; (8000784 <FlashWriteChecksum+0x90>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4413      	add	r3, r2
 8000728:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x0C]));
 800072a:	4b17      	ldr	r3, [pc, #92]	; (8000788 <FlashWriteChecksum+0x94>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4413      	add	r3, r2
 8000732:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x10]));
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <FlashWriteChecksum+0x98>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4413      	add	r3, r2
 800073c:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x14]));
 800073e:	4b14      	ldr	r3, [pc, #80]	; (8000790 <FlashWriteChecksum+0x9c>)
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4413      	add	r3, r2
 8000746:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x18]));
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <FlashWriteChecksum+0xa0>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4413      	add	r3, r2
 8000750:	607b      	str	r3, [r7, #4]
  signature_checksum  = ~signature_checksum; /* one's complement */
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	43db      	mvns	r3, r3
 8000756:	607b      	str	r3, [r7, #4]
  signature_checksum += 1; /* two's complement */
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	3301      	adds	r3, #1
 800075c:	607b      	str	r3, [r7, #4]

  /* write the checksum */
  return FlashWrite(flashLayout[0].sector_start+BOOT_FLASH_VECTOR_TABLE_CS_OFFSET,
 800075e:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <FlashWriteChecksum+0xa4>)
 8000760:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000764:	1d3a      	adds	r2, r7, #4
 8000766:	2104      	movs	r1, #4
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ff41 	bl	80005f0 <FlashWrite>
 800076e:	4603      	mov	r3, r0
                    sizeof(blt_addr), (blt_int8u *)&signature_checksum);
} /*** end of FlashWriteChecksum ***/
 8000770:	4618      	mov	r0, r3
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000284 	.word	0x20000284
 800077c:	20000288 	.word	0x20000288
 8000780:	2000028c 	.word	0x2000028c
 8000784:	20000290 	.word	0x20000290
 8000788:	20000294 	.word	0x20000294
 800078c:	20000298 	.word	0x20000298
 8000790:	2000029c 	.word	0x2000029c
 8000794:	200002a0 	.word	0x200002a0
 8000798:	08010000 	.word	0x08010000

0800079c <FlashVerifyChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashVerifyChecksum(void)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
  blt_int32u signature_checksum = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	607b      	str	r3, [r7, #4]

  /* verify the checksum based on how it was written by CpuWriteChecksum() */
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start));
 80007a6:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	4413      	add	r3, r2
 80007ae:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x04));
 80007b0:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007b2:	3304      	adds	r3, #4
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	4413      	add	r3, r2
 80007ba:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x08));
 80007bc:	4b18      	ldr	r3, [pc, #96]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007be:	3308      	adds	r3, #8
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x0C));
 80007c8:	4b15      	ldr	r3, [pc, #84]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007ca:	330c      	adds	r3, #12
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	4413      	add	r3, r2
 80007d2:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x10));
 80007d4:	4b12      	ldr	r3, [pc, #72]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007d6:	3310      	adds	r3, #16
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	4413      	add	r3, r2
 80007de:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x14));
 80007e0:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007e2:	3314      	adds	r3, #20
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x18));
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007ee:	3318      	adds	r3, #24
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	4413      	add	r3, r2
 80007f6:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+BOOT_FLASH_VECTOR_TABLE_CS_OFFSET));
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <FlashVerifyChecksum+0x84>)
 80007fa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	4413      	add	r3, r2
 8000804:	607b      	str	r3, [r7, #4]
  /* sum should add up to an unsigned 32-bit value of 0 */
  if (signature_checksum == 0)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d101      	bne.n	8000810 <FlashVerifyChecksum+0x74>
  {
    /* checksum okay */
    return BLT_TRUE;
 800080c:	2301      	movs	r3, #1
 800080e:	e000      	b.n	8000812 <FlashVerifyChecksum+0x76>
  }
  /* checksum incorrect */
  return BLT_FALSE;
 8000810:	2300      	movs	r3, #0
} /*** end of FlashVerifyChecksum ***/
 8000812:	4618      	mov	r0, r3
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	08010000 	.word	0x08010000

08000824 <FlashDone>:
**            the currently active block that needs to be flashed.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashDone(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* check if there is still data waiting to be programmed in the boot block */
  if (bootBlockInfo.base_addr != FLASH_INVALID_ADDRESS)
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <FlashDone+0x40>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000830:	d007      	beq.n	8000842 <FlashDone+0x1e>
  {
    if (FlashWriteBlock(&bootBlockInfo) == BLT_FALSE)
 8000832:	480c      	ldr	r0, [pc, #48]	; (8000864 <FlashDone+0x40>)
 8000834:	f000 f8dc 	bl	80009f0 <FlashWriteBlock>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d101      	bne.n	8000842 <FlashDone+0x1e>
    {
      return BLT_FALSE;
 800083e:	2300      	movs	r3, #0
 8000840:	e00d      	b.n	800085e <FlashDone+0x3a>
    }
  }

  /* check if there is still data waiting to be programmed */
  if (blockInfo.base_addr != FLASH_INVALID_ADDRESS)
 8000842:	4b09      	ldr	r3, [pc, #36]	; (8000868 <FlashDone+0x44>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800084a:	d007      	beq.n	800085c <FlashDone+0x38>
  {
    if (FlashWriteBlock(&blockInfo) == BLT_FALSE)
 800084c:	4806      	ldr	r0, [pc, #24]	; (8000868 <FlashDone+0x44>)
 800084e:	f000 f8cf 	bl	80009f0 <FlashWriteBlock>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d101      	bne.n	800085c <FlashDone+0x38>
    {
      return BLT_FALSE;
 8000858:	2300      	movs	r3, #0
 800085a:	e000      	b.n	800085e <FlashDone+0x3a>
    }
  }
  /* still here so all is okay */
  return BLT_TRUE;
 800085c:	2301      	movs	r3, #1
} /*** end of FlashDone ***/
 800085e:	4618      	mov	r0, r3
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000284 	.word	0x20000284
 8000868:	20000080 	.word	0x20000080

0800086c <FlashGetUserProgBaseAddress>:
**            This is basically the first address in the flashLayout table.
** \return    Base address.
**
****************************************************************************************/
blt_addr FlashGetUserProgBaseAddress(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return flashLayout[0].sector_start;
 8000870:	4b02      	ldr	r3, [pc, #8]	; (800087c <FlashGetUserProgBaseAddress+0x10>)
} /*** end of FlashGetUserProgBaseAddress ***/
 8000872:	4618      	mov	r0, r3
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	08010000 	.word	0x08010000

08000880 <FlashInitBlock>:
** \param     address Base address of the block data.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashInitBlock(tFlashBlockInfo *block, blt_addr address)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	6039      	str	r1, [r7, #0]
  /* check address alignment */
  if ((address % FLASH_WRITE_BLOCK_SIZE) != 0)
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <FlashInitBlock+0x18>
  {
    return BLT_FALSE;
 8000894:	2300      	movs	r3, #0
 8000896:	e012      	b.n	80008be <FlashInitBlock+0x3e>
  }
  /* make sure that we are initializing a new block and not the same one */
  if (block->base_addr == address)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	683a      	ldr	r2, [r7, #0]
 800089e:	429a      	cmp	r2, r3
 80008a0:	d101      	bne.n	80008a6 <FlashInitBlock+0x26>
  {
    /* block already initialized, so nothing to do */
    return BLT_TRUE;
 80008a2:	2301      	movs	r3, #1
 80008a4:	e00b      	b.n	80008be <FlashInitBlock+0x3e>
  }
  /* set the base address and copies the current data from flash */
  block->base_addr = address;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	683a      	ldr	r2, [r7, #0]
 80008aa:	601a      	str	r2, [r3, #0]
  CpuMemCopy((blt_addr)block->data, address, FLASH_WRITE_BLOCK_SIZE);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3304      	adds	r3, #4
 80008b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b4:	6839      	ldr	r1, [r7, #0]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff fe66 	bl	8000588 <CpuMemCopy>
  return BLT_TRUE;
 80008bc:	2301      	movs	r3, #1
} /*** end of FlashInitBlock ***/
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <FlashSwitchBlock>:
** \return    The pointer of the block info struct that is no being used, or a NULL
**            pointer in case of error.
**
****************************************************************************************/
static tFlashBlockInfo *FlashSwitchBlock(tFlashBlockInfo *block, blt_addr base_addr)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	6039      	str	r1, [r7, #0]
  /* check if a switch needs to be made away from the boot block. in this case the boot
   * block shouldn't be written yet, because this is done at the end of the programming
   * session by FlashDone(), this is right after the checksum was written.
   */
  if (block == &bootBlockInfo)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4a12      	ldr	r2, [pc, #72]	; (8000920 <FlashSwitchBlock+0x58>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d102      	bne.n	80008e0 <FlashSwitchBlock+0x18>
  {
    /* switch from the boot block to the generic block info structure */
    block = &blockInfo;
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <FlashSwitchBlock+0x5c>)
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	e010      	b.n	8000902 <FlashSwitchBlock+0x3a>
  }
  /* check if a switch back into the bootblock is needed. in this case the generic block
   * doesn't need to be written here yet.
   */
  else if (base_addr == flashLayout[0].sector_start)
 80008e0:	4a11      	ldr	r2, [pc, #68]	; (8000928 <FlashSwitchBlock+0x60>)
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d104      	bne.n	80008f2 <FlashSwitchBlock+0x2a>
  {
    /* switch from the generic block to the boot block info structure */
    block = &bootBlockInfo;
 80008e8:	4b0d      	ldr	r3, [pc, #52]	; (8000920 <FlashSwitchBlock+0x58>)
 80008ea:	607b      	str	r3, [r7, #4]
    base_addr = flashLayout[0].sector_start;
 80008ec:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <FlashSwitchBlock+0x60>)
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	e007      	b.n	8000902 <FlashSwitchBlock+0x3a>
  }
  else
  {
    /* need to switch to a new block, so program the current one and init the next */
    if (FlashWriteBlock(block) == BLT_FALSE)
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f000 f87c 	bl	80009f0 <FlashWriteBlock>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d101      	bne.n	8000902 <FlashSwitchBlock+0x3a>
    {
      return BLT_NULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	e009      	b.n	8000916 <FlashSwitchBlock+0x4e>
    }
  }

  /* initialize tne new block when necessary */
  if (FlashInitBlock(block, base_addr) == BLT_FALSE)
 8000902:	6839      	ldr	r1, [r7, #0]
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ffbb 	bl	8000880 <FlashInitBlock>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <FlashSwitchBlock+0x4c>
  {
    return BLT_NULL;
 8000910:	2300      	movs	r3, #0
 8000912:	e000      	b.n	8000916 <FlashSwitchBlock+0x4e>
  }

  /* still here to all is okay  */
  return block;
 8000914:	687b      	ldr	r3, [r7, #4]
} /*** end of FlashSwitchBlock ***/
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000284 	.word	0x20000284
 8000924:	20000080 	.word	0x20000080
 8000928:	08010000 	.word	0x08010000

0800092c <FlashAddToBlock>:
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashAddToBlock(tFlashBlockInfo *block, blt_addr address,
                                blt_int8u *data, blt_int32u len)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b088      	sub	sp, #32
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	603b      	str	r3, [r7, #0]
  blt_addr   current_base_addr;
  blt_int8u  *dst;
  blt_int8u  *src;

  /* determine the current base address */
  current_base_addr = (address/FLASH_WRITE_BLOCK_SIZE)*FLASH_WRITE_BLOCK_SIZE;
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000940:	f023 0301 	bic.w	r3, r3, #1
 8000944:	617b      	str	r3, [r7, #20]

  /* make sure the blockInfo is not uninitialized */
  if (block->base_addr == FLASH_INVALID_ADDRESS)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800094e:	d108      	bne.n	8000962 <FlashAddToBlock+0x36>
  {
    /* initialize the blockInfo struct for the current block */
    if (FlashInitBlock(block, current_base_addr) == BLT_FALSE)
 8000950:	6979      	ldr	r1, [r7, #20]
 8000952:	68f8      	ldr	r0, [r7, #12]
 8000954:	f7ff ff94 	bl	8000880 <FlashInitBlock>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <FlashAddToBlock+0x36>
    {
      return BLT_FALSE;
 800095e:	2300      	movs	r3, #0
 8000960:	e042      	b.n	80009e8 <FlashAddToBlock+0xbc>
    }
  }

  /* check if the new data fits in the current block */
  if (block->base_addr != current_base_addr)
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	697a      	ldr	r2, [r7, #20]
 8000968:	429a      	cmp	r2, r3
 800096a:	d009      	beq.n	8000980 <FlashAddToBlock+0x54>
  {
    /* need to switch to a new block, so program the current one and init the next */
    block = FlashSwitchBlock(block, current_base_addr);
 800096c:	6979      	ldr	r1, [r7, #20]
 800096e:	68f8      	ldr	r0, [r7, #12]
 8000970:	f7ff ffaa 	bl	80008c8 <FlashSwitchBlock>
 8000974:	60f8      	str	r0, [r7, #12]
    if (block == BLT_NULL)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d101      	bne.n	8000980 <FlashAddToBlock+0x54>
    {
      return BLT_FALSE;
 800097c:	2300      	movs	r3, #0
 800097e:	e033      	b.n	80009e8 <FlashAddToBlock+0xbc>
    }
  }

  /* add the data to the current block, but check for block overflow */
  dst = &(block->data[address - block->base_addr]);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	68ba      	ldr	r2, [r7, #8]
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	3304      	adds	r3, #4
 800098e:	61fb      	str	r3, [r7, #28]
  src = data;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	61bb      	str	r3, [r7, #24]
  do
  {
    /* keep the watchdog happy */
    CopService();
 8000994:	f000 fbf9 	bl	800118a <CopService>
    /* buffer overflow? */
    if ((blt_addr)(dst-&(block->data[0])) >= FLASH_WRITE_BLOCK_SIZE)
 8000998:	69fb      	ldr	r3, [r7, #28]
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	3204      	adds	r2, #4
 800099e:	1a9b      	subs	r3, r3, r2
 80009a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009a4:	d30f      	bcc.n	80009c6 <FlashAddToBlock+0x9a>
    {
      /* need to switch to a new block, so program the current one and init the next */
      block = FlashSwitchBlock(block, current_base_addr+FLASH_WRITE_BLOCK_SIZE);
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80009ac:	4619      	mov	r1, r3
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f7ff ff8a 	bl	80008c8 <FlashSwitchBlock>
 80009b4:	60f8      	str	r0, [r7, #12]
      if (block == BLT_NULL)
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d101      	bne.n	80009c0 <FlashAddToBlock+0x94>
      {
        return BLT_FALSE;
 80009bc:	2300      	movs	r3, #0
 80009be:	e013      	b.n	80009e8 <FlashAddToBlock+0xbc>
      }
      /* reset destination pointer */
      dst = &(block->data[0]);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	3304      	adds	r3, #4
 80009c4:	61fb      	str	r3, [r7, #28]
    }
    /* write the data to the buffer */
    *dst = *src;
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	781a      	ldrb	r2, [r3, #0]
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	701a      	strb	r2, [r3, #0]
    /* update pointers */
    dst++;
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3301      	adds	r3, #1
 80009d2:	61fb      	str	r3, [r7, #28]
    src++;
 80009d4:	69bb      	ldr	r3, [r7, #24]
 80009d6:	3301      	adds	r3, #1
 80009d8:	61bb      	str	r3, [r7, #24]
    /* decrement byte counter */
    len--;
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	3b01      	subs	r3, #1
 80009de:	603b      	str	r3, [r7, #0]
  }
  while (len > 0);
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d1d6      	bne.n	8000994 <FlashAddToBlock+0x68>
  /* still here so all is good */
  return BLT_TRUE;
 80009e6:	2301      	movs	r3, #1
} /*** end of FlashAddToBlock ***/
 80009e8:	4618      	mov	r0, r3
 80009ea:	3720      	adds	r7, #32
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <FlashWriteBlock>:
** \param     block   Pointer to flash block info structure to operate on.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashWriteBlock(tFlashBlockInfo *block)
{
 80009f0:	b590      	push	{r4, r7, lr}
 80009f2:	b087      	sub	sp, #28
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  blt_addr   prog_addr;
  blt_int32u prog_data;
  blt_int32u word_cnt;
  blt_bool   result = BLT_TRUE;
 80009f8:	2301      	movs	r3, #1
 80009fa:	74fb      	strb	r3, [r7, #19]
    }
  }
#endif

  /* unlock the flash peripheral to enable the flash control register access. */
  HAL_FLASH_Unlock();
 80009fc:	f003 ffde 	bl	80049bc <HAL_FLASH_Unlock>

  /* program all words in the block one by one */
  for (word_cnt=0; word_cnt<(FLASH_WRITE_BLOCK_SIZE/sizeof(blt_int32u)); word_cnt++)
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	e028      	b.n	8000a58 <FlashWriteBlock+0x68>
  {
    prog_addr = block->base_addr + (word_cnt * sizeof(blt_int32u));
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	4413      	add	r3, r2
 8000a10:	60fb      	str	r3, [r7, #12]
    prog_data = *(volatile blt_int32u *)(&block->data[word_cnt * sizeof(blt_int32u)]);
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	3304      	adds	r3, #4
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	60bb      	str	r3, [r7, #8]
    /* keep the watchdog happy */
    CopService();
 8000a20:	f000 fbb3 	bl	800118a <CopService>
    /* program the word */
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, prog_addr, prog_data) != HAL_OK)
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	f04f 0400 	mov.w	r4, #0
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	4623      	mov	r3, r4
 8000a2e:	68f9      	ldr	r1, [r7, #12]
 8000a30:	2002      	movs	r0, #2
 8000a32:	f003 ff6f 	bl	8004914 <HAL_FLASH_Program>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d002      	beq.n	8000a42 <FlashWriteBlock+0x52>
    {
      result = BLT_FALSE;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	74fb      	strb	r3, [r7, #19]
      break;
 8000a40:	e00d      	b.n	8000a5e <FlashWriteBlock+0x6e>
    }
    /* verify that the written data is actually there */
    if (*(volatile blt_int32u *)prog_addr != prog_data)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	68ba      	ldr	r2, [r7, #8]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d002      	beq.n	8000a52 <FlashWriteBlock+0x62>
    {
      result = BLT_FALSE;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	74fb      	strb	r3, [r7, #19]
      break;
 8000a50:	e005      	b.n	8000a5e <FlashWriteBlock+0x6e>
  for (word_cnt=0; word_cnt<(FLASH_WRITE_BLOCK_SIZE/sizeof(blt_int32u)); word_cnt++)
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	3301      	adds	r3, #1
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	2b7f      	cmp	r3, #127	; 0x7f
 8000a5c:	d9d3      	bls.n	8000a06 <FlashWriteBlock+0x16>
    }
  }

  /* lock the flash peripheral to disable the flash control register access. */
  HAL_FLASH_Lock();
 8000a5e:	f003 ffcf 	bl	8004a00 <HAL_FLASH_Lock>

  /* Give the result back to the caller. */
  return result;
 8000a62:	7cfb      	ldrb	r3, [r7, #19]
} /*** end of FlashWriteBlock ***/
 8000a64:	4618      	mov	r0, r3
 8000a66:	371c      	adds	r7, #28
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd90      	pop	{r4, r7, pc}

08000a6c <FlashEraseSectors>:
** \param     last_sector  Last flash sector number.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashEraseSectors(blt_int8u first_sector, blt_int8u last_sector)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	; 0x28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	460a      	mov	r2, r1
 8000a76:	71fb      	strb	r3, [r7, #7]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	71bb      	strb	r3, [r7, #6]
  blt_bool result = BLT_TRUE;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  blt_int8u sectorIdx;
  FLASH_EraseInitTypeDef eraseInitStruct;
  blt_int32u eraseSectorError = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	60fb      	str	r3, [r7, #12]

  /* validate the sector numbers */
  if (first_sector > last_sector)
 8000a86:	79fa      	ldrb	r2, [r7, #7]
 8000a88:	79bb      	ldrb	r3, [r7, #6]
 8000a8a:	429a      	cmp	r2, r3
 8000a8c:	d902      	bls.n	8000a94 <FlashEraseSectors+0x28>
  {
    result = BLT_FALSE;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if ((first_sector < flashLayout[0].sector_num) || \
 8000a94:	2204      	movs	r2, #4
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d303      	bcc.n	8000aa4 <FlashEraseSectors+0x38>
      (last_sector > flashLayout[FLASH_TOTAL_SECTORS-1].sector_num))
 8000a9c:	2217      	movs	r2, #23
  if ((first_sector < flashLayout[0].sector_num) || \
 8000a9e:	79bb      	ldrb	r3, [r7, #6]
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d902      	bls.n	8000aaa <FlashEraseSectors+0x3e>
  {
    result = BLT_FALSE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* only move forward with the erase operation if all is okay so far */
  if (result == BLT_TRUE)
 8000aaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d12b      	bne.n	8000b0a <FlashEraseSectors+0x9e>
  {
    /* intialize the sector erase info structure */
    eraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
    eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	623b      	str	r3, [r7, #32]
    eraseInitStruct.NbSectors = 1;
 8000aba:	2301      	movs	r3, #1
 8000abc:	61fb      	str	r3, [r7, #28]

    /* unlock the flash array */
    HAL_FLASH_Unlock();
 8000abe:	f003 ff7d 	bl	80049bc <HAL_FLASH_Unlock>

    /* erase all sectors one by one */
    for (sectorIdx=first_sector; sectorIdx<= last_sector; sectorIdx++)
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ac8:	e018      	b.n	8000afc <FlashEraseSectors+0x90>
    {
      /* keep the watchdog happy */
      CopService();
 8000aca:	f000 fb5e 	bl	800118a <CopService>
      /* set the sector to erase */
      eraseInitStruct.Sector = sectorIdx;
 8000ace:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ad2:	61bb      	str	r3, [r7, #24]
      /* submit the sector erase request */
      if(HAL_FLASHEx_Erase(&eraseInitStruct, (uint32_t *)&eraseSectorError) != HAL_OK)
 8000ad4:	f107 020c 	add.w	r2, r7, #12
 8000ad8:	f107 0310 	add.w	r3, r7, #16
 8000adc:	4611      	mov	r1, r2
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f004 f8dc 	bl	8004c9c <HAL_FLASHEx_Erase>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d003      	beq.n	8000af2 <FlashEraseSectors+0x86>
      {
        /* could not perform erase operation */
        result = BLT_FALSE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        /* error detected so don't bother continuing with the loop */
        break;
 8000af0:	e009      	b.n	8000b06 <FlashEraseSectors+0x9a>
    for (sectorIdx=first_sector; sectorIdx<= last_sector; sectorIdx++)
 8000af2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000af6:	3301      	adds	r3, #1
 8000af8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000afc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000b00:	79bb      	ldrb	r3, [r7, #6]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d9e1      	bls.n	8000aca <FlashEraseSectors+0x5e>
      }
    }

    /* lock the flash array again */
    HAL_FLASH_Lock();
 8000b06:	f003 ff7b 	bl	8004a00 <HAL_FLASH_Lock>
  }

  /* give the result back to the caller */
  return result;
 8000b0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
} /*** end of FlashEraseSectors ***/
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3728      	adds	r7, #40	; 0x28
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <FlashGetSector>:
** \param     address Address in the flash sector.
** \return    Flash sector number or FLASH_INVALID_SECTOR.
**
****************************************************************************************/
static blt_int8u FlashGetSector(blt_addr address)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  blt_int8u result = FLASH_INVALID_SECTOR;
 8000b20:	23ff      	movs	r3, #255	; 0xff
 8000b22:	73fb      	strb	r3, [r7, #15]
  blt_int8u sectorIdx;

  /* search through the sectors to find the right one */
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	73bb      	strb	r3, [r7, #14]
 8000b28:	e02f      	b.n	8000b8a <FlashGetSector+0x72>
  {
    /* keep the watchdog happy */
    CopService();
 8000b2a:	f000 fb2e 	bl	800118a <CopService>
    /* is the address in this sector? */
    if ((address >= flashLayout[sectorIdx].sector_start) && \
 8000b2e:	7bba      	ldrb	r2, [r7, #14]
 8000b30:	491a      	ldr	r1, [pc, #104]	; (8000b9c <FlashGetSector+0x84>)
 8000b32:	4613      	mov	r3, r2
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	4413      	add	r3, r2
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d31f      	bcc.n	8000b84 <FlashGetSector+0x6c>
        (address < (flashLayout[sectorIdx].sector_start + \
 8000b44:	7bba      	ldrb	r2, [r7, #14]
 8000b46:	4915      	ldr	r1, [pc, #84]	; (8000b9c <FlashGetSector+0x84>)
 8000b48:	4613      	mov	r3, r2
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	4413      	add	r3, r2
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	440b      	add	r3, r1
 8000b52:	6819      	ldr	r1, [r3, #0]
                    flashLayout[sectorIdx].sector_size)))
 8000b54:	7bba      	ldrb	r2, [r7, #14]
 8000b56:	4811      	ldr	r0, [pc, #68]	; (8000b9c <FlashGetSector+0x84>)
 8000b58:	4613      	mov	r3, r2
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	4413      	add	r3, r2
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	4403      	add	r3, r0
 8000b62:	3304      	adds	r3, #4
 8000b64:	681b      	ldr	r3, [r3, #0]
        (address < (flashLayout[sectorIdx].sector_start + \
 8000b66:	440b      	add	r3, r1
    if ((address >= flashLayout[sectorIdx].sector_start) && \
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d20a      	bcs.n	8000b84 <FlashGetSector+0x6c>
    {
      /* found the sector we are looking for so store it */
      result = flashLayout[sectorIdx].sector_num;
 8000b6e:	7bba      	ldrb	r2, [r7, #14]
 8000b70:	490a      	ldr	r1, [pc, #40]	; (8000b9c <FlashGetSector+0x84>)
 8000b72:	4613      	mov	r3, r2
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	4413      	add	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	440b      	add	r3, r1
 8000b7c:	3308      	adds	r3, #8
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	73fb      	strb	r3, [r7, #15]
      /* all done so no need to continue looping */
      break;
 8000b82:	e005      	b.n	8000b90 <FlashGetSector+0x78>
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000b84:	7bbb      	ldrb	r3, [r7, #14]
 8000b86:	3301      	adds	r3, #1
 8000b88:	73bb      	strb	r3, [r7, #14]
 8000b8a:	7bbb      	ldrb	r3, [r7, #14]
 8000b8c:	2b13      	cmp	r3, #19
 8000b8e:	d9cc      	bls.n	8000b2a <FlashGetSector+0x12>
    }
  }
  /* give the result back to the caller */
  return result;
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of FlashGetSector ***/
 8000b92:	4618      	mov	r0, r3
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	080071c4 	.word	0x080071c4

08000ba0 <NvmInit>:
** \brief     Initializes the NVM driver.
** \return    none.
**
****************************************************************************************/
void NvmInit(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
   */
  NvmInitHook();
#endif

  /* init the internal driver */
  FlashInit();
 8000ba4:	f7ff fd10 	bl	80005c8 <FlashInit>
} /*** end of NvmInit ***/
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}

08000bac <NvmWrite>:
** \param     data Pointer to the data buffer.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmWrite(blt_addr addr, blt_int32u len, blt_int8u *data)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
    return BLT_FALSE;
  }
#endif

  /* still here so the internal driver should try and perform the program operation */
  return FlashWrite(addr, len, data);
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	68b9      	ldr	r1, [r7, #8]
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	f7ff fd17 	bl	80005f0 <FlashWrite>
 8000bc2:	4603      	mov	r3, r0
} /*** end of NvmWrite ***/
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <NvmErase>:
** \param     len  Length in bytes.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmErase(blt_addr addr, blt_int32u len)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
    return BLT_FALSE;
  }
#endif

  /* still here so the internal driver should try and perform the erase operation */
  return FlashErase(addr, len);
 8000bd6:	6839      	ldr	r1, [r7, #0]
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f7ff fd55 	bl	8000688 <FlashErase>
 8000bde:	4603      	mov	r3, r0
} /*** end of NvmErase ***/
 8000be0:	4618      	mov	r0, r3
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <NvmVerifyChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmVerifyChecksum(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
#if (BOOT_NVM_CHECKSUM_HOOKS_ENABLE > 0)
  /* check checksum using the application specific method. */
  return NvmVerifyChecksumHook();
#else
  /* check checksum using the interally supported method. */
  return FlashVerifyChecksum();
 8000bec:	f7ff fdd6 	bl	800079c <FlashVerifyChecksum>
 8000bf0:	4603      	mov	r3, r0
#endif
} /*** end of NvmVerifyChecksum ***/
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <NvmGetUserProgBaseAddress>:
**            program. This is typically that start of the vector table.
** \return    Base address.
**
****************************************************************************************/
blt_addr NvmGetUserProgBaseAddress(void)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	af00      	add	r7, sp, #0
  return FlashGetUserProgBaseAddress();
 8000bfa:	f7ff fe37 	bl	800086c <FlashGetUserProgBaseAddress>
 8000bfe:	4603      	mov	r3, r0
} /*** end of NvmGetUserProgBaseAddress ***/
 8000c00:	4618      	mov	r0, r3
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <NvmDone>:
**            to determine if a valid user program is present in flash.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmDone(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  {
    return BLT_FALSE;
  }
#else
  /* compute and write checksum, which is programmed by the internal driver. */
  if (FlashWriteChecksum() == BLT_FALSE)
 8000c08:	f7ff fd74 	bl	80006f4 <FlashWriteChecksum>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <NvmDone+0x12>
  {
    return BLT_FALSE;
 8000c12:	2300      	movs	r3, #0
 8000c14:	e002      	b.n	8000c1c <NvmDone+0x18>
  }
#endif

  /* finish up internal driver operations */
  return FlashDone();
 8000c16:	f7ff fe05 	bl	8000824 <FlashDone>
 8000c1a:	4603      	mov	r3, r0
} /*** end of NvmDone ***/
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	60da      	str	r2, [r3, #12]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0320 	and.w	r3, r3, #32
 8000c50:	2b20      	cmp	r3, #32
 8000c52:	bf0c      	ite	eq
 8000c54:	2301      	moveq	r3, #1
 8000c56:	2300      	movne	r3, #0
 8000c58:	b2db      	uxtb	r3, r3
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c76:	2b80      	cmp	r3, #128	; 0x80
 8000c78:	bf0c      	ite	eq
 8000c7a:	2301      	moveq	r3, #1
 8000c7c:	2300      	movne	r3, #0
 8000c7e:	b2db      	uxtb	r3, r3
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	b2db      	uxtb	r3, r3
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b083      	sub	sp, #12
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000cb2:	78fa      	ldrb	r2, [r7, #3]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	605a      	str	r2, [r3, #4]
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <Rs232Init>:
** \brief     Initializes the RS232 communication interface.
** \return    none.
**
****************************************************************************************/
void Rs232Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af00      	add	r7, sp, #0
            (BOOT_COM_RS232_CHANNEL_INDEX == 3) ||
            (BOOT_COM_RS232_CHANNEL_INDEX == 4) ||
            (BOOT_COM_RS232_CHANNEL_INDEX == 5));

  /* configure UART peripheral */
  USART_InitStruct.BaudRate = BOOT_COM_RS232_BAUDRATE;
 8000cca:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000cce:	607b      	str	r3, [r7, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60bb      	str	r3, [r7, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000cdc:	230c      	movs	r3, #12
 8000cde:	617b      	str	r3, [r7, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  /* initialize the UART peripheral */
  LL_USART_Init(USART_CHANNEL, &USART_InitStruct);
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	4619      	mov	r1, r3
 8000cec:	4804      	ldr	r0, [pc, #16]	; (8000d00 <Rs232Init+0x3c>)
 8000cee:	f006 f963 	bl	8006fb8 <LL_USART_Init>
  LL_USART_Enable(USART_CHANNEL);
 8000cf2:	4803      	ldr	r0, [pc, #12]	; (8000d00 <Rs232Init+0x3c>)
 8000cf4:	f7ff ff94 	bl	8000c20 <LL_USART_Enable>
} /*** end of Rs232Init ***/
 8000cf8:	bf00      	nop
 8000cfa:	3720      	adds	r7, #32
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40011400 	.word	0x40011400

08000d04 <Rs232TransmitPacket>:
** \param     len  Number of bytes that are to be transmitted.
** \return    none.
**
****************************************************************************************/
void Rs232TransmitPacket(blt_int8u *data, blt_int8u len)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	70fb      	strb	r3, [r7, #3]
  blt_int16u data_index;

  /* verify validity of the len-paramenter */
  ASSERT_RT(len <= BOOT_COM_RS232_TX_MAX_DATA);
 8000d10:	78fb      	ldrb	r3, [r7, #3]
 8000d12:	2b40      	cmp	r3, #64	; 0x40
 8000d14:	d903      	bls.n	8000d1e <Rs232TransmitPacket+0x1a>
 8000d16:	2179      	movs	r1, #121	; 0x79
 8000d18:	480f      	ldr	r0, [pc, #60]	; (8000d58 <Rs232TransmitPacket+0x54>)
 8000d1a:	f000 f910 	bl	8000f3e <AssertFailure>

  /* first transmit the length of the packet */
  Rs232TransmitByte(len);
 8000d1e:	78fb      	ldrb	r3, [r7, #3]
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 f89b 	bl	8000e5c <Rs232TransmitByte>

  /* transmit all the packet bytes one-by-one */
  for (data_index = 0; data_index < len; data_index++)
 8000d26:	2300      	movs	r3, #0
 8000d28:	81fb      	strh	r3, [r7, #14]
 8000d2a:	e00b      	b.n	8000d44 <Rs232TransmitPacket+0x40>
  {
    /* keep the watchdog happy */
    CopService();
 8000d2c:	f000 fa2d 	bl	800118a <CopService>
    /* write byte */
    Rs232TransmitByte(data[data_index]);
 8000d30:	89fb      	ldrh	r3, [r7, #14]
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	4413      	add	r3, r2
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f000 f88f 	bl	8000e5c <Rs232TransmitByte>
  for (data_index = 0; data_index < len; data_index++)
 8000d3e:	89fb      	ldrh	r3, [r7, #14]
 8000d40:	3301      	adds	r3, #1
 8000d42:	81fb      	strh	r3, [r7, #14]
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	89fa      	ldrh	r2, [r7, #14]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d3ee      	bcc.n	8000d2c <Rs232TransmitPacket+0x28>
  }
} /*** end of Rs232TransmitPacket ***/
 8000d4e:	bf00      	nop
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	0800713c 	.word	0x0800713c

08000d5c <Rs232ReceivePacket>:
** \param     len Pointer where the length of the packet is to be stored.
** \return    BLT_TRUE if a packet was received, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool Rs232ReceivePacket(blt_int8u *data, blt_int8u *len)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]
  static blt_int8u xcpCtoRxLength;
  static blt_bool  xcpCtoRxInProgress = BLT_FALSE;
  static blt_int32u xcpCtoRxStartTime = 0;

  /* start of cto packet received? */
  if (xcpCtoRxInProgress == BLT_FALSE)
 8000d66:	4b2b      	ldr	r3, [pc, #172]	; (8000e14 <Rs232ReceivePacket+0xb8>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d119      	bne.n	8000da2 <Rs232ReceivePacket+0x46>
  {
    /* store the message length when received */
    if (Rs232ReceiveByte(&xcpCtoReqPacket[0]) == BLT_TRUE)
 8000d6e:	482a      	ldr	r0, [pc, #168]	; (8000e18 <Rs232ReceivePacket+0xbc>)
 8000d70:	f000 f85a 	bl	8000e28 <Rs232ReceiveByte>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d146      	bne.n	8000e08 <Rs232ReceivePacket+0xac>
    {
      if ( (xcpCtoReqPacket[0] > 0) &&
 8000d7a:	4b27      	ldr	r3, [pc, #156]	; (8000e18 <Rs232ReceivePacket+0xbc>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d042      	beq.n	8000e08 <Rs232ReceivePacket+0xac>
           (xcpCtoReqPacket[0] <= BOOT_COM_RS232_RX_MAX_DATA) )
 8000d82:	4b25      	ldr	r3, [pc, #148]	; (8000e18 <Rs232ReceivePacket+0xbc>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
      if ( (xcpCtoReqPacket[0] > 0) &&
 8000d86:	2b40      	cmp	r3, #64	; 0x40
 8000d88:	d83e      	bhi.n	8000e08 <Rs232ReceivePacket+0xac>
      {
        /* store the start time */
        xcpCtoRxStartTime = TimerGet();
 8000d8a:	f000 f8c7 	bl	8000f1c <TimerGet>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <Rs232ReceivePacket+0xc0>)
 8000d92:	601a      	str	r2, [r3, #0]
        /* reset packet data count */
        xcpCtoRxLength = 0;
 8000d94:	4b22      	ldr	r3, [pc, #136]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
        /* indicate that a cto packet is being received */
        xcpCtoRxInProgress = BLT_TRUE;
 8000d9a:	4b1e      	ldr	r3, [pc, #120]	; (8000e14 <Rs232ReceivePacket+0xb8>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
 8000da0:	e032      	b.n	8000e08 <Rs232ReceivePacket+0xac>
    }
  }
  else
  {
    /* store the next packet byte */
    if (Rs232ReceiveByte(&xcpCtoReqPacket[xcpCtoRxLength+1]) == BLT_TRUE)
 8000da2:	4b1f      	ldr	r3, [pc, #124]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	3301      	adds	r3, #1
 8000da8:	4a1b      	ldr	r2, [pc, #108]	; (8000e18 <Rs232ReceivePacket+0xbc>)
 8000daa:	4413      	add	r3, r2
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 f83b 	bl	8000e28 <Rs232ReceiveByte>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d11c      	bne.n	8000df2 <Rs232ReceivePacket+0x96>
    {
      /* increment the packet data count */
      xcpCtoRxLength++;
 8000db8:	4b19      	ldr	r3, [pc, #100]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	4b17      	ldr	r3, [pc, #92]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000dc2:	701a      	strb	r2, [r3, #0]

      /* check to see if the entire packet was received */
      if (xcpCtoRxLength == xcpCtoReqPacket[0])
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <Rs232ReceivePacket+0xbc>)
 8000dc6:	781a      	ldrb	r2, [r3, #0]
 8000dc8:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d11b      	bne.n	8000e08 <Rs232ReceivePacket+0xac>
      {
        /* copy the packet data */
        CpuMemCopy((blt_int32u)data, (blt_int32u)&xcpCtoReqPacket[1], xcpCtoRxLength);
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	4914      	ldr	r1, [pc, #80]	; (8000e24 <Rs232ReceivePacket+0xc8>)
 8000dd4:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	461a      	mov	r2, r3
 8000ddc:	f7ff fbd4 	bl	8000588 <CpuMemCopy>
        /* done with cto packet reception */
        xcpCtoRxInProgress = BLT_FALSE;
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <Rs232ReceivePacket+0xb8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
        /* set the packet length */
        *len = xcpCtoRxLength;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <Rs232ReceivePacket+0xc4>)
 8000de8:	781a      	ldrb	r2, [r3, #0]
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	701a      	strb	r2, [r3, #0]
        /* packet reception complete */
        return BLT_TRUE;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e00b      	b.n	8000e0a <Rs232ReceivePacket+0xae>
      }
    }
    else
    {
      /* check packet reception timeout */
      if (TimerGet() > (xcpCtoRxStartTime + RS232_CTO_RX_PACKET_TIMEOUT_MS))
 8000df2:	f000 f893 	bl	8000f1c <TimerGet>
 8000df6:	4602      	mov	r2, r0
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <Rs232ReceivePacket+0xc0>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3364      	adds	r3, #100	; 0x64
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d902      	bls.n	8000e08 <Rs232ReceivePacket+0xac>
      {
        /* cancel cto packet reception due to timeout. note that that automaticaly
         * discards the already received packet bytes, allowing the host to retry.
         */
        xcpCtoRxInProgress = BLT_FALSE;
 8000e02:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <Rs232ReceivePacket+0xb8>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  /* packet reception not yet complete */
  return BLT_FALSE;
 8000e08:	2300      	movs	r3, #0
} /*** end of Rs232ReceivePacket ***/
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000488 	.word	0x20000488
 8000e18:	2000048c 	.word	0x2000048c
 8000e1c:	200004d0 	.word	0x200004d0
 8000e20:	200004d4 	.word	0x200004d4
 8000e24:	2000048d 	.word	0x2000048d

08000e28 <Rs232ReceiveByte>:
** \param     data Pointer to byte where the data is to be stored.
** \return    BLT_TRUE if a byte was received, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool Rs232ReceiveByte(blt_int8u *data)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  if (LL_USART_IsActiveFlag_RXNE(USART_CHANNEL) != 0)
 8000e30:	4809      	ldr	r0, [pc, #36]	; (8000e58 <Rs232ReceiveByte+0x30>)
 8000e32:	f7ff ff05 	bl	8000c40 <LL_USART_IsActiveFlag_RXNE>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d008      	beq.n	8000e4e <Rs232ReceiveByte+0x26>
  {
    /* retrieve and store the newly received byte */
    *data = LL_USART_ReceiveData8(USART_CHANNEL);
 8000e3c:	4806      	ldr	r0, [pc, #24]	; (8000e58 <Rs232ReceiveByte+0x30>)
 8000e3e:	f7ff ff25 	bl	8000c8c <LL_USART_ReceiveData8>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	701a      	strb	r2, [r3, #0]
    /* all done */
    return BLT_TRUE;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e000      	b.n	8000e50 <Rs232ReceiveByte+0x28>
  }
  /* still here to no new byte received */
  return BLT_FALSE;
 8000e4e:	2300      	movs	r3, #0
} /*** end of Rs232ReceiveByte ***/
 8000e50:	4618      	mov	r0, r3
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40011400 	.word	0x40011400

08000e5c <Rs232TransmitByte>:
** \param     data Value of byte that is to be transmitted.
** \return    none.
**
****************************************************************************************/
static void Rs232TransmitByte(blt_int8u data)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
  blt_int32u timeout;

  /* write byte to transmit holding register */
  LL_USART_TransmitData8(USART_CHANNEL, data);
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	480e      	ldr	r0, [pc, #56]	; (8000ea4 <Rs232TransmitByte+0x48>)
 8000e6c:	f7ff ff1b 	bl	8000ca6 <LL_USART_TransmitData8>
  /* set timeout time to wait for transmit completion. */
  timeout = TimerGet() + RS232_BYTE_TX_TIMEOUT_MS;
 8000e70:	f000 f854 	bl	8000f1c <TimerGet>
 8000e74:	4603      	mov	r3, r0
 8000e76:	330a      	adds	r3, #10
 8000e78:	60fb      	str	r3, [r7, #12]
  /* wait for tx holding register to be empty */
  while (LL_USART_IsActiveFlag_TXE(USART_CHANNEL) == 0)
 8000e7a:	e007      	b.n	8000e8c <Rs232TransmitByte+0x30>
  {
    /* keep the watchdog happy */
    CopService();
 8000e7c:	f000 f985 	bl	800118a <CopService>
    /* break loop upon timeout. this would indicate a hardware failure. */
    if (TimerGet() > timeout)
 8000e80:	f000 f84c 	bl	8000f1c <TimerGet>
 8000e84:	4602      	mov	r2, r0
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d306      	bcc.n	8000e9a <Rs232TransmitByte+0x3e>
  while (LL_USART_IsActiveFlag_TXE(USART_CHANNEL) == 0)
 8000e8c:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <Rs232TransmitByte+0x48>)
 8000e8e:	f7ff feea 	bl	8000c66 <LL_USART_IsActiveFlag_TXE>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d0f1      	beq.n	8000e7c <Rs232TransmitByte+0x20>
    {
      break;
    }
  }
} /*** end of Rs232TransmitByte ***/
 8000e98:	e000      	b.n	8000e9c <Rs232TransmitByte+0x40>
      break;
 8000e9a:	bf00      	nop
} /*** end of Rs232TransmitByte ***/
 8000e9c:	bf00      	nop
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40011400 	.word	0x40011400

08000ea8 <TimerInit>:
** \brief     Initializes the polling based millisecond timer driver.
** \return    none.
**
****************************************************************************************/
void TimerInit(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* Reset the timer configuration. */
  TimerReset();
 8000eac:	f000 f814 	bl	8000ed8 <TimerReset>

  /* Configure the systick frequency as a 1 ms event generator. */
  SysTick->LOAD = BOOT_CPU_SYSTEM_SPEED_KHZ - 1;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <TimerInit+0x24>)
 8000eb2:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <TimerInit+0x28>)
 8000eb4:	605a      	str	r2, [r3, #4]
  /* Reset the current counter value. */
  SysTick->VAL = 0;
 8000eb6:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <TimerInit+0x24>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  /* Select core clock as source and enable the timer. */
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <TimerInit+0x24>)
 8000ebe:	2205      	movs	r2, #5
 8000ec0:	601a      	str	r2, [r3, #0]
  /* Reset the millisecond counter value. */
  millisecond_counter = 0;
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <TimerInit+0x2c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
} /*** end of TimerInit ***/
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	e000e010 	.word	0xe000e010
 8000ed0:	00034bbf 	.word	0x00034bbf
 8000ed4:	200004d8 	.word	0x200004d8

08000ed8 <TimerReset>:
**            configuration.
** \return    none.
**
****************************************************************************************/
void TimerReset(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* Set the systick's status and control register back into the default reset value. */
  SysTick->CTRL = 0;
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <TimerReset+0x14>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
} /* end of TimerReset */
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000e010 	.word	0xe000e010

08000ef0 <TimerUpdate>:
** \brief     Updates the millisecond timer.
** \return    none.
**
****************************************************************************************/
void TimerUpdate(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* Check if the millisecond event occurred. */
  if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0)
 8000ef4:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <TimerUpdate+0x24>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d004      	beq.n	8000f0a <TimerUpdate+0x1a>
  {
    /* Increment the millisecond counter. */
    millisecond_counter++;
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <TimerUpdate+0x28>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	3301      	adds	r3, #1
 8000f06:	4a04      	ldr	r2, [pc, #16]	; (8000f18 <TimerUpdate+0x28>)
 8000f08:	6013      	str	r3, [r2, #0]
  }
} /*** end of TimerUpdate ***/
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	e000e010 	.word	0xe000e010
 8000f18:	200004d8 	.word	0x200004d8

08000f1c <TimerGet>:
** \brief     Obtains the counter value of the millisecond timer.
** \return    Current value of the millisecond timer.
**
****************************************************************************************/
blt_int32u TimerGet(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* Updating timer here allows this function to be called in a loop with timeout
   * detection.
   */
  TimerUpdate();
 8000f20:	f7ff ffe6 	bl	8000ef0 <TimerUpdate>
  /* Read and return the amount of milliseconds that passed since initialization. */
  return millisecond_counter;
 8000f24:	4b01      	ldr	r3, [pc, #4]	; (8000f2c <TimerGet+0x10>)
 8000f26:	681b      	ldr	r3, [r3, #0]
} /*** end of TimerGet ***/
 8000f28:	4618      	mov	r0, r3
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	200004d8 	.word	0x200004d8

08000f30 <HAL_GetTick>:
**            tick functionality works in polling mode.
** \return    Current value of the millisecond timer.
**
****************************************************************************************/
uint32_t HAL_GetTick(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* Link to the bootloader's 1ms timer. */
  return TimerGet();
 8000f34:	f7ff fff2 	bl	8000f1c <TimerGet>
 8000f38:	4603      	mov	r3, r0
} /*** end of HAL_GetTick ***/
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <AssertFailure>:
** \param     line   Linenumber in the source file where the assertion occurred.
** \return    none
**
****************************************************************************************/
void AssertFailure(blt_char *file, blt_int32u line)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  /* hang the software so that it requires a hard reset */
  for (;;)
  {
    /* keep servicing the watchdog so that this one does not cause a reset */
    CopService();
 8000f48:	f000 f91f 	bl	800118a <CopService>
 8000f4c:	e7fc      	b.n	8000f48 <AssertFailure+0xa>
	...

08000f50 <BackDoorInit>:
** \brief     Initializes the backdoor entry option.
** \return    none
**
****************************************************************************************/
void BackDoorInit(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
    FileHandleFirmwareUpdateRequest();
  }
#endif
#else
  /* open the backdoor after a reset */
  backdoorOpen = BLT_TRUE;
 8000f54:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <BackDoorInit+0x18>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
  BackDoorRestartTimer();
 8000f5a:	f000 f82d 	bl	8000fb8 <BackDoorRestartTimer>
#endif
  /* perform the first check that open/closes the backdoor */
  BackDoorCheck();
 8000f5e:	f000 f805 	bl	8000f6c <BackDoorCheck>
} /*** end of BackDoorInit ***/
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200004dc 	.word	0x200004dc

08000f6c <BackDoorCheck>:
**            controls the opening/closing of the backdoor.
** \return    none
**
****************************************************************************************/
void BackDoorCheck(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
#if (BOOT_BACKDOOR_HOOKS_ENABLE == 0)
#if (BOOT_COM_ENABLE > 0)
  /* check if a connection with the host was already established. in this case the
   * backdoor stays open anyway, so no need to check if it needs to be closed.
   */
  if (ComIsConnected() == BLT_TRUE)
 8000f70:	f000 f8ee 	bl	8001150 <ComIsConnected>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d015      	beq.n	8000fa6 <BackDoorCheck+0x3a>
    return;
  }
#endif

  /* when the backdoor is still open, check if it's time to close it */
  if (backdoorOpen == BLT_TRUE)
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <BackDoorCheck+0x40>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d112      	bne.n	8000fa8 <BackDoorCheck+0x3c>
  {
    /* check if the backdoor entry time window elapsed */
    if (TimerGet() >= (BOOT_BACKDOOR_ENTRY_TIMEOUT_MS + backdoorExtensionTime + backdoorOpenTime))
 8000f82:	f7ff ffcb 	bl	8000f1c <TimerGet>
 8000f86:	4601      	mov	r1, r0
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <BackDoorCheck+0x44>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <BackDoorCheck+0x48>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4413      	add	r3, r2
 8000f92:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000f96:	4299      	cmp	r1, r3
 8000f98:	d306      	bcc.n	8000fa8 <BackDoorCheck+0x3c>
    {
      /* close the backdoor */
      backdoorOpen = BLT_FALSE;
 8000f9a:	4b04      	ldr	r3, [pc, #16]	; (8000fac <BackDoorCheck+0x40>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	701a      	strb	r2, [r3, #0]
#endif
      {
        /* no firmware update requests detected, so attempt to start the user program.
         * this function does not return if a valid user program is present.
         */
        CpuStartUserProgram();
 8000fa0:	f7ff fabe 	bl	8000520 <CpuStartUserProgram>
 8000fa4:	e000      	b.n	8000fa8 <BackDoorCheck+0x3c>
    return;
 8000fa6:	bf00      	nop
      }
    }
  }
#endif
} /*** end of BackDoorCheck ***/
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200004dc 	.word	0x200004dc
 8000fb0:	200004e4 	.word	0x200004e4
 8000fb4:	200004e0 	.word	0x200004e0

08000fb8 <BackDoorRestartTimer>:
**            called.
** \return    none
**
****************************************************************************************/
void BackDoorRestartTimer(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* only restart the time if the backdoor is actually still open */
  if (backdoorOpen == BLT_TRUE)
 8000fbc:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <BackDoorRestartTimer+0x1c>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d104      	bne.n	8000fce <BackDoorRestartTimer+0x16>
  {
    backdoorOpenTime = TimerGet();
 8000fc4:	f7ff ffaa 	bl	8000f1c <TimerGet>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <BackDoorRestartTimer+0x20>)
 8000fcc:	601a      	str	r2, [r3, #0]
  }
} /*** end of BackDoorRestartTimer ***/
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200004dc 	.word	0x200004dc
 8000fd8:	200004e0 	.word	0x200004e0

08000fdc <BootInit>:
** \brief     Initializes the bootloader core.
** \return    none
**
****************************************************************************************/
void BootInit(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* initialize the CPU */
  CpuInit();
 8000fe0:	f7ff fa98 	bl	8000514 <CpuInit>
  /* initialize the watchdog */
  CopInit();
 8000fe4:	f000 f8cb 	bl	800117e <CopInit>
  /* initialize the millisecond timer */
  TimerInit();
 8000fe8:	f7ff ff5e 	bl	8000ea8 <TimerInit>
  /* initialize the non-volatile memory driver */
  NvmInit();
 8000fec:	f7ff fdd8 	bl	8000ba0 <NvmInit>
  /* initialize the file system module */
  FileInit();
#endif
#if (BOOT_COM_ENABLE > 0)
  /* initialize the communication module */
  ComInit();
 8000ff0:	f000 f810 	bl	8001014 <ComInit>
#if (ADDON_GATEWAY_MOD_ENABLE > 0)
  /* initialize the gateway module */
  GatewayInit();
#endif
  /* initialize the backdoor entry */
  BackDoorInit();
 8000ff4:	f7ff ffac 	bl	8000f50 <BackDoorInit>
} /*** end of BootInit ***/
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <BootTask>:
** \brief     Task function of the bootloader core that drives the program.
** \return    none
**
****************************************************************************************/
void BootTask(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* service the watchdog */
  CopService();
 8001000:	f000 f8c3 	bl	800118a <CopService>
  /* update the millisecond timer */
  TimerUpdate();
 8001004:	f7ff ff74 	bl	8000ef0 <TimerUpdate>
  /* call worker task for updating firmware from locally attached file storage */
  FileTask();
#endif /* BOOT_FILE_SYS_ENABLE > 0 */
#if (BOOT_COM_ENABLE > 0)
  /* process possibly pending communication data */
  ComTask();
 8001008:	f000 f812 	bl	8001030 <ComTask>
#if (ADDON_GATEWAY_MOD_ENABLE > 0)
  /* run the gateway */
  GatewayTask();
#endif
  /* control the backdoor */
  BackDoorCheck();
 800100c:	f7ff ffae 	bl	8000f6c <BackDoorCheck>
} /*** end of BootTask ***/
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}

08001014 <ComInit>:
**            the communication.
** \return    none
**
****************************************************************************************/
void ComInit(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* initialize the XCP communication protocol */
  XcpInit();
 8001018:	f000 f8be 	bl	8001198 <XcpInit>
  /* set it as active */
  comActiveInterface = COM_IF_CAN;
#endif
#if (BOOT_COM_RS232_ENABLE > 0)
  /* initialize the RS232 interface */
  Rs232Init();
 800101c:	f7ff fe52 	bl	8000cc4 <Rs232Init>
  /* set it as active */
  comActiveInterface = COM_IF_RS232;
 8001020:	4b02      	ldr	r3, [pc, #8]	; (800102c <ComInit+0x18>)
 8001022:	2200      	movs	r2, #0
 8001024:	701a      	strb	r2, [r3, #0]
  NetInit();
  /* set it as active */
  comActiveInterface = COM_IF_NET;
  #endif
#endif
} /*** end of ComInit ***/
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000000 	.word	0x20000000

08001030 <ComTask>:
**            and submitting the request to process newly received data.
** \return    none
**
****************************************************************************************/
void ComTask(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
  }
#endif
#if (BOOT_COM_RS232_ENABLE > 0)
  if (Rs232ReceivePacket(&xcpCtoReqPacket[0], &xcpPacketLen) == BLT_TRUE)
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	4619      	mov	r1, r3
 800103a:	4809      	ldr	r0, [pc, #36]	; (8001060 <ComTask+0x30>)
 800103c:	f7ff fe8e 	bl	8000d5c <Rs232ReceivePacket>
 8001040:	4603      	mov	r3, r0
 8001042:	2b01      	cmp	r3, #1
 8001044:	d107      	bne.n	8001056 <ComTask+0x26>
  {
    /* make this the active interface */
    comActiveInterface = COM_IF_RS232;
 8001046:	4b07      	ldr	r3, [pc, #28]	; (8001064 <ComTask+0x34>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	4619      	mov	r1, r3
 8001050:	4803      	ldr	r0, [pc, #12]	; (8001060 <ComTask+0x30>)
 8001052:	f000 f8dd 	bl	8001210 <XcpPacketReceived>
    comActiveInterface = COM_IF_NET;
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
  }
#endif
} /*** end of ComTask ***/
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	200004e8 	.word	0x200004e8
 8001064:	20000000 	.word	0x20000000

08001068 <ComFree>:
** \brief     Releases the communication module.
** \return    none
**
****************************************************************************************/
void ComFree(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
#if (BOOT_COM_USB_ENABLE > 0)
  /* disconnect the usb device from the usb host */
  UsbFree();
#endif
} /*** end of ComFree ***/
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
	...

08001078 <ComTransmitPacket>:
** \param     len  Number of data bytes that need to be transmitted.
** \return    none
**
****************************************************************************************/
void ComTransmitPacket(blt_int8u *data, blt_int16u len)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	807b      	strh	r3, [r7, #2]
#endif
#if (BOOT_COM_RS232_ENABLE > 0)
  /* transmit the packet. note that len is limited to 255 in the plausibility check,
   * so cast is okay.
   */
  if (comActiveInterface == COM_IF_RS232)
 8001084:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <ComTransmitPacket+0x2c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d105      	bne.n	8001098 <ComTransmitPacket+0x20>
  {
    Rs232TransmitPacket(data, (blt_int8u)len);
 800108c:	887b      	ldrh	r3, [r7, #2]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	4619      	mov	r1, r3
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff fe36 	bl	8000d04 <Rs232TransmitPacket>
    NetTransmitPacket(data, len);
  }
#endif

  /* send signal that the packet was transmitted */
  XcpPacketTransmitted();
 8001098:	f000 f8ac 	bl	80011f4 <XcpPacketTransmitted>
} /*** end of ComTransmitPacket ***/
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000000 	.word	0x20000000

080010a8 <ComGetActiveInterfaceMaxRxLen>:
**            communication interface.
** \return    Maximum number of bytes that can be received.
**
****************************************************************************************/
blt_int16u ComGetActiveInterfaceMaxRxLen(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
  blt_int16u result;

  /* filter on communication interface identifier */
  switch (comActiveInterface)
 80010ae:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <ComGetActiveInterfaceMaxRxLen+0x50>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d816      	bhi.n	80010e4 <ComGetActiveInterfaceMaxRxLen+0x3c>
 80010b6:	a201      	add	r2, pc, #4	; (adr r2, 80010bc <ComGetActiveInterfaceMaxRxLen+0x14>)
 80010b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010bc:	080010cd 	.word	0x080010cd
 80010c0:	080010d3 	.word	0x080010d3
 80010c4:	080010d9 	.word	0x080010d9
 80010c8:	080010df 	.word	0x080010df
  {
    case COM_IF_RS232:
      result = BOOT_COM_RS232_RX_MAX_DATA;
 80010cc:	2340      	movs	r3, #64	; 0x40
 80010ce:	80fb      	strh	r3, [r7, #6]
      break;
 80010d0:	e00b      	b.n	80010ea <ComGetActiveInterfaceMaxRxLen+0x42>

    case COM_IF_CAN:
      result = BOOT_COM_CAN_RX_MAX_DATA;
 80010d2:	2300      	movs	r3, #0
 80010d4:	80fb      	strh	r3, [r7, #6]
      break;
 80010d6:	e008      	b.n	80010ea <ComGetActiveInterfaceMaxRxLen+0x42>

    case COM_IF_USB:
      result = BOOT_COM_USB_RX_MAX_DATA;
 80010d8:	2300      	movs	r3, #0
 80010da:	80fb      	strh	r3, [r7, #6]
      break;
 80010dc:	e005      	b.n	80010ea <ComGetActiveInterfaceMaxRxLen+0x42>

    case COM_IF_NET:
      result = BOOT_COM_NET_RX_MAX_DATA;
 80010de:	2340      	movs	r3, #64	; 0x40
 80010e0:	80fb      	strh	r3, [r7, #6]
      break;
 80010e2:	e002      	b.n	80010ea <ComGetActiveInterfaceMaxRxLen+0x42>

    default:
      result = BOOT_COM_RX_MAX_DATA;
 80010e4:	2340      	movs	r3, #64	; 0x40
 80010e6:	80fb      	strh	r3, [r7, #6]
      break;
 80010e8:	bf00      	nop
  }

  return result;
 80010ea:	88fb      	ldrh	r3, [r7, #6]
} /*** end of ComGetActiveInterfaceMaxRxLen ***/
 80010ec:	4618      	mov	r0, r3
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	20000000 	.word	0x20000000

080010fc <ComGetActiveInterfaceMaxTxLen>:
**            specified communication interface.
** \return    Maximum number of bytes that can be received.
**
****************************************************************************************/
blt_int16u ComGetActiveInterfaceMaxTxLen(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
  blt_int16u result;

  /* filter on communication interface identifier */
  switch (comActiveInterface)
 8001102:	4b12      	ldr	r3, [pc, #72]	; (800114c <ComGetActiveInterfaceMaxTxLen+0x50>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b03      	cmp	r3, #3
 8001108:	d816      	bhi.n	8001138 <ComGetActiveInterfaceMaxTxLen+0x3c>
 800110a:	a201      	add	r2, pc, #4	; (adr r2, 8001110 <ComGetActiveInterfaceMaxTxLen+0x14>)
 800110c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001110:	08001121 	.word	0x08001121
 8001114:	08001127 	.word	0x08001127
 8001118:	0800112d 	.word	0x0800112d
 800111c:	08001133 	.word	0x08001133
  {
    case COM_IF_RS232:
      result = BOOT_COM_RS232_TX_MAX_DATA;
 8001120:	2340      	movs	r3, #64	; 0x40
 8001122:	80fb      	strh	r3, [r7, #6]
      break;
 8001124:	e00b      	b.n	800113e <ComGetActiveInterfaceMaxTxLen+0x42>

    case COM_IF_CAN:
      result = BOOT_COM_CAN_TX_MAX_DATA;
 8001126:	2300      	movs	r3, #0
 8001128:	80fb      	strh	r3, [r7, #6]
      break;
 800112a:	e008      	b.n	800113e <ComGetActiveInterfaceMaxTxLen+0x42>

    case COM_IF_USB:
      result = BOOT_COM_USB_TX_MAX_DATA;
 800112c:	2300      	movs	r3, #0
 800112e:	80fb      	strh	r3, [r7, #6]
      break;
 8001130:	e005      	b.n	800113e <ComGetActiveInterfaceMaxTxLen+0x42>

    case COM_IF_NET:
      result = BOOT_COM_NET_TX_MAX_DATA;
 8001132:	2340      	movs	r3, #64	; 0x40
 8001134:	80fb      	strh	r3, [r7, #6]
      break;
 8001136:	e002      	b.n	800113e <ComGetActiveInterfaceMaxTxLen+0x42>

    default:
      result = BOOT_COM_TX_MAX_DATA;
 8001138:	2340      	movs	r3, #64	; 0x40
 800113a:	80fb      	strh	r3, [r7, #6]
      break;
 800113c:	bf00      	nop
  }

  return result;
 800113e:	88fb      	ldrh	r3, [r7, #6]
} /*** end of ComGetActiveInterfaceMaxTxLen ***/
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	20000000 	.word	0x20000000

08001150 <ComIsConnected>:
** \brief     This function obtains the XCP connection state.
** \return    BLT_TRUE when an XCP connection is established, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool ComIsConnected(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
  blt_bool result = BLT_FALSE;
 8001156:	2300      	movs	r3, #0
 8001158:	71fb      	strb	r3, [r7, #7]

  /* Is there an active XCP connection? This indicates that the communication interface
   * is in the connection state. 
   */  
  if (XcpIsConnected())
 800115a:	f000 f83b 	bl	80011d4 <XcpIsConnected>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <ComIsConnected+0x18>
  {
    result = BLT_TRUE;
 8001164:	2301      	movs	r3, #1
 8001166:	71fb      	strb	r3, [r7, #7]
  {
    result = BLT_TRUE;
  }
#endif
  /* give the result back to the caller. */
  return result;
 8001168:	79fb      	ldrb	r3, [r7, #7]
} /*** end of ComIsConnected ***/
 800116a:	4618      	mov	r0, r3
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <ComDeferredInit>:
**            a request.
** \return    none
**
****************************************************************************************/
void ComDeferredInit(void)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	af00      	add	r7, sp, #0
#if (BOOT_BACKDOOR_HOOKS_ENABLE == 0)
  /* the default internal timed backdoor mechanism should start its timer after the
   * communication interfaces are initialized. since a deferred initialization was now
   * performed, the backdoor timer should be restarted.
   */
  BackDoorRestartTimer();
 8001176:	f7ff ff1f 	bl	8000fb8 <BackDoorRestartTimer>
#endif
} /*** end of ComDeferredInit ***/
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}

0800117e <CopInit>:
** \brief     Watchdog initialization function.
** \return    none
**
****************************************************************************************/
void CopInit(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
#if (BOOT_COP_HOOKS_ENABLE > 0)
  CopInitHook();
 8001182:	f000 fbe7 	bl	8001954 <CopInitHook>
#endif
} /*** end of CopInit ***/
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}

0800118a <CopService>:
** \brief     Watchdog service function to prevent the watchdog from timing out.
** \return    none
**
****************************************************************************************/
void CopService(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0
#if (BOOT_COP_HOOKS_ENABLE > 0)
  CopServiceHook();
 800118e:	f000 fbe8 	bl	8001962 <CopServiceHook>
#endif
} /*** end of CopService ***/
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <XcpInit>:
** \brief     Initializes the XCP driver. Should be called once upon system startup.
** \return    none
**
****************************************************************************************/
void XcpInit(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* reset xcp module info */
  xcpInfo.connected = 0;
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <XcpInit+0x38>)
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]
  xcpInfo.mta = 0;
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <XcpInit+0x38>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	649a      	str	r2, [r3, #72]	; 0x48
  xcpInfo.ctoPending = 0;
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <XcpInit+0x38>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  xcpInfo.ctoLen = 0;
 80011b0:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <XcpInit+0x38>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  xcpInfo.s_n_k_resource = 0;
 80011b8:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <XcpInit+0x38>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	709a      	strb	r2, [r3, #2]
  xcpInfo.protection = 0;
 80011be:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <XcpInit+0x38>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	705a      	strb	r2, [r3, #1]
} /*** end of XcpInit ***/
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	20000528 	.word	0x20000528

080011d4 <XcpIsConnected>:
** \brief     Obtains information about the XCP connection state.
** \return    BLT_TRUE is an XCP connection is established, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool XcpIsConnected(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  if (xcpInfo.connected == 0)
 80011d8:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <XcpIsConnected+0x1c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <XcpIsConnected+0x10>
  {
    return BLT_FALSE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	e000      	b.n	80011e6 <XcpIsConnected+0x12>
  }
  return BLT_TRUE;
 80011e4:	2301      	movs	r3, #1
} /*** end of XcpIsConnected ***/
 80011e6:	4618      	mov	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	20000528 	.word	0x20000528

080011f4 <XcpPacketTransmitted>:
**            the transport layer.
** \return    none
**
****************************************************************************************/
void XcpPacketTransmitted(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* reset packet transmission pending flag */
  xcpInfo.ctoPending = 0;
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <XcpPacketTransmitted+0x18>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
} /*** end of XcpPacketTransmitted ***/
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000528 	.word	0x20000528

08001210 <XcpPacketReceived>:
** \param     len Number of bytes in the packet.
** \return    none
**
****************************************************************************************/
void XcpPacketReceived(blt_int8u *data, blt_int8u len)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	460b      	mov	r3, r1
 800121a:	70fb      	strb	r3, [r7, #3]
    /* packet processed by hook function so no need to continue. */
    return;
  }
#endif
  /* was this a connect command? */
  if (data[0] == XCP_CMD_CONNECT)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2bff      	cmp	r3, #255	; 0xff
 8001222:	d10f      	bne.n	8001244 <XcpPacketReceived+0x34>
  {


	  /* process the connect command */
    XcpCmdConnect(data);
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f000 f93b 	bl	80014a0 <XcpCmdConnect>

   	  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"BootLoaderConected", CENTER_MODE);
 800122a:	f001 fa29 	bl	8002680 <BSP_LCD_GetYSize>
 800122e:	4603      	mov	r3, r0
 8001230:	085b      	lsrs	r3, r3, #1
 8001232:	b29b      	uxth	r3, r3
 8001234:	3b1b      	subs	r3, #27
 8001236:	b299      	uxth	r1, r3
 8001238:	2301      	movs	r3, #1
 800123a:	4a6c      	ldr	r2, [pc, #432]	; (80013ec <XcpPacketReceived+0x1dc>)
 800123c:	2000      	movs	r0, #0
 800123e:	f001 fb43 	bl	80028c8 <BSP_LCD_DisplayStringAt>
 8001242:	e0b5      	b.n	80013b0 <XcpPacketReceived+0x1a0>
  }
  /* only continue if connected */
  else if (xcpInfo.connected == 1)
 8001244:	4b6a      	ldr	r3, [pc, #424]	; (80013f0 <XcpPacketReceived+0x1e0>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b01      	cmp	r3, #1
 800124a:	f040 80ca 	bne.w	80013e2 <XcpPacketReceived+0x1d2>
  {




	switch (data[0])
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	3bc9      	subs	r3, #201	; 0xc9
 8001254:	2b35      	cmp	r3, #53	; 0x35
 8001256:	f200 80a7 	bhi.w	80013a8 <XcpPacketReceived+0x198>
 800125a:	a201      	add	r2, pc, #4	; (adr r2, 8001260 <XcpPacketReceived+0x50>)
 800125c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001260:	08001379 	.word	0x08001379
 8001264:	080013a9 	.word	0x080013a9
 8001268:	080013a9 	.word	0x080013a9
 800126c:	080013a1 	.word	0x080013a1
 8001270:	080013a9 	.word	0x080013a9
 8001274:	080013a9 	.word	0x080013a9
 8001278:	08001399 	.word	0x08001399
 800127c:	08001381 	.word	0x08001381
 8001280:	08001391 	.word	0x08001391
 8001284:	08001389 	.word	0x08001389
 8001288:	080013a9 	.word	0x080013a9
 800128c:	080013a9 	.word	0x080013a9
 8001290:	080013a9 	.word	0x080013a9
 8001294:	080013a9 	.word	0x080013a9
 8001298:	080013a9 	.word	0x080013a9
 800129c:	080013a9 	.word	0x080013a9
 80012a0:	080013a9 	.word	0x080013a9
 80012a4:	080013a9 	.word	0x080013a9
 80012a8:	080013a9 	.word	0x080013a9
 80012ac:	080013a9 	.word	0x080013a9
 80012b0:	080013a9 	.word	0x080013a9
 80012b4:	080013a9 	.word	0x080013a9
 80012b8:	080013a9 	.word	0x080013a9
 80012bc:	080013a9 	.word	0x080013a9
 80012c0:	080013a9 	.word	0x080013a9
 80012c4:	080013a9 	.word	0x080013a9
 80012c8:	080013a9 	.word	0x080013a9
 80012cc:	080013a9 	.word	0x080013a9
 80012d0:	080013a9 	.word	0x080013a9
 80012d4:	080013a9 	.word	0x080013a9
 80012d8:	080013a9 	.word	0x080013a9
 80012dc:	080013a9 	.word	0x080013a9
 80012e0:	080013a9 	.word	0x080013a9
 80012e4:	080013a9 	.word	0x080013a9
 80012e8:	080013a9 	.word	0x080013a9
 80012ec:	080013a9 	.word	0x080013a9
 80012f0:	080013a9 	.word	0x080013a9
 80012f4:	080013a9 	.word	0x080013a9
 80012f8:	080013a9 	.word	0x080013a9
 80012fc:	080013a9 	.word	0x080013a9
 8001300:	080013a9 	.word	0x080013a9
 8001304:	080013a9 	.word	0x080013a9
 8001308:	08001351 	.word	0x08001351
 800130c:	08001341 	.word	0x08001341
 8001310:	08001339 	.word	0x08001339
 8001314:	08001349 	.word	0x08001349
 8001318:	080013a9 	.word	0x080013a9
 800131c:	080013a9 	.word	0x080013a9
 8001320:	080013a9 	.word	0x080013a9
 8001324:	08001359 	.word	0x08001359
 8001328:	080013a9 	.word	0x080013a9
 800132c:	08001361 	.word	0x08001361
 8001330:	08001369 	.word	0x08001369
 8001334:	08001371 	.word	0x08001371
    {
      case XCP_CMD_UPLOAD:
        XcpCmdUpload(data);
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 f979 	bl	8001630 <XcpCmdUpload>
        break;
 800133e:	e037      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_SHORT_UPLOAD:
        XcpCmdShortUpload(data);
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f9b1 	bl	80016a8 <XcpCmdShortUpload>
        break;
 8001346:	e033      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_SET_MTA:
        XcpCmdSetMta(data);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 f959 	bl	8001600 <XcpCmdSetMta>
        break;
 800134e:	e02f      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_BUILD_CHECKSUM:
        XcpCmdBuildCheckSum(data);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f000 f9e9 	bl	8001728 <XcpCmdBuildCheckSum>
        break;
 8001356:	e02b      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_GET_ID:
        XcpCmdGetId(data);
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 f92b 	bl	80015b4 <XcpCmdGetId>
        break;
 800135e:	e027      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_SYNCH:
        XcpCmdSynch(data);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f91b 	bl	800159c <XcpCmdSynch>
        break;
 8001366:	e023      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_GET_STATUS:
        XcpCmdGetStatus(data);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 f8f3 	bl	8001554 <XcpCmdGetStatus>
        break;
 800136e:	e01f      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_DISCONNECT:
        XcpCmdDisconnect(data);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f000 f8d9 	bl	8001528 <XcpCmdDisconnect>
        break;
 8001376:	e01b      	b.n	80013b0 <XcpPacketReceived+0x1a0>
        XcpCmdDownloadMax(data);
        break;
#endif
#if (XCP_RES_PROGRAMMING_EN == 1)
      case XCP_CMD_PROGRAM_MAX:
        XcpCmdProgramMax(data);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f000 fa21 	bl	80017c0 <XcpCmdProgramMax>
        break;
 800137e:	e017      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_PROGRAM:
        XcpCmdProgram(data);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fa4b 	bl	800181c <XcpCmdProgram>
        break;
 8001386:	e013      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_PROGRAM_START:
        XcpCmdProgramStart(data);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f9f3 	bl	8001774 <XcpCmdProgramStart>
        break;
 800138e:	e00f      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_PROGRAM_CLEAR:
        XcpCmdProgramClear(data);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 fa8b 	bl	80018ac <XcpCmdProgramClear>
        break;
 8001396:	e00b      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_PROGRAM_RESET:
        XcpCmdProgramReset(data);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f000 faa7 	bl	80018ec <XcpCmdProgramReset>
        break;
 800139e:	e007      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_PROGRAM_PREPARE:
        XcpCmdProgramPrepare(data);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 fab7 	bl	8001914 <XcpCmdProgramPrepare>
        break;
 80013a6:	e003      	b.n	80013b0 <XcpPacketReceived+0x1a0>
      case XCP_CMD_GET_CAL_PAGE:
        XcpCmdGetCalPage(data);
        break;
#endif
      default:
        XcpSetCtoError(XCP_ERR_CMD_UNKNOWN);
 80013a8:	2020      	movs	r0, #32
 80013aa:	f000 f861 	bl	8001470 <XcpSetCtoError>
        break;
 80013ae:	bf00      	nop
    /* return to make sure response packet is not send because we are not connected */
    return;
  }

  /* make sure the previous command was completed */
  if (xcpInfo.ctoPending == 1)
 80013b0:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <XcpPacketReceived+0x1e0>)
 80013b2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d102      	bne.n	80013c0 <XcpPacketReceived+0x1b0>
  {
    /* command overrun occurred */
    XcpSetCtoError(XCP_ERR_CMD_BUSY);
 80013ba:	2010      	movs	r0, #16
 80013bc:	f000 f858 	bl	8001470 <XcpSetCtoError>
  }

  /* send the response if it contains something */
  if (xcpInfo.ctoLen > 0)
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <XcpPacketReceived+0x1e0>)
 80013c2:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	dd0c      	ble.n	80013e4 <XcpPacketReceived+0x1d4>
  {
    /* set cto packet transmission pending flag */
    xcpInfo.ctoPending = 1;
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <XcpPacketReceived+0x1e0>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    /* transmit the cto response packet */
    XcpTransmitPacket(xcpInfo.ctoData, xcpInfo.ctoLen);
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <XcpPacketReceived+0x1e0>)
 80013d4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80013d8:	4619      	mov	r1, r3
 80013da:	4806      	ldr	r0, [pc, #24]	; (80013f4 <XcpPacketReceived+0x1e4>)
 80013dc:	f000 f80c 	bl	80013f8 <XcpTransmitPacket>
 80013e0:	e000      	b.n	80013e4 <XcpPacketReceived+0x1d4>
    return;
 80013e2:	bf00      	nop
  }
} /*** end of XcpPacketReceived ***/
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	080071a8 	.word	0x080071a8
 80013f0:	20000528 	.word	0x20000528
 80013f4:	2000052b 	.word	0x2000052b

080013f8 <XcpTransmitPacket>:
** \param     len  Number of data bytes that need to be transmitted.
** \return    none
**
****************************************************************************************/
static void XcpTransmitPacket(blt_int8u *data, blt_int16s len)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	807b      	strh	r3, [r7, #2]
  /* submit packet to the communication interface for transmission */
#if (BOOT_COM_ENABLE == 0)
  XcpTransmitPacketHook(data, len);
#else
  ComTransmitPacket(data, len);
 8001404:	887b      	ldrh	r3, [r7, #2]
 8001406:	4619      	mov	r1, r3
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff fe35 	bl	8001078 <ComTransmitPacket>
#endif

} /*** end of XcpTransmitPacket ***/
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <XcpComputeChecksum>:
** \return    Checksum type that was used during the checksum calculation.
**
****************************************************************************************/
static blt_int8u XcpComputeChecksum(blt_int32u address, blt_int32u length,
                                    blt_int32u *checksum)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b086      	sub	sp, #24
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
  blt_int8u cs = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	75fb      	strb	r3, [r7, #23]

  /* this example computes the checksum using the add byte to byte algorithm */
  while (length-- > 0)
 8001426:	e009      	b.n	800143c <XcpComputeChecksum+0x26>
  {
    /* add the next byte value */
    cs += *((blt_int8u *)(blt_addr)address);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	781a      	ldrb	r2, [r3, #0]
 800142c:	7dfb      	ldrb	r3, [r7, #23]
 800142e:	4413      	add	r3, r2
 8001430:	75fb      	strb	r3, [r7, #23]
    /* increment address */
    address++;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	3301      	adds	r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
    /* service the watchdog */
    CopService();
 8001438:	f7ff fea7 	bl	800118a <CopService>
  while (length-- > 0)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	1e5a      	subs	r2, r3, #1
 8001440:	60ba      	str	r2, [r7, #8]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f0      	bne.n	8001428 <XcpComputeChecksum+0x12>
  }
  /* store the computed checksum value */
  *checksum = cs;
 8001446:	7dfa      	ldrb	r2, [r7, #23]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	601a      	str	r2, [r3, #0]
  /* inform the caller of the uses checksum computation algorithm */
  return XCP_CS_ADD11;
 800144c:	2301      	movs	r3, #1
} /*** end of XcpComputeChecksum ***/
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <XcpProtectResources>:
** \brief     Utility function to protects all the available resources.
** \return    none
**
****************************************************************************************/
static void XcpProtectResources(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  xcpInfo.protection = 0;
 800145c:	4b03      	ldr	r3, [pc, #12]	; (800146c <XcpProtectResources+0x14>)
 800145e:	2200      	movs	r2, #0
 8001460:	705a      	strb	r2, [r3, #1]

#if (XCP_RES_DATA_STIMULATION_EN == 1)
  xcpInfo.protection |= XCP_RES_STIM;
#endif
#endif /* XCP_SEED_KEY_PROTECTION_EN == 1 */
} /*** end of XcpProtectResources ***/
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	20000528 	.word	0x20000528

08001470 <XcpSetCtoError>:
** \param     error XCP error code (XCP_ERR_XXX).
** \return    none
**
****************************************************************************************/
static void XcpSetCtoError(blt_int8u error)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  /* prepare the error packet */
  xcpInfo.ctoData[0] = XCP_PID_ERR;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <XcpSetCtoError+0x2c>)
 800147c:	22fe      	movs	r2, #254	; 0xfe
 800147e:	70da      	strb	r2, [r3, #3]
  xcpInfo.ctoData[1] = error;
 8001480:	4a06      	ldr	r2, [pc, #24]	; (800149c <XcpSetCtoError+0x2c>)
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	7113      	strb	r3, [r2, #4]
  xcpInfo.ctoLen = 2;
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <XcpSetCtoError+0x2c>)
 8001488:	2202      	movs	r2, #2
 800148a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpSetCtoError ***/
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	20000528 	.word	0x20000528

080014a0 <XcpCmdConnect>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdConnect(blt_int8u *data)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* enable resource protection */
  XcpProtectResources();
 80014a8:	f7ff ffd6 	bl	8001458 <XcpProtectResources>

  /* indicate that the connection is established */
  xcpInfo.connected = 1;
 80014ac:	4b1d      	ldr	r3, [pc, #116]	; (8001524 <XcpCmdConnect+0x84>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <XcpCmdConnect+0x84>)
 80014b4:	22ff      	movs	r2, #255	; 0xff
 80014b6:	70da      	strb	r2, [r3, #3]

  /* report available resources */
  xcpInfo.ctoData[1] = 0;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <XcpCmdConnect+0x84>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	711a      	strb	r2, [r3, #4]
#if (XCP_RES_PAGING_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_CALPAG;
#endif

#if (XCP_RES_PROGRAMMING_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_PGM;
 80014be:	4b19      	ldr	r3, [pc, #100]	; (8001524 <XcpCmdConnect+0x84>)
 80014c0:	791b      	ldrb	r3, [r3, #4]
 80014c2:	f043 0310 	orr.w	r3, r3, #16
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	4b16      	ldr	r3, [pc, #88]	; (8001524 <XcpCmdConnect+0x84>)
 80014ca:	711a      	strb	r2, [r3, #4]
#if (XCP_RES_DATA_STIMULATION_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_STIM;
#endif

  /* report communication mode info. only byte granularity is supported */
  xcpInfo.ctoData[2] = 0;
 80014cc:	4b15      	ldr	r3, [pc, #84]	; (8001524 <XcpCmdConnect+0x84>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	715a      	strb	r2, [r3, #5]
  /* configure for motorola or intel byte ordering */
  xcpInfo.ctoData[2] |= XCP_MOTOROLA_FORMAT;
 80014d2:	4b14      	ldr	r3, [pc, #80]	; (8001524 <XcpCmdConnect+0x84>)
 80014d4:	795a      	ldrb	r2, [r3, #5]
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <XcpCmdConnect+0x84>)
 80014d8:	715a      	strb	r2, [r3, #5]

  /* report max cto data length */
  xcpInfo.ctoData[3] = (blt_int8u)XCP_CTO_PACKET_LEN;
 80014da:	f7ff fde5 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 80014de:	4603      	mov	r3, r0
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <XcpCmdConnect+0x84>)
 80014e4:	719a      	strb	r2, [r3, #6]

  /* report max dto data length */
#if (XCP_MOTOROLA_FORMAT == 0)
  xcpInfo.ctoData[4] = (blt_int8u)XCP_DTO_PACKET_LEN;
 80014e6:	f7ff fe09 	bl	80010fc <ComGetActiveInterfaceMaxTxLen>
 80014ea:	4603      	mov	r3, r0
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4b0d      	ldr	r3, [pc, #52]	; (8001524 <XcpCmdConnect+0x84>)
 80014f0:	71da      	strb	r2, [r3, #7]
  xcpInfo.ctoData[5] = (blt_int8u)(XCP_DTO_PACKET_LEN >> 8);
 80014f2:	f7ff fe03 	bl	80010fc <ComGetActiveInterfaceMaxTxLen>
 80014f6:	4603      	mov	r3, r0
 80014f8:	0a1b      	lsrs	r3, r3, #8
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <XcpCmdConnect+0x84>)
 8001500:	721a      	strb	r2, [r3, #8]
  xcpInfo.ctoData[4] = (blt_int8u)(XCP_DTO_PACKET_LEN >> 8);
  xcpInfo.ctoData[5] = (blt_int8u)XCP_DTO_PACKET_LEN;
#endif

  /* report msb of protocol layer version number */
  xcpInfo.ctoData[6] = XCP_VERSION_PROTOCOL_LAYER >> 8;
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <XcpCmdConnect+0x84>)
 8001504:	2201      	movs	r2, #1
 8001506:	725a      	strb	r2, [r3, #9]

  /* report msb of transport layer version number */
  xcpInfo.ctoData[7] = XCP_VERSION_TRANSPORT_LAYER >> 8;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <XcpCmdConnect+0x84>)
 800150a:	2201      	movs	r2, #1
 800150c:	729a      	strb	r2, [r3, #10]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <XcpCmdConnect+0x84>)
 8001510:	2208      	movs	r2, #8
 8001512:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* reinit the NVM driver because a new firmware update is about the start */
  NvmInit();
 8001516:	f7ff fb43 	bl	8000ba0 <NvmInit>
} /*** end of XcpCmdConnect ***/
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000528 	.word	0x20000528

08001528 <XcpCmdDisconnect>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdDisconnect(blt_int8u *data)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* indicate that the xcp connection is disconnected */
  xcpInfo.connected = 0;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <XcpCmdDisconnect+0x28>)
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]

  /* enable resource protection */
  XcpProtectResources();
 8001536:	f7ff ff8f 	bl	8001458 <XcpProtectResources>

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <XcpCmdDisconnect+0x28>)
 800153c:	22ff      	movs	r2, #255	; 0xff
 800153e:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <XcpCmdDisconnect+0x28>)
 8001542:	2201      	movs	r2, #1
 8001544:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdDisconnect ***/
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000528 	.word	0x20000528

08001554 <XcpCmdGetStatus>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdGetStatus(blt_int8u *data)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 800155c:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <XcpCmdGetStatus+0x44>)
 800155e:	22ff      	movs	r2, #255	; 0xff
 8001560:	70da      	strb	r2, [r3, #3]

  /* report session status */
  xcpInfo.ctoData[1] = 0;
 8001562:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <XcpCmdGetStatus+0x44>)
 8001564:	2200      	movs	r2, #0
 8001566:	711a      	strb	r2, [r3, #4]

  /* report current resource protection status */
  xcpInfo.ctoData[2] = xcpInfo.protection;
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <XcpCmdGetStatus+0x44>)
 800156a:	785a      	ldrb	r2, [r3, #1]
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <XcpCmdGetStatus+0x44>)
 800156e:	715a      	strb	r2, [r3, #5]

  /* reset reserved and session configuration id values */
  xcpInfo.ctoData[3] = 0;
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <XcpCmdGetStatus+0x44>)
 8001572:	2200      	movs	r2, #0
 8001574:	719a      	strb	r2, [r3, #6]
  xcpInfo.ctoData[4] = 0;
 8001576:	4b08      	ldr	r3, [pc, #32]	; (8001598 <XcpCmdGetStatus+0x44>)
 8001578:	2200      	movs	r2, #0
 800157a:	71da      	strb	r2, [r3, #7]
  xcpInfo.ctoData[5] = 0;
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <XcpCmdGetStatus+0x44>)
 800157e:	2200      	movs	r2, #0
 8001580:	721a      	strb	r2, [r3, #8]

  /* set packet length */
  xcpInfo.ctoLen = 6;
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <XcpCmdGetStatus+0x44>)
 8001584:	2206      	movs	r2, #6
 8001586:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdGetStatus ***/
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000528 	.word	0x20000528

0800159c <XcpCmdSynch>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdSynch(blt_int8u *data)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* synch requires a negative response */
  XcpSetCtoError(XCP_ERR_CMD_SYNCH);
 80015a4:	2000      	movs	r0, #0
 80015a6:	f7ff ff63 	bl	8001470 <XcpSetCtoError>
} /*** end of XcpCmdSynch ***/
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
	...

080015b4 <XcpCmdGetId>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdGetId(blt_int8u *data)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80015bc:	4b0d      	ldr	r3, [pc, #52]	; (80015f4 <XcpCmdGetId+0x40>)
 80015be:	22ff      	movs	r2, #255	; 0xff
 80015c0:	70da      	strb	r2, [r3, #3]

  /* point mta to start of station id string */
  xcpInfo.mta = (blt_int32u)&xcpStationId[0];
 80015c2:	4a0d      	ldr	r2, [pc, #52]	; (80015f8 <XcpCmdGetId+0x44>)
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <XcpCmdGetId+0x40>)
 80015c6:	649a      	str	r2, [r3, #72]	; 0x48

  /* set station id mode to 0 */
  xcpInfo.ctoData[1] = 0;
 80015c8:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <XcpCmdGetId+0x40>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	711a      	strb	r2, [r3, #4]

  /* reset reserved values */
  xcpInfo.ctoData[2] = 0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <XcpCmdGetId+0x40>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	715a      	strb	r2, [r3, #5]
  xcpInfo.ctoData[3] = 0;
 80015d4:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <XcpCmdGetId+0x40>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	719a      	strb	r2, [r3, #6]

  /* store station id length (excl. null termination) for response packet */
  *(blt_int32u *)&xcpInfo.ctoData[4] = (sizeof(xcpStationId)/sizeof(xcpStationId[0])) - 1;
 80015da:	4b08      	ldr	r3, [pc, #32]	; (80015fc <XcpCmdGetId+0x48>)
 80015dc:	2207      	movs	r2, #7
 80015de:	601a      	str	r2, [r3, #0]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <XcpCmdGetId+0x40>)
 80015e2:	2208      	movs	r2, #8
 80015e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdGetId ***/
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	20000528 	.word	0x20000528
 80015f8:	080072b4 	.word	0x080072b4
 80015fc:	2000052f 	.word	0x2000052f

08001600 <XcpCmdSetMta>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdSetMta(blt_int8u *data)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001608:	4b08      	ldr	r3, [pc, #32]	; (800162c <XcpCmdSetMta+0x2c>)
 800160a:	22ff      	movs	r2, #255	; 0xff
 800160c:	70da      	strb	r2, [r3, #3]

  /* update mta. current implementation ignores address extension */
  xcpInfo.mta = *(blt_int32u *)&data[4];
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	4a06      	ldr	r2, [pc, #24]	; (800162c <XcpCmdSetMta+0x2c>)
 8001614:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <XcpCmdSetMta+0x2c>)
 8001618:	2201      	movs	r2, #1
 800161a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdSetMta ***/
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000528 	.word	0x20000528

08001630 <XcpCmdUpload>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdUpload(blt_int8u *data)
{
 8001630:	b590      	push	{r4, r7, lr}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  blt_int16u len;
  blt_int8u *destPtr;

  /* validate length of upload request */
  if (data[1] > (XCP_CTO_PACKET_LEN-1))
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3301      	adds	r3, #1
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	461c      	mov	r4, r3
 8001640:	f7ff fd32 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 8001644:	4603      	mov	r3, r0
 8001646:	3b01      	subs	r3, #1
 8001648:	429c      	cmp	r4, r3
 800164a:	dd03      	ble.n	8001654 <XcpCmdUpload+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 800164c:	2022      	movs	r0, #34	; 0x22
 800164e:	f7ff ff0f 	bl	8001470 <XcpSetCtoError>
    return;
 8001652:	e021      	b.n	8001698 <XcpCmdUpload+0x68>
  }

  /* read out the length of the requested upload operation */
  len = data[1];
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3301      	adds	r3, #1
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	81fb      	strh	r3, [r7, #14]
  /* set the destination pointer */
  destPtr = (blt_int8u *)((blt_addr)(blt_int32u)&xcpInfo.ctoData[1]);
 800165c:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <XcpCmdUpload+0x70>)
 800165e:	60bb      	str	r3, [r7, #8]
    /* copy the data from memory to the data packet */
    CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
  }
  #else
  /* copy the data from memory to the data packet */
  CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
 8001660:	68b8      	ldr	r0, [r7, #8]
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <XcpCmdUpload+0x74>)
 8001664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001666:	89fa      	ldrh	r2, [r7, #14]
 8001668:	4619      	mov	r1, r3
 800166a:	f7fe ff8d 	bl	8000588 <CpuMemCopy>
  /* uploads are disabled, so return zero values for memory read operations */
  CpuMemSet((blt_addr)destPtr, 0, len);
#endif /* XCP_UPLOAD_EN == 1 */

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 800166e:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <XcpCmdUpload+0x74>)
 8001670:	22ff      	movs	r2, #255	; 0xff
 8001672:	70da      	strb	r2, [r3, #3]

  /* post increment the mta */
  xcpInfo.mta += data[1];
 8001674:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <XcpCmdUpload+0x74>)
 8001676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	3201      	adds	r2, #1
 800167c:	7812      	ldrb	r2, [r2, #0]
 800167e:	4413      	add	r3, r2
 8001680:	4a08      	ldr	r2, [pc, #32]	; (80016a4 <XcpCmdUpload+0x74>)
 8001682:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = data[1]+1;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3301      	adds	r3, #1
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	b29b      	uxth	r3, r3
 800168c:	3301      	adds	r3, #1
 800168e:	b29b      	uxth	r3, r3
 8001690:	b21a      	sxth	r2, r3
 8001692:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <XcpCmdUpload+0x74>)
 8001694:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdUpload ***/
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	bd90      	pop	{r4, r7, pc}
 800169e:	bf00      	nop
 80016a0:	2000052c 	.word	0x2000052c
 80016a4:	20000528 	.word	0x20000528

080016a8 <XcpCmdShortUpload>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdShortUpload(blt_int8u *data)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  blt_int16u len;
  blt_int8u *destPtr;

  /* validate length of upload request */
  if (data[1] > (XCP_CTO_PACKET_LEN-1))
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3301      	adds	r3, #1
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	461c      	mov	r4, r3
 80016b8:	f7ff fcf6 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 80016bc:	4603      	mov	r3, r0
 80016be:	3b01      	subs	r3, #1
 80016c0:	429c      	cmp	r4, r3
 80016c2:	dd03      	ble.n	80016cc <XcpCmdShortUpload+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 80016c4:	2022      	movs	r0, #34	; 0x22
 80016c6:	f7ff fed3 	bl	8001470 <XcpSetCtoError>
    return;
 80016ca:	e025      	b.n	8001718 <XcpCmdShortUpload+0x70>
  }

  /* update mta. current implementation ignores address extension */
  xcpInfo.mta = *(blt_int32u *)&data[4];
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	4a13      	ldr	r2, [pc, #76]	; (8001720 <XcpCmdShortUpload+0x78>)
 80016d2:	6493      	str	r3, [r2, #72]	; 0x48
  /* read out the length of the requested upload operation */
  len = data[1];
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3301      	adds	r3, #1
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	81fb      	strh	r3, [r7, #14]
  /* set the destination pointer */
  destPtr = (blt_int8u *)((blt_addr)(blt_int32u)&xcpInfo.ctoData[1]);
 80016dc:	4b11      	ldr	r3, [pc, #68]	; (8001724 <XcpCmdShortUpload+0x7c>)
 80016de:	60bb      	str	r3, [r7, #8]
    /* copy the data from memory to the data packet */
    CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
  }
  #else
  /* copy the data from memory to the data packet */
  CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
 80016e0:	68b8      	ldr	r0, [r7, #8]
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <XcpCmdShortUpload+0x78>)
 80016e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016e6:	89fa      	ldrh	r2, [r7, #14]
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7fe ff4d 	bl	8000588 <CpuMemCopy>
  /* uploads are disabled, so return zero values for memory read operations */
  CpuMemSet((blt_addr)destPtr, 0, len);
#endif /* XCP_UPLOAD_EN == 1 */

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <XcpCmdShortUpload+0x78>)
 80016f0:	22ff      	movs	r2, #255	; 0xff
 80016f2:	70da      	strb	r2, [r3, #3]

  /* post increment the mta */
  xcpInfo.mta += data[1];
 80016f4:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <XcpCmdShortUpload+0x78>)
 80016f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	3201      	adds	r2, #1
 80016fc:	7812      	ldrb	r2, [r2, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	4a07      	ldr	r2, [pc, #28]	; (8001720 <XcpCmdShortUpload+0x78>)
 8001702:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = data[1]+1;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3301      	adds	r3, #1
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	b29b      	uxth	r3, r3
 800170c:	3301      	adds	r3, #1
 800170e:	b29b      	uxth	r3, r3
 8001710:	b21a      	sxth	r2, r3
 8001712:	4b03      	ldr	r3, [pc, #12]	; (8001720 <XcpCmdShortUpload+0x78>)
 8001714:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdShortUpload ***/
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bd90      	pop	{r4, r7, pc}
 800171e:	bf00      	nop
 8001720:	20000528 	.word	0x20000528
 8001724:	2000052c 	.word	0x2000052c

08001728 <XcpCmdBuildCheckSum>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdBuildCheckSum(blt_int8u *data)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001730:	4b0e      	ldr	r3, [pc, #56]	; (800176c <XcpCmdBuildCheckSum+0x44>)
 8001732:	22ff      	movs	r2, #255	; 0xff
 8001734:	70da      	strb	r2, [r3, #3]

  /* obtain checksum and checksum type */
  xcpInfo.ctoData[1] = XcpComputeChecksum(xcpInfo.mta, *(blt_int32u *)&data[4],
 8001736:	4b0d      	ldr	r3, [pc, #52]	; (800176c <XcpCmdBuildCheckSum+0x44>)
 8001738:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3304      	adds	r3, #4
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0b      	ldr	r2, [pc, #44]	; (8001770 <XcpCmdBuildCheckSum+0x48>)
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff fe67 	bl	8001416 <XcpComputeChecksum>
 8001748:	4603      	mov	r3, r0
 800174a:	461a      	mov	r2, r3
 800174c:	4b07      	ldr	r3, [pc, #28]	; (800176c <XcpCmdBuildCheckSum+0x44>)
 800174e:	711a      	strb	r2, [r3, #4]
                                          (blt_int32u *)&xcpInfo.ctoData[4]);

  /* initialize reserved parameters */
  xcpInfo.ctoData[2] = 0;
 8001750:	4b06      	ldr	r3, [pc, #24]	; (800176c <XcpCmdBuildCheckSum+0x44>)
 8001752:	2200      	movs	r2, #0
 8001754:	715a      	strb	r2, [r3, #5]
  xcpInfo.ctoData[3] = 0;
 8001756:	4b05      	ldr	r3, [pc, #20]	; (800176c <XcpCmdBuildCheckSum+0x44>)
 8001758:	2200      	movs	r2, #0
 800175a:	719a      	strb	r2, [r3, #6]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 800175c:	4b03      	ldr	r3, [pc, #12]	; (800176c <XcpCmdBuildCheckSum+0x44>)
 800175e:	2208      	movs	r2, #8
 8001760:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdBuildCheckSum ***/
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20000528 	.word	0x20000528
 8001770:	2000052f 	.word	0x2000052f

08001774 <XcpCmdProgramStart>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramStart(blt_int8u *data)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 800177c:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <XcpCmdProgramStart+0x48>)
 800177e:	22ff      	movs	r2, #255	; 0xff
 8001780:	70da      	strb	r2, [r3, #3]

  /* initialize reserved parameter */
  xcpInfo.ctoData[1] = 0;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <XcpCmdProgramStart+0x48>)
 8001784:	2200      	movs	r2, #0
 8001786:	711a      	strb	r2, [r3, #4]

  /* no special communication mode supported during programming */
  xcpInfo.ctoData[2] = 0;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <XcpCmdProgramStart+0x48>)
 800178a:	2200      	movs	r2, #0
 800178c:	715a      	strb	r2, [r3, #5]

  /* cto packet length stays the same during programming */
  xcpInfo.ctoData[3] = (blt_int8u)XCP_CTO_PACKET_LEN;
 800178e:	f7ff fc8b 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 8001792:	4603      	mov	r3, r0
 8001794:	b2da      	uxtb	r2, r3
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <XcpCmdProgramStart+0x48>)
 8001798:	719a      	strb	r2, [r3, #6]

  /* no block size, st-min time, or queue size supported */
  xcpInfo.ctoData[4] = 0;
 800179a:	4b08      	ldr	r3, [pc, #32]	; (80017bc <XcpCmdProgramStart+0x48>)
 800179c:	2200      	movs	r2, #0
 800179e:	71da      	strb	r2, [r3, #7]
  xcpInfo.ctoData[5] = 0;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <XcpCmdProgramStart+0x48>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	721a      	strb	r2, [r3, #8]
  xcpInfo.ctoData[6] = 0;
 80017a6:	4b05      	ldr	r3, [pc, #20]	; (80017bc <XcpCmdProgramStart+0x48>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	725a      	strb	r2, [r3, #9]

  /* set packet length */
  xcpInfo.ctoLen = 7;
 80017ac:	4b03      	ldr	r3, [pc, #12]	; (80017bc <XcpCmdProgramStart+0x48>)
 80017ae:	2207      	movs	r2, #7
 80017b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramStart ***/
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000528 	.word	0x20000528

080017c0 <XcpCmdProgramMax>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramMax(blt_int8u *data)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* program the data */
  if (NvmWrite((blt_addr)xcpInfo.mta, XCP_CTO_PACKET_LEN-1, &data[1]) == BLT_FALSE)
 80017c8:	4b13      	ldr	r3, [pc, #76]	; (8001818 <XcpCmdProgramMax+0x58>)
 80017ca:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 80017cc:	f7ff fc6c 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 80017d0:	4603      	mov	r3, r0
 80017d2:	3b01      	subs	r3, #1
 80017d4:	4619      	mov	r1, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	3301      	adds	r3, #1
 80017da:	461a      	mov	r2, r3
 80017dc:	4620      	mov	r0, r4
 80017de:	f7ff f9e5 	bl	8000bac <NvmWrite>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d103      	bne.n	80017f0 <XcpCmdProgramMax+0x30>
  {
    /* error occurred during programming */
    XcpSetCtoError(XCP_ERR_GENERIC);
 80017e8:	2031      	movs	r0, #49	; 0x31
 80017ea:	f7ff fe41 	bl	8001470 <XcpSetCtoError>
    return;
 80017ee:	e00f      	b.n	8001810 <XcpCmdProgramMax+0x50>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <XcpCmdProgramMax+0x58>)
 80017f2:	22ff      	movs	r2, #255	; 0xff
 80017f4:	70da      	strb	r2, [r3, #3]

  /* post increment the mta */
  xcpInfo.mta += XCP_CTO_PACKET_LEN-1;
 80017f6:	f7ff fc57 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 80017fa:	4603      	mov	r3, r0
 80017fc:	1e5a      	subs	r2, r3, #1
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <XcpCmdProgramMax+0x58>)
 8001800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001802:	4413      	add	r3, r2
 8001804:	4a04      	ldr	r2, [pc, #16]	; (8001818 <XcpCmdProgramMax+0x58>)
 8001806:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8001808:	4b03      	ldr	r3, [pc, #12]	; (8001818 <XcpCmdProgramMax+0x58>)
 800180a:	2201      	movs	r2, #1
 800180c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramMax ***/
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bd90      	pop	{r4, r7, pc}
 8001816:	bf00      	nop
 8001818:	20000528 	.word	0x20000528

0800181c <XcpCmdProgram>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgram(blt_int8u *data)
{
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* validate length of download request */
  if (data[1] > (XCP_CTO_PACKET_LEN-2))
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3301      	adds	r3, #1
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	461c      	mov	r4, r3
 800182c:	f7ff fc3c 	bl	80010a8 <ComGetActiveInterfaceMaxRxLen>
 8001830:	4603      	mov	r3, r0
 8001832:	3b02      	subs	r3, #2
 8001834:	429c      	cmp	r4, r3
 8001836:	dd03      	ble.n	8001840 <XcpCmdProgram+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 8001838:	2022      	movs	r0, #34	; 0x22
 800183a:	f7ff fe19 	bl	8001470 <XcpSetCtoError>
    return;
 800183e:	e030      	b.n	80018a2 <XcpCmdProgram+0x86>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001840:	4b19      	ldr	r3, [pc, #100]	; (80018a8 <XcpCmdProgram+0x8c>)
 8001842:	22ff      	movs	r2, #255	; 0xff
 8001844:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8001846:	4b18      	ldr	r3, [pc, #96]	; (80018a8 <XcpCmdProgram+0x8c>)
 8001848:	2201      	movs	r2, #1
 800184a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* end of programming sequence (datasize is 0)? */
  if (data[1] == 0)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3301      	adds	r3, #1
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d108      	bne.n	800186a <XcpCmdProgram+0x4e>
  {
    /* call erase/programming cleanup routine */
    if (NvmDone() == BLT_FALSE)
 8001858:	f7ff f9d4 	bl	8000c04 <NvmDone>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d11e      	bne.n	80018a0 <XcpCmdProgram+0x84>
    {
      /* error occurred while finishing up programming */
      XcpSetCtoError(XCP_ERR_GENERIC);
 8001862:	2031      	movs	r0, #49	; 0x31
 8001864:	f7ff fe04 	bl	8001470 <XcpSetCtoError>
    }
    return;
 8001868:	e01a      	b.n	80018a0 <XcpCmdProgram+0x84>
  }
  /* program the data */
  if (NvmWrite((blt_addr)xcpInfo.mta, data[1], &data[2]) == BLT_FALSE)
 800186a:	4b0f      	ldr	r3, [pc, #60]	; (80018a8 <XcpCmdProgram+0x8c>)
 800186c:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3301      	adds	r3, #1
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4619      	mov	r1, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3302      	adds	r3, #2
 800187a:	461a      	mov	r2, r3
 800187c:	f7ff f996 	bl	8000bac <NvmWrite>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d103      	bne.n	800188e <XcpCmdProgram+0x72>
  {
    /* error occurred during programming */
    XcpSetCtoError(XCP_ERR_GENERIC);
 8001886:	2031      	movs	r0, #49	; 0x31
 8001888:	f7ff fdf2 	bl	8001470 <XcpSetCtoError>
    return;
 800188c:	e009      	b.n	80018a2 <XcpCmdProgram+0x86>
  }

  /* post increment the mta */
  xcpInfo.mta += data[1];
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <XcpCmdProgram+0x8c>)
 8001890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	3201      	adds	r2, #1
 8001896:	7812      	ldrb	r2, [r2, #0]
 8001898:	4413      	add	r3, r2
 800189a:	4a03      	ldr	r2, [pc, #12]	; (80018a8 <XcpCmdProgram+0x8c>)
 800189c:	6493      	str	r3, [r2, #72]	; 0x48
 800189e:	e000      	b.n	80018a2 <XcpCmdProgram+0x86>
    return;
 80018a0:	bf00      	nop
} /*** end of XcpCmdProgram ***/
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd90      	pop	{r4, r7, pc}
 80018a8:	20000528 	.word	0x20000528

080018ac <XcpCmdProgramClear>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramClear(blt_int8u *data)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* erase the memory */
  if (NvmErase((blt_addr)xcpInfo.mta, *(blt_int32u *)&data[4]) == BLT_FALSE)
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <XcpCmdProgramClear+0x3c>)
 80018b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3304      	adds	r3, #4
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	f7ff f983 	bl	8000bcc <NvmErase>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d103      	bne.n	80018d4 <XcpCmdProgramClear+0x28>
  {
    /* error occurred during erasure */
    XcpSetCtoError(XCP_ERR_GENERIC);
 80018cc:	2031      	movs	r0, #49	; 0x31
 80018ce:	f7ff fdcf 	bl	8001470 <XcpSetCtoError>
    return;
 80018d2:	e006      	b.n	80018e2 <XcpCmdProgramClear+0x36>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80018d4:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <XcpCmdProgramClear+0x3c>)
 80018d6:	22ff      	movs	r2, #255	; 0xff
 80018d8:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 80018da:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <XcpCmdProgramClear+0x3c>)
 80018dc:	2201      	movs	r2, #1
 80018de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramClear ***/
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000528 	.word	0x20000528

080018ec <XcpCmdProgramReset>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramReset(blt_int8u *data)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
#endif

  /* reset the ecu after programming is done. so basically, just start the newly programmed
   * firmware. it is okay if the code does not return here. 
   */
  CpuStartUserProgram();
 80018f4:	f7fe fe14 	bl	8000520 <CpuStartUserProgram>

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80018f8:	4b05      	ldr	r3, [pc, #20]	; (8001910 <XcpCmdProgramReset+0x24>)
 80018fa:	22ff      	movs	r2, #255	; 0xff
 80018fc:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 80018fe:	4b04      	ldr	r3, [pc, #16]	; (8001910 <XcpCmdProgramReset+0x24>)
 8001900:	2201      	movs	r2, #1
 8001902:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramReset ***/
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000528 	.word	0x20000528

08001914 <XcpCmdProgramPrepare>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramPrepare(blt_int8u *data)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* programming with kernel currently not needed and therefore not supported */
  XcpSetCtoError(XCP_ERR_GENERIC);
 800191c:	2031      	movs	r0, #49	; 0x31
 800191e:	f7ff fda7 	bl	8001470 <XcpSetCtoError>
  return;
 8001922:	bf00      	nop
} /*** end of XcpCmdProgramPrepare ***/
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <CpuUserProgramStartHook>:
** \return    BLT_TRUE if it is okay to start the user program, BLT_FALSE to keep
**            keep the bootloader active.
**
****************************************************************************************/
blt_bool CpuUserProgramStartHook(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* additional and optional backdoor entry through the pushbutton on the board. to
   * force the bootloader to stay active after reset, keep the pushbutton pressed while
   * resetting the microcontroller.
   */
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8001930:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001934:	4806      	ldr	r0, [pc, #24]	; (8001950 <CpuUserProgramStartHook+0x24>)
 8001936:	f003 fc9b 	bl	8005270 <HAL_GPIO_ReadPin>
 800193a:	4603      	mov	r3, r0
 800193c:	2b01      	cmp	r3, #1
 800193e:	d101      	bne.n	8001944 <CpuUserProgramStartHook+0x18>
  {
    /* pushbutton pressed, so do not start the user program and keep the
     * bootloader active instead.
     */
    return BLT_FALSE;
 8001940:	2300      	movs	r3, #0
 8001942:	e002      	b.n	800194a <CpuUserProgramStartHook+0x1e>
  }
  /* clean up the LED driver */
  LedBlinkExit();
 8001944:	f000 f854 	bl	80019f0 <LedBlinkExit>
  /*  okay to start the user program.*/
  return BLT_TRUE;
 8001948:	2301      	movs	r3, #1
} /*** end of CpuUserProgramStartHook ***/
 800194a:	4618      	mov	r0, r3
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020800 	.word	0x40020800

08001954 <CopInitHook>:
**            watchdog.
** \return    none.
**
****************************************************************************************/
void CopInitHook(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* this function is called upon initialization. might as well use it to initialize
   * the LED driver. It is kind of a visual watchdog anyways.
   */
  LedBlinkInit(100);
 8001958:	2064      	movs	r0, #100	; 0x64
 800195a:	f000 f809 	bl	8001970 <LedBlinkInit>
} /*** end of CopInitHook ***/
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}

08001962 <CopServiceHook>:
**            the watchdog to prevent a watchdog reset.
** \return    none.
**
****************************************************************************************/
void CopServiceHook(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* run the LED blink task. this is a better place to do it than in the main() program
   * loop. certain operations such as flash erase can take a long time, which would cause
   * a blink interval to be skipped. this function is also called during such operations,
   * so no blink intervals will be skipped when calling the LED blink task here.
   */
  LedBlinkTask();
 8001966:	f000 f813 	bl	8001990 <LedBlinkTask>
} /*** end of CopServiceHook ***/
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <LedBlinkInit>:
** \param     interval_ms Specifies the desired LED blink interval time in milliseconds.
** \return    none.
**
****************************************************************************************/
void LedBlinkInit(blt_int16u interval_ms)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	80fb      	strh	r3, [r7, #6]
  /* store the interval time between LED toggles */
  ledBlinkIntervalMs = interval_ms;
 800197a:	4a04      	ldr	r2, [pc, #16]	; (800198c <LedBlinkInit+0x1c>)
 800197c:	88fb      	ldrh	r3, [r7, #6]
 800197e:	8013      	strh	r3, [r2, #0]
} /*** end of LedBlinkInit ***/
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	20000574 	.word	0x20000574

08001990 <LedBlinkTask>:
** \brief     Task function for blinking the LED as a fixed timer interval.
** \return    none.
**
****************************************************************************************/
void LedBlinkTask(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  static blt_bool ledOn = BLT_FALSE;
  static blt_int32u nextBlinkEvent = 0;

  /* check for blink event */
  if (TimerGet() >= nextBlinkEvent)
 8001994:	f7ff fac2 	bl	8000f1c <TimerGet>
 8001998:	4602      	mov	r2, r0
 800199a:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <LedBlinkTask+0x50>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d31c      	bcc.n	80019dc <LedBlinkTask+0x4c>
  {
    /* toggle the LED state */
    if (ledOn == BLT_FALSE)
 80019a2:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <LedBlinkTask+0x54>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d108      	bne.n	80019bc <LedBlinkTask+0x2c>
    {
      ledOn = BLT_TRUE;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <LedBlinkTask+0x54>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 80019b0:	2201      	movs	r2, #1
 80019b2:	2108      	movs	r1, #8
 80019b4:	480c      	ldr	r0, [pc, #48]	; (80019e8 <LedBlinkTask+0x58>)
 80019b6:	f003 fc73 	bl	80052a0 <HAL_GPIO_WritePin>
 80019ba:	e007      	b.n	80019cc <LedBlinkTask+0x3c>
    }
    else
    {
      ledOn = BLT_FALSE;
 80019bc:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <LedBlinkTask+0x54>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2108      	movs	r1, #8
 80019c6:	4808      	ldr	r0, [pc, #32]	; (80019e8 <LedBlinkTask+0x58>)
 80019c8:	f003 fc6a 	bl	80052a0 <HAL_GPIO_WritePin>
    }
    /* schedule the next blink event */
    nextBlinkEvent = TimerGet() + ledBlinkIntervalMs;
 80019cc:	f7ff faa6 	bl	8000f1c <TimerGet>
 80019d0:	4602      	mov	r2, r0
 80019d2:	4b06      	ldr	r3, [pc, #24]	; (80019ec <LedBlinkTask+0x5c>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	4413      	add	r3, r2
 80019d8:	4a01      	ldr	r2, [pc, #4]	; (80019e0 <LedBlinkTask+0x50>)
 80019da:	6013      	str	r3, [r2, #0]
  }
} /*** end of LedBlinkTask ***/
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000578 	.word	0x20000578
 80019e4:	2000057c 	.word	0x2000057c
 80019e8:	40022800 	.word	0x40022800
 80019ec:	20000574 	.word	0x20000574

080019f0 <LedBlinkExit>:
**            exit.
** \return    none.
**
****************************************************************************************/
void LedBlinkExit(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* turn the LED off */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2180      	movs	r1, #128	; 0x80
 80019f8:	4802      	ldr	r0, [pc, #8]	; (8001a04 <LedBlinkExit+0x14>)
 80019fa:	f003 fc51 	bl	80052a0 <HAL_GPIO_WritePin>
} /*** end of LedBlinkExit ***/
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40020400 	.word	0x40020400

08001a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0


  blt_int8u deferredInitRequestFlag = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	71fb      	strb	r3, [r7, #7]

  /* initialize the microcontroller */
  Init();
 8001a12:	f000 f83d 	bl	8001a90 <Init>
  /* initialize the shared parameters module */
  BSP_SDRAM_Init();
 8001a16:	f001 f9cb 	bl	8002db0 <BSP_SDRAM_Init>
  BSP_LCD_Init() ;
 8001a1a:	f000 fc9c 	bl	8002356 <BSP_LCD_Init>
  BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f000 fca2 	bl	8002368 <BSP_LCD_InitEx>
  BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER_BACKGROUND, LCD_FB_START_ADDRESS);
 8001a24:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f000 fe35 	bl	8002698 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001a2e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001a32:	f000 fedd 	bl	80027f0 <BSP_LCD_Clear>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001a36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a3a:	f000 fe8d 	bl	8002758 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8001a3e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001a42:	f000 fea1 	bl	8002788 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8001a46:	4810      	ldr	r0, [pc, #64]	; (8001a88 <main+0x80>)
 8001a48:	f000 feb8 	bl	80027bc <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"StartUp", CENTER_MODE);
 8001a4c:	f000 fe18 	bl	8002680 <BSP_LCD_GetYSize>
 8001a50:	4603      	mov	r3, r0
 8001a52:	085b      	lsrs	r3, r3, #1
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	3b1b      	subs	r3, #27
 8001a58:	b299      	uxth	r1, r3
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	4a0b      	ldr	r2, [pc, #44]	; (8001a8c <main+0x84>)
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f000 ff32 	bl	80028c8 <BSP_LCD_DisplayStringAt>
  SharedParamsInit();
 8001a64:	f000 fba0 	bl	80021a8 <SharedParamsInit>
  /* initialize the bootloader */
  BootInit();
 8001a68:	f7ff fab8 	bl	8000fdc <BootInit>
   * the bootloader to initialize the TCP/IP network stack. this makes it possible for
   * a firmware update to proceed. the code here reads out this flag and performs the
   * TCP/IP network stack initialization when requested.
   */
  //ComDeferredInit();
  SharedParamsReadByIndex(0, &deferredInitRequestFlag);
 8001a6c:	1dfb      	adds	r3, r7, #7
 8001a6e:	4619      	mov	r1, r3
 8001a70:	2000      	movs	r0, #0
 8001a72:	f000 fbc1 	bl	80021f8 <SharedParamsReadByIndex>
  if (deferredInitRequestFlag == 1)
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d101      	bne.n	8001a80 <main+0x78>
  {
    /* explicitly initialize all communication interface for which the deferred
     * initialization feature was enabled.
     */
    ComDeferredInit();
 8001a7c:	f7ff fb79 	bl	8001172 <ComDeferredInit>

  /* start the infinite program loop */
  while (1)
  {
    /* run the bootloader task */
    BootTask();
 8001a80:	f7ff fabc 	bl	8000ffc <BootTask>
 8001a84:	e7fc      	b.n	8001a80 <main+0x78>
 8001a86:	bf00      	nop
 8001a88:	20000004 	.word	0x20000004
 8001a8c:	080071bc 	.word	0x080071bc

08001a90 <Init>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* HAL library initialization */
  HAL_Init();
 8001a94:	f001 fbe0 	bl	8003258 <HAL_Init>
  /* configure system clock */
  SystemClock_Config();
 8001a98:	f000 f802 	bl	8001aa0 <SystemClock_Config>
} /*** end of Init ***/
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b096      	sub	sp, #88	; 0x58
 8001aa4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	4b31      	ldr	r3, [pc, #196]	; (8001b78 <SystemClock_Config+0xd8>)
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab4:	4a30      	ldr	r2, [pc, #192]	; (8001b78 <SystemClock_Config+0xd8>)
 8001ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aba:	6413      	str	r3, [r2, #64]	; 0x40
 8001abc:	4b2e      	ldr	r3, [pc, #184]	; (8001b78 <SystemClock_Config+0xd8>)
 8001abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ac8:	2300      	movs	r3, #0
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	4b2b      	ldr	r3, [pc, #172]	; (8001b7c <SystemClock_Config+0xdc>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a2a      	ldr	r2, [pc, #168]	; (8001b7c <SystemClock_Config+0xdc>)
 8001ad2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ad6:	6013      	str	r3, [r2, #0]
 8001ad8:	4b28      	ldr	r3, [pc, #160]	; (8001b7c <SystemClock_Config+0xdc>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ae8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aec:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aee:	2302      	movs	r3, #2
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001af2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001af6:	62bb      	str	r3, [r7, #40]	; 0x28
#if defined(USE_STM32469I_DISCO_REVA)
  RCC_OscInitStruct.PLL.PLLM = 25;
#else
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001af8:	2308      	movs	r3, #8
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* USE_STM32469I_DISCO_REVA */
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001afc:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001b00:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b02:	2302      	movs	r3, #2
 8001b04:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b06:	2307      	movs	r3, #7
 8001b08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 6;
 8001b0a:	2306      	movs	r3, #6
 8001b0c:	63fb      	str	r3, [r7, #60]	; 0x3c

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	4618      	mov	r0, r3
 8001b14:	f004 fb2a 	bl	800616c <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8001b1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d000      	beq.n	8001b28 <SystemClock_Config+0x88>
  {
    while(1) { ; }
 8001b26:	e7fe      	b.n	8001b26 <SystemClock_Config+0x86>
  }

  /* Activate the OverDrive to reach the 180 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 8001b28:	f003 fed4 	bl	80058d4 <HAL_PWREx_EnableOverDrive>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8001b32:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d000      	beq.n	8001b3c <SystemClock_Config+0x9c>
  {
    while(1) { ; }
 8001b3a:	e7fe      	b.n	8001b3a <SystemClock_Config+0x9a>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b40:	2302      	movs	r3, #2
 8001b42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b52:	653b      	str	r3, [r7, #80]	; 0x50

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001b54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b58:	2105      	movs	r1, #5
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 ff0a 	bl	8005974 <HAL_RCC_ClockConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8001b66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d000      	beq.n	8001b70 <SystemClock_Config+0xd0>
  {
    while(1) { ; }
 8001b6e:	e7fe      	b.n	8001b6e <SystemClock_Config+0xce>
  }
}
 8001b70:	bf00      	nop
 8001b72:	3758      	adds	r7, #88	; 0x58
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40007000 	.word	0x40007000

08001b80 <HAL_MspInit>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void HAL_MspInit(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08e      	sub	sp, #56	; 0x38
 8001b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Power and SYSCFG clock enable. */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	623b      	str	r3, [r7, #32]
 8001b8a:	4b58      	ldr	r3, [pc, #352]	; (8001cec <HAL_MspInit+0x16c>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	4a57      	ldr	r2, [pc, #348]	; (8001cec <HAL_MspInit+0x16c>)
 8001b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b94:	6413      	str	r3, [r2, #64]	; 0x40
 8001b96:	4b55      	ldr	r3, [pc, #340]	; (8001cec <HAL_MspInit+0x16c>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9e:	623b      	str	r3, [r7, #32]
 8001ba0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61fb      	str	r3, [r7, #28]
 8001ba6:	4b51      	ldr	r3, [pc, #324]	; (8001cec <HAL_MspInit+0x16c>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a50      	ldr	r2, [pc, #320]	; (8001cec <HAL_MspInit+0x16c>)
 8001bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b4e      	ldr	r3, [pc, #312]	; (8001cec <HAL_MspInit+0x16c>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bba:	61fb      	str	r3, [r7, #28]
 8001bbc:	69fb      	ldr	r3, [r7, #28]
  /* GPIO ports clock enable. */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61bb      	str	r3, [r7, #24]
 8001bc2:	4b4a      	ldr	r3, [pc, #296]	; (8001cec <HAL_MspInit+0x16c>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	4a49      	ldr	r2, [pc, #292]	; (8001cec <HAL_MspInit+0x16c>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <HAL_MspInit+0x16c>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	61bb      	str	r3, [r7, #24]
 8001bd8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	4b43      	ldr	r3, [pc, #268]	; (8001cec <HAL_MspInit+0x16c>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a42      	ldr	r2, [pc, #264]	; (8001cec <HAL_MspInit+0x16c>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b40      	ldr	r3, [pc, #256]	; (8001cec <HAL_MspInit+0x16c>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	4b3c      	ldr	r3, [pc, #240]	; (8001cec <HAL_MspInit+0x16c>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a3b      	ldr	r2, [pc, #236]	; (8001cec <HAL_MspInit+0x16c>)
 8001c00:	f043 0304 	orr.w	r3, r3, #4
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b39      	ldr	r3, [pc, #228]	; (8001cec <HAL_MspInit+0x16c>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b35      	ldr	r3, [pc, #212]	; (8001cec <HAL_MspInit+0x16c>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	4a34      	ldr	r2, [pc, #208]	; (8001cec <HAL_MspInit+0x16c>)
 8001c1c:	f043 0308 	orr.w	r3, r3, #8
 8001c20:	6313      	str	r3, [r2, #48]	; 0x30
 8001c22:	4b32      	ldr	r3, [pc, #200]	; (8001cec <HAL_MspInit+0x16c>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	4b2e      	ldr	r3, [pc, #184]	; (8001cec <HAL_MspInit+0x16c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a2d      	ldr	r2, [pc, #180]	; (8001cec <HAL_MspInit+0x16c>)
 8001c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	; (8001cec <HAL_MspInit+0x16c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	607b      	str	r3, [r7, #4]
 8001c4e:	4b27      	ldr	r3, [pc, #156]	; (8001cec <HAL_MspInit+0x16c>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	4a26      	ldr	r2, [pc, #152]	; (8001cec <HAL_MspInit+0x16c>)
 8001c54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c58:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5a:	4b24      	ldr	r3, [pc, #144]	; (8001cec <HAL_MspInit+0x16c>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]

#if (BOOT_COM_RS232_ENABLE > 0)
  /* UART clock enable. */
  //__HAL_RCC_USART3_CLK_ENABLE();
  __HAL_RCC_USART6_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	603b      	str	r3, [r7, #0]
 8001c6a:	4b20      	ldr	r3, [pc, #128]	; (8001cec <HAL_MspInit+0x16c>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6e:	4a1f      	ldr	r2, [pc, #124]	; (8001cec <HAL_MspInit+0x16c>)
 8001c70:	f043 0320 	orr.w	r3, r3, #32
 8001c74:	6453      	str	r3, [r2, #68]	; 0x44
 8001c76:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <HAL_MspInit+0x16c>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7a:	f003 0320 	and.w	r3, r3, #32
 8001c7e:	603b      	str	r3, [r7, #0]
 8001c80:	683b      	ldr	r3, [r7, #0]
#endif

  /* Configure GPIO pin for the LED. */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c82:	2308      	movs	r3, #8
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c86:	2301      	movs	r3, #1
 8001c88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001c92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c96:	4619      	mov	r1, r3
 8001c98:	4815      	ldr	r0, [pc, #84]	; (8001cf0 <HAL_MspInit+0x170>)
 8001c9a:	f003 f93f 	bl	8004f1c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_RESET);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2108      	movs	r1, #8
 8001ca2:	4813      	ldr	r0, [pc, #76]	; (8001cf0 <HAL_MspInit+0x170>)
 8001ca4:	f003 fafc 	bl	80052a0 <HAL_GPIO_WritePin>

  /* Configure GPIO pin for (optional) backdoor entry input. */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ca8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cba:	4619      	mov	r1, r3
 8001cbc:	480d      	ldr	r0, [pc, #52]	; (8001cf4 <HAL_MspInit+0x174>)
 8001cbe:	f003 f92d 	bl	8004f1c <HAL_GPIO_Init>
#if (BOOT_COM_RS232_ENABLE > 0)
  /* UART TX and RX GPIO pin configuration. */
  //GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
  GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_9;
 8001cc2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	633b      	str	r3, [r7, #48]	; 0x30
  //GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001cd4:	2308      	movs	r3, #8
 8001cd6:	637b      	str	r3, [r7, #52]	; 0x34
  //HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4806      	ldr	r0, [pc, #24]	; (8001cf8 <HAL_MspInit+0x178>)
 8001ce0:	f003 f91c 	bl	8004f1c <HAL_GPIO_Init>
#endif
} /*** end of HAL_MspInit ***/
 8001ce4:	bf00      	nop
 8001ce6:	3738      	adds	r7, #56	; 0x38
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40022800 	.word	0x40022800
 8001cf4:	40020800 	.word	0x40020800
 8001cf8:	40021800 	.word	0x40021800

08001cfc <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001d06:	49be      	ldr	r1, [pc, #760]	; (8002000 <OTM8009A_Init+0x304>)
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f000 fea1 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8001d0e:	49bd      	ldr	r1, [pc, #756]	; (8002004 <OTM8009A_Init+0x308>)
 8001d10:	2003      	movs	r0, #3
 8001d12:	f000 fe9d 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8001d16:	49bc      	ldr	r1, [pc, #752]	; (8002008 <OTM8009A_Init+0x30c>)
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f000 fe99 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8001d1e:	49bb      	ldr	r1, [pc, #748]	; (800200c <OTM8009A_Init+0x310>)
 8001d20:	2002      	movs	r0, #2
 8001d22:	f000 fe95 	bl	8002a50 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001d26:	49b8      	ldr	r1, [pc, #736]	; (8002008 <OTM8009A_Init+0x30c>)
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f000 fe91 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8001d2e:	49b8      	ldr	r1, [pc, #736]	; (8002010 <OTM8009A_Init+0x314>)
 8001d30:	2000      	movs	r0, #0
 8001d32:	f000 fe8d 	bl	8002a50 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8001d36:	200a      	movs	r0, #10
 8001d38:	f000 fb02 	bl	8002340 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8001d3c:	49b5      	ldr	r1, [pc, #724]	; (8002014 <OTM8009A_Init+0x318>)
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f000 fe86 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8001d44:	49b4      	ldr	r1, [pc, #720]	; (8002018 <OTM8009A_Init+0x31c>)
 8001d46:	2000      	movs	r0, #0
 8001d48:	f000 fe82 	bl	8002a50 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8001d4c:	200a      	movs	r0, #10
 8001d4e:	f000 faf7 	bl	8002340 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 8001d52:	49b2      	ldr	r1, [pc, #712]	; (800201c <OTM8009A_Init+0x320>)
 8001d54:	2000      	movs	r0, #0
 8001d56:	f000 fe7b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8001d5a:	49b1      	ldr	r1, [pc, #708]	; (8002020 <OTM8009A_Init+0x324>)
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f000 fe77 	bl	8002a50 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8001d62:	49b0      	ldr	r1, [pc, #704]	; (8002024 <OTM8009A_Init+0x328>)
 8001d64:	2000      	movs	r0, #0
 8001d66:	f000 fe73 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001d6a:	49af      	ldr	r1, [pc, #700]	; (8002028 <OTM8009A_Init+0x32c>)
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f000 fe6f 	bl	8002a50 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8001d72:	49ae      	ldr	r1, [pc, #696]	; (800202c <OTM8009A_Init+0x330>)
 8001d74:	2000      	movs	r0, #0
 8001d76:	f000 fe6b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 8001d7a:	49ad      	ldr	r1, [pc, #692]	; (8002030 <OTM8009A_Init+0x334>)
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f000 fe67 	bl	8002a50 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001d82:	499f      	ldr	r1, [pc, #636]	; (8002000 <OTM8009A_Init+0x304>)
 8001d84:	2000      	movs	r0, #0
 8001d86:	f000 fe63 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 8001d8a:	49aa      	ldr	r1, [pc, #680]	; (8002034 <OTM8009A_Init+0x338>)
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f000 fe5f 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001d92:	49a9      	ldr	r1, [pc, #676]	; (8002038 <OTM8009A_Init+0x33c>)
 8001d94:	2000      	movs	r0, #0
 8001d96:	f000 fe5b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 8001d9a:	49a8      	ldr	r1, [pc, #672]	; (800203c <OTM8009A_Init+0x340>)
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f000 fe57 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001da2:	49a7      	ldr	r1, [pc, #668]	; (8002040 <OTM8009A_Init+0x344>)
 8001da4:	2000      	movs	r0, #0
 8001da6:	f000 fe53 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 8001daa:	49a6      	ldr	r1, [pc, #664]	; (8002044 <OTM8009A_Init+0x348>)
 8001dac:	2000      	movs	r0, #0
 8001dae:	f000 fe4f 	bl	8002a50 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8001db2:	49a5      	ldr	r1, [pc, #660]	; (8002048 <OTM8009A_Init+0x34c>)
 8001db4:	2000      	movs	r0, #0
 8001db6:	f000 fe4b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8001dba:	49a4      	ldr	r1, [pc, #656]	; (800204c <OTM8009A_Init+0x350>)
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	f000 fe47 	bl	8002a50 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8001dc2:	49a3      	ldr	r1, [pc, #652]	; (8002050 <OTM8009A_Init+0x354>)
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f000 fe43 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001dca:	4997      	ldr	r1, [pc, #604]	; (8002028 <OTM8009A_Init+0x32c>)
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f000 fe3f 	bl	8002a50 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001dd2:	498b      	ldr	r1, [pc, #556]	; (8002000 <OTM8009A_Init+0x304>)
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f000 fe3b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8001dda:	499e      	ldr	r1, [pc, #632]	; (8002054 <OTM8009A_Init+0x358>)
 8001ddc:	2002      	movs	r0, #2
 8001dde:	f000 fe37 	bl	8002a50 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8001de2:	499d      	ldr	r1, [pc, #628]	; (8002058 <OTM8009A_Init+0x35c>)
 8001de4:	2000      	movs	r0, #0
 8001de6:	f000 fe33 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8001dea:	499c      	ldr	r1, [pc, #624]	; (800205c <OTM8009A_Init+0x360>)
 8001dec:	2000      	movs	r0, #0
 8001dee:	f000 fe2f 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8001df2:	499b      	ldr	r1, [pc, #620]	; (8002060 <OTM8009A_Init+0x364>)
 8001df4:	2000      	movs	r0, #0
 8001df6:	f000 fe2b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8001dfa:	499a      	ldr	r1, [pc, #616]	; (8002064 <OTM8009A_Init+0x368>)
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f000 fe27 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8001e02:	4999      	ldr	r1, [pc, #612]	; (8002068 <OTM8009A_Init+0x36c>)
 8001e04:	2000      	movs	r0, #0
 8001e06:	f000 fe23 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8001e0a:	4998      	ldr	r1, [pc, #608]	; (800206c <OTM8009A_Init+0x370>)
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f000 fe1f 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001e12:	4989      	ldr	r1, [pc, #548]	; (8002038 <OTM8009A_Init+0x33c>)
 8001e14:	2000      	movs	r0, #0
 8001e16:	f000 fe1b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8001e1a:	4995      	ldr	r1, [pc, #596]	; (8002070 <OTM8009A_Init+0x374>)
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f000 fe17 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001e22:	4987      	ldr	r1, [pc, #540]	; (8002040 <OTM8009A_Init+0x344>)
 8001e24:	2000      	movs	r0, #0
 8001e26:	f000 fe13 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8001e2a:	4992      	ldr	r1, [pc, #584]	; (8002074 <OTM8009A_Init+0x378>)
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f000 fe0f 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8001e32:	4991      	ldr	r1, [pc, #580]	; (8002078 <OTM8009A_Init+0x37c>)
 8001e34:	2000      	movs	r0, #0
 8001e36:	f000 fe0b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 8001e3a:	4990      	ldr	r1, [pc, #576]	; (800207c <OTM8009A_Init+0x380>)
 8001e3c:	2002      	movs	r0, #2
 8001e3e:	f000 fe07 	bl	8002a50 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001e42:	4971      	ldr	r1, [pc, #452]	; (8002008 <OTM8009A_Init+0x30c>)
 8001e44:	2000      	movs	r0, #0
 8001e46:	f000 fe03 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 8001e4a:	498d      	ldr	r1, [pc, #564]	; (8002080 <OTM8009A_Init+0x384>)
 8001e4c:	2006      	movs	r0, #6
 8001e4e:	f000 fdff 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001e52:	498c      	ldr	r1, [pc, #560]	; (8002084 <OTM8009A_Init+0x388>)
 8001e54:	2000      	movs	r0, #0
 8001e56:	f000 fdfb 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8001e5a:	498b      	ldr	r1, [pc, #556]	; (8002088 <OTM8009A_Init+0x38c>)
 8001e5c:	200e      	movs	r0, #14
 8001e5e:	f000 fdf7 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001e62:	498a      	ldr	r1, [pc, #552]	; (800208c <OTM8009A_Init+0x390>)
 8001e64:	2000      	movs	r0, #0
 8001e66:	f000 fdf3 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8001e6a:	4989      	ldr	r1, [pc, #548]	; (8002090 <OTM8009A_Init+0x394>)
 8001e6c:	200e      	movs	r0, #14
 8001e6e:	f000 fdef 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001e72:	4988      	ldr	r1, [pc, #544]	; (8002094 <OTM8009A_Init+0x398>)
 8001e74:	2000      	movs	r0, #0
 8001e76:	f000 fdeb 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8001e7a:	4987      	ldr	r1, [pc, #540]	; (8002098 <OTM8009A_Init+0x39c>)
 8001e7c:	200a      	movs	r0, #10
 8001e7e:	f000 fde7 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001e82:	4986      	ldr	r1, [pc, #536]	; (800209c <OTM8009A_Init+0x3a0>)
 8001e84:	2000      	movs	r0, #0
 8001e86:	f000 fde3 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8001e8a:	4985      	ldr	r1, [pc, #532]	; (80020a0 <OTM8009A_Init+0x3a4>)
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f000 fddf 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001e92:	495d      	ldr	r1, [pc, #372]	; (8002008 <OTM8009A_Init+0x30c>)
 8001e94:	2000      	movs	r0, #0
 8001e96:	f000 fddb 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8001e9a:	4982      	ldr	r1, [pc, #520]	; (80020a4 <OTM8009A_Init+0x3a8>)
 8001e9c:	200a      	movs	r0, #10
 8001e9e:	f000 fdd7 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001ea2:	4981      	ldr	r1, [pc, #516]	; (80020a8 <OTM8009A_Init+0x3ac>)
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f000 fdd3 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8001eaa:	4980      	ldr	r1, [pc, #512]	; (80020ac <OTM8009A_Init+0x3b0>)
 8001eac:	200f      	movs	r0, #15
 8001eae:	f000 fdcf 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001eb2:	4974      	ldr	r1, [pc, #464]	; (8002084 <OTM8009A_Init+0x388>)
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f000 fdcb 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8001eba:	497d      	ldr	r1, [pc, #500]	; (80020b0 <OTM8009A_Init+0x3b4>)
 8001ebc:	200f      	movs	r0, #15
 8001ebe:	f000 fdc7 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001ec2:	4972      	ldr	r1, [pc, #456]	; (800208c <OTM8009A_Init+0x390>)
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	f000 fdc3 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8001eca:	497a      	ldr	r1, [pc, #488]	; (80020b4 <OTM8009A_Init+0x3b8>)
 8001ecc:	200a      	movs	r0, #10
 8001ece:	f000 fdbf 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001ed2:	4970      	ldr	r1, [pc, #448]	; (8002094 <OTM8009A_Init+0x398>)
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f000 fdbb 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8001eda:	4977      	ldr	r1, [pc, #476]	; (80020b8 <OTM8009A_Init+0x3bc>)
 8001edc:	200f      	movs	r0, #15
 8001ede:	f000 fdb7 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001ee2:	496e      	ldr	r1, [pc, #440]	; (800209c <OTM8009A_Init+0x3a0>)
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f000 fdb3 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8001eea:	4974      	ldr	r1, [pc, #464]	; (80020bc <OTM8009A_Init+0x3c0>)
 8001eec:	200f      	movs	r0, #15
 8001eee:	f000 fdaf 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8001ef2:	4973      	ldr	r1, [pc, #460]	; (80020c0 <OTM8009A_Init+0x3c4>)
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f000 fdab 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8001efa:	4972      	ldr	r1, [pc, #456]	; (80020c4 <OTM8009A_Init+0x3c8>)
 8001efc:	200a      	movs	r0, #10
 8001efe:	f000 fda7 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8001f02:	4971      	ldr	r1, [pc, #452]	; (80020c8 <OTM8009A_Init+0x3cc>)
 8001f04:	2000      	movs	r0, #0
 8001f06:	f000 fda3 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8001f0a:	4970      	ldr	r1, [pc, #448]	; (80020cc <OTM8009A_Init+0x3d0>)
 8001f0c:	200a      	movs	r0, #10
 8001f0e:	f000 fd9f 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001f12:	493d      	ldr	r1, [pc, #244]	; (8002008 <OTM8009A_Init+0x30c>)
 8001f14:	2000      	movs	r0, #0
 8001f16:	f000 fd9b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8001f1a:	496d      	ldr	r1, [pc, #436]	; (80020d0 <OTM8009A_Init+0x3d4>)
 8001f1c:	200a      	movs	r0, #10
 8001f1e:	f000 fd97 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001f22:	4961      	ldr	r1, [pc, #388]	; (80020a8 <OTM8009A_Init+0x3ac>)
 8001f24:	2000      	movs	r0, #0
 8001f26:	f000 fd93 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8001f2a:	496a      	ldr	r1, [pc, #424]	; (80020d4 <OTM8009A_Init+0x3d8>)
 8001f2c:	200f      	movs	r0, #15
 8001f2e:	f000 fd8f 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001f32:	4954      	ldr	r1, [pc, #336]	; (8002084 <OTM8009A_Init+0x388>)
 8001f34:	2000      	movs	r0, #0
 8001f36:	f000 fd8b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8001f3a:	4967      	ldr	r1, [pc, #412]	; (80020d8 <OTM8009A_Init+0x3dc>)
 8001f3c:	200f      	movs	r0, #15
 8001f3e:	f000 fd87 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001f42:	4952      	ldr	r1, [pc, #328]	; (800208c <OTM8009A_Init+0x390>)
 8001f44:	2000      	movs	r0, #0
 8001f46:	f000 fd83 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8001f4a:	4964      	ldr	r1, [pc, #400]	; (80020dc <OTM8009A_Init+0x3e0>)
 8001f4c:	200a      	movs	r0, #10
 8001f4e:	f000 fd7f 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001f52:	4950      	ldr	r1, [pc, #320]	; (8002094 <OTM8009A_Init+0x398>)
 8001f54:	2000      	movs	r0, #0
 8001f56:	f000 fd7b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8001f5a:	4961      	ldr	r1, [pc, #388]	; (80020e0 <OTM8009A_Init+0x3e4>)
 8001f5c:	200f      	movs	r0, #15
 8001f5e:	f000 fd77 	bl	8002a50 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001f62:	494e      	ldr	r1, [pc, #312]	; (800209c <OTM8009A_Init+0x3a0>)
 8001f64:	2000      	movs	r0, #0
 8001f66:	f000 fd73 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8001f6a:	495e      	ldr	r1, [pc, #376]	; (80020e4 <OTM8009A_Init+0x3e8>)
 8001f6c:	200f      	movs	r0, #15
 8001f6e:	f000 fd6f 	bl	8002a50 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001f72:	4931      	ldr	r1, [pc, #196]	; (8002038 <OTM8009A_Init+0x33c>)
 8001f74:	2000      	movs	r0, #0
 8001f76:	f000 fd6b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8001f7a:	495b      	ldr	r1, [pc, #364]	; (80020e8 <OTM8009A_Init+0x3ec>)
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f000 fd67 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8001f82:	495a      	ldr	r1, [pc, #360]	; (80020ec <OTM8009A_Init+0x3f0>)
 8001f84:	2000      	movs	r0, #0
 8001f86:	f000 fd63 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8001f8a:	4959      	ldr	r1, [pc, #356]	; (80020f0 <OTM8009A_Init+0x3f4>)
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f000 fd5f 	bl	8002a50 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8001f92:	4958      	ldr	r1, [pc, #352]	; (80020f4 <OTM8009A_Init+0x3f8>)
 8001f94:	2000      	movs	r0, #0
 8001f96:	f000 fd5b 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8001f9a:	4957      	ldr	r1, [pc, #348]	; (80020f8 <OTM8009A_Init+0x3fc>)
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f000 fd57 	bl	8002a50 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001fa2:	4917      	ldr	r1, [pc, #92]	; (8002000 <OTM8009A_Init+0x304>)
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f000 fd53 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8001faa:	4954      	ldr	r1, [pc, #336]	; (80020fc <OTM8009A_Init+0x400>)
 8001fac:	2003      	movs	r0, #3
 8001fae:	f000 fd4f 	bl	8002a50 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001fb2:	4913      	ldr	r1, [pc, #76]	; (8002000 <OTM8009A_Init+0x304>)
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f000 fd4b 	bl	8002a50 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001fba:	4911      	ldr	r1, [pc, #68]	; (8002000 <OTM8009A_Init+0x304>)
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f000 fd47 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8001fc2:	494f      	ldr	r1, [pc, #316]	; (8002100 <OTM8009A_Init+0x404>)
 8001fc4:	2010      	movs	r0, #16
 8001fc6:	f000 fd43 	bl	8002a50 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001fca:	490d      	ldr	r1, [pc, #52]	; (8002000 <OTM8009A_Init+0x304>)
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f000 fd3f 	bl	8002a50 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8001fd2:	494c      	ldr	r1, [pc, #304]	; (8002104 <OTM8009A_Init+0x408>)
 8001fd4:	2010      	movs	r0, #16
 8001fd6:	f000 fd3b 	bl	8002a50 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8001fda:	494b      	ldr	r1, [pc, #300]	; (8002108 <OTM8009A_Init+0x40c>)
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f000 fd37 	bl	8002a50 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8001fe2:	2078      	movs	r0, #120	; 0x78
 8001fe4:	f000 f9ac 	bl	8002340 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 8090 	beq.w	8002110 <OTM8009A_Init+0x414>
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d000      	beq.n	8001ff6 <OTM8009A_Init+0x2fa>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 8001ff4:	e091      	b.n	800211a <OTM8009A_Init+0x41e>
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8001ff6:	4945      	ldr	r1, [pc, #276]	; (800210c <OTM8009A_Init+0x410>)
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f000 fd29 	bl	8002a50 <DSI_IO_WriteCmd>
    break;
 8001ffe:	e08c      	b.n	800211a <OTM8009A_Init+0x41e>
 8002000:	08007404 	.word	0x08007404
 8002004:	080072bc 	.word	0x080072bc
 8002008:	08007408 	.word	0x08007408
 800200c:	080072c0 	.word	0x080072c0
 8002010:	0800740c 	.word	0x0800740c
 8002014:	08007410 	.word	0x08007410
 8002018:	08007414 	.word	0x08007414
 800201c:	08007418 	.word	0x08007418
 8002020:	0800741c 	.word	0x0800741c
 8002024:	08007420 	.word	0x08007420
 8002028:	08007424 	.word	0x08007424
 800202c:	08007428 	.word	0x08007428
 8002030:	0800742c 	.word	0x0800742c
 8002034:	08007430 	.word	0x08007430
 8002038:	08007434 	.word	0x08007434
 800203c:	08007438 	.word	0x08007438
 8002040:	0800743c 	.word	0x0800743c
 8002044:	08007440 	.word	0x08007440
 8002048:	08007444 	.word	0x08007444
 800204c:	08007448 	.word	0x08007448
 8002050:	0800744c 	.word	0x0800744c
 8002054:	080072ec 	.word	0x080072ec
 8002058:	08007450 	.word	0x08007450
 800205c:	08007454 	.word	0x08007454
 8002060:	08007458 	.word	0x08007458
 8002064:	0800745c 	.word	0x0800745c
 8002068:	08007460 	.word	0x08007460
 800206c:	08007464 	.word	0x08007464
 8002070:	08007468 	.word	0x08007468
 8002074:	0800746c 	.word	0x0800746c
 8002078:	08007470 	.word	0x08007470
 800207c:	080072f0 	.word	0x080072f0
 8002080:	080072f4 	.word	0x080072f4
 8002084:	08007474 	.word	0x08007474
 8002088:	080072fc 	.word	0x080072fc
 800208c:	08007478 	.word	0x08007478
 8002090:	0800730c 	.word	0x0800730c
 8002094:	0800747c 	.word	0x0800747c
 8002098:	0800731c 	.word	0x0800731c
 800209c:	08007480 	.word	0x08007480
 80020a0:	080074b8 	.word	0x080074b8
 80020a4:	08007328 	.word	0x08007328
 80020a8:	08007484 	.word	0x08007484
 80020ac:	08007334 	.word	0x08007334
 80020b0:	08007344 	.word	0x08007344
 80020b4:	08007354 	.word	0x08007354
 80020b8:	08007360 	.word	0x08007360
 80020bc:	08007370 	.word	0x08007370
 80020c0:	08007488 	.word	0x08007488
 80020c4:	08007380 	.word	0x08007380
 80020c8:	0800748c 	.word	0x0800748c
 80020cc:	0800738c 	.word	0x0800738c
 80020d0:	08007398 	.word	0x08007398
 80020d4:	080073a4 	.word	0x080073a4
 80020d8:	080073b4 	.word	0x080073b4
 80020dc:	080073c4 	.word	0x080073c4
 80020e0:	080073d0 	.word	0x080073d0
 80020e4:	080073e0 	.word	0x080073e0
 80020e8:	080074bc 	.word	0x080074bc
 80020ec:	080074c0 	.word	0x080074c0
 80020f0:	080074c4 	.word	0x080074c4
 80020f4:	080074c8 	.word	0x080074c8
 80020f8:	080074cc 	.word	0x080074cc
 80020fc:	080073f0 	.word	0x080073f0
 8002100:	080072c4 	.word	0x080072c4
 8002104:	080072d8 	.word	0x080072d8
 8002108:	08007490 	.word	0x08007490
 800210c:	08007494 	.word	0x08007494
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8002110:	491a      	ldr	r1, [pc, #104]	; (800217c <OTM8009A_Init+0x480>)
 8002112:	2000      	movs	r0, #0
 8002114:	f000 fc9c 	bl	8002a50 <DSI_IO_WriteCmd>
    break;
 8002118:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d10b      	bne.n	8002138 <OTM8009A_Init+0x43c>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8002120:	4917      	ldr	r1, [pc, #92]	; (8002180 <OTM8009A_Init+0x484>)
 8002122:	2000      	movs	r0, #0
 8002124:	f000 fc94 	bl	8002a50 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8002128:	4916      	ldr	r1, [pc, #88]	; (8002184 <OTM8009A_Init+0x488>)
 800212a:	2004      	movs	r0, #4
 800212c:	f000 fc90 	bl	8002a50 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8002130:	4915      	ldr	r1, [pc, #84]	; (8002188 <OTM8009A_Init+0x48c>)
 8002132:	2004      	movs	r0, #4
 8002134:	f000 fc8c 	bl	8002a50 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8002138:	4914      	ldr	r1, [pc, #80]	; (800218c <OTM8009A_Init+0x490>)
 800213a:	2000      	movs	r0, #0
 800213c:	f000 fc88 	bl	8002a50 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8002140:	4913      	ldr	r1, [pc, #76]	; (8002190 <OTM8009A_Init+0x494>)
 8002142:	2000      	movs	r0, #0
 8002144:	f000 fc84 	bl	8002a50 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8002148:	4912      	ldr	r1, [pc, #72]	; (8002194 <OTM8009A_Init+0x498>)
 800214a:	2000      	movs	r0, #0
 800214c:	f000 fc80 	bl	8002a50 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8002150:	4911      	ldr	r1, [pc, #68]	; (8002198 <OTM8009A_Init+0x49c>)
 8002152:	2000      	movs	r0, #0
 8002154:	f000 fc7c 	bl	8002a50 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8002158:	4910      	ldr	r1, [pc, #64]	; (800219c <OTM8009A_Init+0x4a0>)
 800215a:	2000      	movs	r0, #0
 800215c:	f000 fc78 	bl	8002a50 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002160:	490f      	ldr	r1, [pc, #60]	; (80021a0 <OTM8009A_Init+0x4a4>)
 8002162:	2000      	movs	r0, #0
 8002164:	f000 fc74 	bl	8002a50 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8002168:	490e      	ldr	r1, [pc, #56]	; (80021a4 <OTM8009A_Init+0x4a8>)
 800216a:	2000      	movs	r0, #0
 800216c:	f000 fc70 	bl	8002a50 <DSI_IO_WriteCmd>

  return 0;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	08007498 	.word	0x08007498
 8002180:	0800749c 	.word	0x0800749c
 8002184:	080073f4 	.word	0x080073f4
 8002188:	080073fc 	.word	0x080073fc
 800218c:	080074a0 	.word	0x080074a0
 8002190:	080074a4 	.word	0x080074a4
 8002194:	080074a8 	.word	0x080074a8
 8002198:	080074ac 	.word	0x080074ac
 800219c:	080074b0 	.word	0x080074b0
 80021a0:	08007404 	.word	0x08007404
 80021a4:	080074b4 	.word	0x080074b4

080021a8 <SharedParamsInit>:
** \brief     Initializes the shared RAM parameters module.
** \return    none.
**
****************************************************************************************/
void SharedParamsInit(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0

  /* The shared parameter buffer does not get initialized by the C-startup code. Another
   * previously running program could have initialized it, in which case it is ready
   * for use and nothing more needs to be done.
   */
  if (!SharedParamsValidateBuffer())
 80021ae:	f000 f845 	bl	800223c <SharedParamsValidateBuffer>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f083 0301 	eor.w	r3, r3, #1
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d013      	beq.n	80021e6 <SharedParamsInit+0x3e>
     * was configured to not do this.
     *
     * The initialization consists of setting the buffer identifier, zeroing the
     * actual parameter data and updating the checksum at the end.
     */
    sharedParamsBuffer.identifier = SHARED_PARAMS_BUFFER_ID;
 80021be:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <SharedParamsInit+0x48>)
 80021c0:	4a0c      	ldr	r2, [pc, #48]	; (80021f4 <SharedParamsInit+0x4c>)
 80021c2:	601a      	str	r2, [r3, #0]
    for (byteIdx=0; byteIdx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80021c4:	2300      	movs	r3, #0
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	e008      	b.n	80021dc <SharedParamsInit+0x34>
    {
      sharedParamsBuffer.data[byteIdx] = 0;
 80021ca:	4a09      	ldr	r2, [pc, #36]	; (80021f0 <SharedParamsInit+0x48>)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
    for (byteIdx=0; byteIdx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3301      	adds	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b37      	cmp	r3, #55	; 0x37
 80021e0:	d9f3      	bls.n	80021ca <SharedParamsInit+0x22>
    }
    SharedParamsWriteChecksum();
 80021e2:	f000 f845 	bl	8002270 <SharedParamsWriteChecksum>
  }
} /*** end of SharedParamsInit ***/
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000024 	.word	0x20000024
 80021f4:	ce42e7a2 	.word	0xce42e7a2

080021f8 <SharedParamsReadByIndex>:
** \param     value Pointer to where the read data value is stored.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
bool SharedParamsReadByIndex(uint32_t idx, uint8_t * value)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  bool result = false;
 8002202:	2300      	movs	r3, #0
 8002204:	73fb      	strb	r3, [r7, #15]

  /* Only continue if the buffer and the specified parameters are valid. */
  if ( (SharedParamsValidateBuffer()) &&
 8002206:	f000 f819 	bl	800223c <SharedParamsValidateBuffer>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00e      	beq.n	800222e <SharedParamsReadByIndex+0x36>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b37      	cmp	r3, #55	; 0x37
 8002214:	d80b      	bhi.n	800222e <SharedParamsReadByIndex+0x36>
       (idx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN)  &&
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <SharedParamsReadByIndex+0x36>
       (value != NULL) )
  {
    /* Read the value and update the result. */
    *value = sharedParamsBuffer.data[idx];
 800221c:	4a06      	ldr	r2, [pc, #24]	; (8002238 <SharedParamsReadByIndex+0x40>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	3304      	adds	r3, #4
 8002224:	781a      	ldrb	r2, [r3, #0]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	701a      	strb	r2, [r3, #0]
    result = true;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
  }
  /* Give the result back to the caller. */
  return result;
 800222e:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of SharedParamsReadByIndex ***/
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20000024 	.word	0x20000024

0800223c <SharedParamsValidateBuffer>:
**            identifier and verifying its checksum.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
static bool SharedParamsValidateBuffer(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
  bool result = false;
 8002242:	2300      	movs	r3, #0
 8002244:	71fb      	strb	r3, [r7, #7]

  /* Perform validation. */
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <SharedParamsValidateBuffer+0x2c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a08      	ldr	r2, [pc, #32]	; (800226c <SharedParamsValidateBuffer+0x30>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d106      	bne.n	800225e <SharedParamsValidateBuffer+0x22>
       (SharedParamsVerifyChecksum()) )
 8002250:	f000 f81a 	bl	8002288 <SharedParamsVerifyChecksum>
 8002254:	4603      	mov	r3, r0
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <SharedParamsValidateBuffer+0x22>
  {
    /* The shared parameter buffer is valid, so update the result value. */
    result = true;
 800225a:	2301      	movs	r3, #1
 800225c:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 800225e:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsValitabeTable ***/
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000024 	.word	0x20000024
 800226c:	ce42e7a2 	.word	0xce42e7a2

08002270 <SharedParamsWriteChecksum>:
** \brief     Calculates and writes the checksum into the buffer.
** \return    none.
**
****************************************************************************************/
static void SharedParamsWriteChecksum(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* Calculate and write the checksum. */
  sharedParamsBuffer.checksum = SharedParamsCalculateChecksum();
 8002274:	f000 f81e 	bl	80022b4 <SharedParamsCalculateChecksum>
 8002278:	4603      	mov	r3, r0
 800227a:	461a      	mov	r2, r3
 800227c:	4b01      	ldr	r3, [pc, #4]	; (8002284 <SharedParamsWriteChecksum+0x14>)
 800227e:	879a      	strh	r2, [r3, #60]	; 0x3c
} /*** end of SharedParamsWriteChecksum ***/
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000024 	.word	0x20000024

08002288 <SharedParamsVerifyChecksum>:
**            buffer.
** \return    True is the checksum is correct, false otherwise.
**
****************************************************************************************/
static bool SharedParamsVerifyChecksum(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
  bool result = false;
 800228e:	2300      	movs	r3, #0
 8002290:	71fb      	strb	r3, [r7, #7]

  /* Calculate and verify the checksum. */
  if (SharedParamsCalculateChecksum() == sharedParamsBuffer.checksum)
 8002292:	f000 f80f 	bl	80022b4 <SharedParamsCalculateChecksum>
 8002296:	4603      	mov	r3, r0
 8002298:	461a      	mov	r2, r3
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <SharedParamsVerifyChecksum+0x28>)
 800229c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800229e:	429a      	cmp	r2, r3
 80022a0:	d101      	bne.n	80022a6 <SharedParamsVerifyChecksum+0x1e>
  {
    /* Checksum is correct, so update the result value. */
    result = true;
 80022a2:	2301      	movs	r3, #1
 80022a4:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 80022a6:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsVerifyChecksum ***/
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	20000024 	.word	0x20000024

080022b4 <SharedParamsCalculateChecksum>:
**            two's complement value of it.
** \return    The calculated checksum value.
**
****************************************************************************************/
static uint16_t SharedParamsCalculateChecksum(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
  uint16_t result = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	80fb      	strh	r3, [r7, #6]
  uint32_t byteIdx;

  /* Add the identifier bytes to the checksum. */
  result += (uint8_t)sharedParamsBuffer.identifier;
 80022be:	4b1f      	ldr	r3, [pc, #124]	; (800233c <SharedParamsCalculateChecksum+0x88>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	88fb      	ldrh	r3, [r7, #6]
 80022c8:	4413      	add	r3, r2
 80022ca:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 8u);
 80022cc:	4b1b      	ldr	r3, [pc, #108]	; (800233c <SharedParamsCalculateChecksum+0x88>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	0a1b      	lsrs	r3, r3, #8
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	88fb      	ldrh	r3, [r7, #6]
 80022d8:	4413      	add	r3, r2
 80022da:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 16u);
 80022dc:	4b17      	ldr	r3, [pc, #92]	; (800233c <SharedParamsCalculateChecksum+0x88>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	0c1b      	lsrs	r3, r3, #16
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	4413      	add	r3, r2
 80022ea:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 24u);
 80022ec:	4b13      	ldr	r3, [pc, #76]	; (800233c <SharedParamsCalculateChecksum+0x88>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	0e1b      	lsrs	r3, r3, #24
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	4413      	add	r3, r2
 80022fa:	80fb      	strh	r3, [r7, #6]
  /* Loop through the parameter data array. */
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	603b      	str	r3, [r7, #0]
 8002300:	e00b      	b.n	800231a <SharedParamsCalculateChecksum+0x66>
  {
    /* Add parameter data byte to the checksum. */
    result += (uint8_t)sharedParamsBuffer.data[byteIdx];
 8002302:	4a0e      	ldr	r2, [pc, #56]	; (800233c <SharedParamsCalculateChecksum+0x88>)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	4413      	add	r3, r2
 8002308:	3304      	adds	r3, #4
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	b29a      	uxth	r2, r3
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	4413      	add	r3, r2
 8002312:	80fb      	strh	r3, [r7, #6]
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	3301      	adds	r3, #1
 8002318:	603b      	str	r3, [r7, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	2b37      	cmp	r3, #55	; 0x37
 800231e:	d9f0      	bls.n	8002302 <SharedParamsCalculateChecksum+0x4e>
  }
  /* Determine one's complement. */
  result = ~result;
 8002320:	88fb      	ldrh	r3, [r7, #6]
 8002322:	43db      	mvns	r3, r3
 8002324:	80fb      	strh	r3, [r7, #6]
  /* Determine two's complement. */
  result += 1;
 8002326:	88fb      	ldrh	r3, [r7, #6]
 8002328:	3301      	adds	r3, #1
 800232a:	80fb      	strh	r3, [r7, #6]
  /* Give the result back to the caller. */
  return result;
 800232c:	88fb      	ldrh	r3, [r7, #6]
} /*** end of SharedParamsCalculateChecksum ***/
 800232e:	4618      	mov	r0, r3
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	20000024 	.word	0x20000024

08002340 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f001 f80b 	bl	8003364 <HAL_Delay>
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 800235a:	2001      	movs	r0, #1
 800235c:	f000 f804 	bl	8002368 <BSP_LCD_InitEx>
 8002360:	4603      	mov	r3, r0
}
 8002362:	4618      	mov	r0, r3
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <BSP_LCD_InitEx>:
  *     - LTDC ititialization
  *     - OTM8009A LCD Display IC Driver ititialization
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b096      	sub	sp, #88	; 0x58
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  DSI_PHY_TimerTypeDef  PhyTimings;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 8002372:	f646 3325 	movw	r3, #27429	; 0x6b25
 8002376:	657b      	str	r3, [r7, #84]	; 0x54
  
  uint32_t laneByteClk_kHz = 0;
 8002378:	2300      	movs	r3, #0
 800237a:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */
  
  
  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 800237c:	f000 f93e 	bl	80025fc <BSP_LCD_Reset>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8002380:	f000 fb90 	bl	8002aa4 <BSP_LCD_MspInit>
  
/*************************DSI Initialization***********************************/  
  
  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_eval.Instance = DSI;
 8002384:	4b93      	ldr	r3, [pc, #588]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 8002386:	4a94      	ldr	r2, [pc, #592]	; (80025d8 <BSP_LCD_InitEx+0x270>)
 8002388:	601a      	str	r2, [r3, #0]
  
  HAL_DSI_DeInit(&(hdsi_eval));
 800238a:	4892      	ldr	r0, [pc, #584]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 800238c:	f001 fed2 	bl	8004134 <HAL_DSI_DeInit>
  
#if !defined(USE_STM32469I_DISCO_REVA)
  dsiPllInit.PLLNDIV  = 125;
 8002390:	237d      	movs	r3, #125	; 0x7d
 8002392:	627b      	str	r3, [r7, #36]	; 0x24
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV2;
 8002394:	2302      	movs	r3, #2
 8002396:	62bb      	str	r3, [r7, #40]	; 0x28
  dsiPllInit.PLLODF   = DSI_PLL_OUT_DIV1;
 8002398:	2300      	movs	r3, #0
 800239a:	62fb      	str	r3, [r7, #44]	; 0x2c
#else  
  dsiPllInit.PLLNDIV  = 100;
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
  dsiPllInit.PLLODF   = DSI_PLL_OUT_DIV1;
#endif
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 800239c:	f24f 4324 	movw	r3, #62500	; 0xf424
 80023a0:	653b      	str	r3, [r7, #80]	; 0x50
  
  /* Set number of Lanes */
  hdsi_eval.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 80023a2:	4b8c      	ldr	r3, [pc, #560]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 80023a4:	2201      	movs	r2, #1
 80023a6:	60da      	str	r2, [r3, #12]
  
  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_eval.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 80023a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	4a8b      	ldr	r2, [pc, #556]	; (80025dc <BSP_LCD_InitEx+0x274>)
 80023ae:	fba2 2303 	umull	r2, r3, r2, r3
 80023b2:	0a9b      	lsrs	r3, r3, #10
 80023b4:	4a87      	ldr	r2, [pc, #540]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 80023b6:	6093      	str	r3, [r2, #8]
  
  HAL_DSI_Init(&(hdsi_eval), &(dsiPllInit));
 80023b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023bc:	4619      	mov	r1, r3
 80023be:	4885      	ldr	r0, [pc, #532]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 80023c0:	f001 fd9e 	bl	8003f00 <HAL_DSI_Init>
  
  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d108      	bne.n	80023dc <BSP_LCD_InitEx+0x74>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 80023ca:	4b85      	ldr	r3, [pc, #532]	; (80025e0 <BSP_LCD_InitEx+0x278>)
 80023cc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80023d0:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 80023d2:	4b84      	ldr	r3, [pc, #528]	; (80025e4 <BSP_LCD_InitEx+0x27c>)
 80023d4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e007      	b.n	80023ec <BSP_LCD_InitEx+0x84>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 80023dc:	4b80      	ldr	r3, [pc, #512]	; (80025e0 <BSP_LCD_InitEx+0x278>)
 80023de:	f44f 7248 	mov.w	r2, #800	; 0x320
 80023e2:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 80023e4:	4b7f      	ldr	r3, [pc, #508]	; (80025e4 <BSP_LCD_InitEx+0x27c>)
 80023e6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80023ea:	601a      	str	r2, [r3, #0]
  }
  
  HACT = lcd_x_size;
 80023ec:	4b7c      	ldr	r3, [pc, #496]	; (80025e0 <BSP_LCD_InitEx+0x278>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  VACT = lcd_y_size;
 80023f2:	4b7c      	ldr	r3, [pc, #496]	; (80025e4 <BSP_LCD_InitEx+0x27c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;
 80023f8:	2301      	movs	r3, #1
 80023fa:	647b      	str	r3, [r7, #68]	; 0x44
  VBP  = OTM8009A_480X800_VBP;
 80023fc:	230f      	movs	r3, #15
 80023fe:	643b      	str	r3, [r7, #64]	; 0x40
  VFP  = OTM8009A_480X800_VFP;
 8002400:	2310      	movs	r3, #16
 8002402:	63fb      	str	r3, [r7, #60]	; 0x3c
  HSA  = OTM8009A_480X800_HSYNC;
 8002404:	2302      	movs	r3, #2
 8002406:	63bb      	str	r3, [r7, #56]	; 0x38
  HBP  = OTM8009A_480X800_HBP;
 8002408:	2322      	movs	r3, #34	; 0x22
 800240a:	637b      	str	r3, [r7, #52]	; 0x34
  HFP  = OTM8009A_480X800_HFP;
 800240c:	2322      	movs	r3, #34	; 0x22
 800240e:	633b      	str	r3, [r7, #48]	; 0x30
  
  
  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8002410:	4b75      	ldr	r3, [pc, #468]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8002416:	4b74      	ldr	r3, [pc, #464]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002418:	2205      	movs	r2, #5
 800241a:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 800241c:	4b72      	ldr	r3, [pc, #456]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 800241e:	2200      	movs	r2, #0
 8002420:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8002422:	4b71      	ldr	r3, [pc, #452]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002424:	2200      	movs	r2, #0
 8002426:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8002428:	4b6f      	ldr	r3, [pc, #444]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 800242a:	2200      	movs	r2, #0
 800242c:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 800242e:	4b6e      	ldr	r3, [pc, #440]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002430:	2202      	movs	r2, #2
 8002432:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8002434:	4b6c      	ldr	r3, [pc, #432]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002436:	f640 72ff 	movw	r2, #4095	; 0xfff
 800243a:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 800243c:	4b6a      	ldr	r3, [pc, #424]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 800243e:	2200      	movs	r2, #0
 8002440:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8002442:	4a69      	ldr	r2, [pc, #420]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002446:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz) / LcdClock;
 8002448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800244a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800244c:	fb02 f203 	mul.w	r2, r2, r3
 8002450:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002452:	fbb2 f3f3 	udiv	r3, r2, r3
 8002456:	4a64      	ldr	r2, [pc, #400]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002458:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz) / LcdClock;
 800245a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800245c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800245e:	fb02 f203 	mul.w	r2, r2, r3
 8002462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002464:	fbb2 f3f3 	udiv	r3, r2, r3
 8002468:	4a5f      	ldr	r2, [pc, #380]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 800246a:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz) / LcdClock; /* Value depending on display orientation choice portrait/landscape */
 800246c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800246e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002470:	441a      	add	r2, r3
 8002472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002474:	441a      	add	r2, r3
 8002476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002478:	4413      	add	r3, r2
 800247a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800247c:	fb02 f203 	mul.w	r2, r2, r3
 8002480:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002482:	fbb2 f3f3 	udiv	r3, r2, r3
 8002486:	4a58      	ldr	r2, [pc, #352]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002488:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 800248a:	4a57      	ldr	r2, [pc, #348]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 800248c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800248e:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8002490:	4a55      	ldr	r2, [pc, #340]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002492:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002494:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8002496:	4a54      	ldr	r2, [pc, #336]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 8002498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800249a:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 800249c:	4a52      	ldr	r2, [pc, #328]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 800249e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024a0:	6413      	str	r3, [r2, #64]	; 0x40
  
  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 80024a2:	4b51      	ldr	r3, [pc, #324]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80024a8:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 80024aa:	4b4f      	ldr	r3, [pc, #316]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024ac:	2210      	movs	r2, #16
 80024ae:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 80024b0:	4b4d      	ldr	r3, [pc, #308]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	64da      	str	r2, [r3, #76]	; 0x4c
  
  
  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 80024b6:	4b4c      	ldr	r3, [pc, #304]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024bc:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 80024be:	4b4a      	ldr	r3, [pc, #296]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024c4:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 80024c6:	4b48      	ldr	r3, [pc, #288]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024cc:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 80024ce:	4b46      	ldr	r3, [pc, #280]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024d4:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 80024d6:	4b44      	ldr	r3, [pc, #272]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024dc:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 80024de:	4b42      	ldr	r3, [pc, #264]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024e4:	665a      	str	r2, [r3, #100]	; 0x64
  
  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_eval), &(hdsivideo_handle));
 80024e6:	4940      	ldr	r1, [pc, #256]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80024e8:	483a      	ldr	r0, [pc, #232]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 80024ea:	f001 feab 	bl	8004244 <HAL_DSI_ConfigVideoMode>

  /* Configure DSI PHY HS2LP and LP2HS timings */
  PhyTimings.ClockLaneHS2LPTime = 35;
 80024ee:	2323      	movs	r3, #35	; 0x23
 80024f0:	60fb      	str	r3, [r7, #12]
  PhyTimings.ClockLaneLP2HSTime = 35;
 80024f2:	2323      	movs	r3, #35	; 0x23
 80024f4:	613b      	str	r3, [r7, #16]
  PhyTimings.DataLaneHS2LPTime = 35;
 80024f6:	2323      	movs	r3, #35	; 0x23
 80024f8:	617b      	str	r3, [r7, #20]
  PhyTimings.DataLaneLP2HSTime = 35;
 80024fa:	2323      	movs	r3, #35	; 0x23
 80024fc:	61bb      	str	r3, [r7, #24]
  PhyTimings.DataLaneMaxReadTime = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]
  PhyTimings.StopWaitTime = 10;
 8002502:	230a      	movs	r3, #10
 8002504:	623b      	str	r3, [r7, #32]
  HAL_DSI_ConfigPhyTimer(&hdsi_eval, &PhyTimings);
 8002506:	f107 030c 	add.w	r3, r7, #12
 800250a:	4619      	mov	r1, r3
 800250c:	4831      	ldr	r0, [pc, #196]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 800250e:	f002 f8a1 	bl	8004654 <HAL_DSI_ConfigPhyTimer>
  
  
/************************LTDC Initialization***********************************/  
  
  /* Timing Configuration */    
  hltdc_eval.Init.HorizontalSync = (HSA - 1);
 8002512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002514:	3b01      	subs	r3, #1
 8002516:	4a35      	ldr	r2, [pc, #212]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002518:	6153      	str	r3, [r2, #20]
  hltdc_eval.Init.AccumulatedHBP = (HSA + HBP - 1);
 800251a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800251c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800251e:	4413      	add	r3, r2
 8002520:	3b01      	subs	r3, #1
 8002522:	4a32      	ldr	r2, [pc, #200]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002524:	61d3      	str	r3, [r2, #28]
  hltdc_eval.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8002526:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <BSP_LCD_InitEx+0x278>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800252c:	441a      	add	r2, r3
 800252e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002530:	4413      	add	r3, r2
 8002532:	3b01      	subs	r3, #1
 8002534:	4a2d      	ldr	r2, [pc, #180]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002536:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_eval.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8002538:	4b29      	ldr	r3, [pc, #164]	; (80025e0 <BSP_LCD_InitEx+0x278>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800253e:	441a      	add	r2, r3
 8002540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002542:	441a      	add	r2, r3
 8002544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002546:	4413      	add	r3, r2
 8002548:	3b01      	subs	r3, #1
 800254a:	4a28      	ldr	r2, [pc, #160]	; (80025ec <BSP_LCD_InitEx+0x284>)
 800254c:	62d3      	str	r3, [r2, #44]	; 0x2c
  
  /* Initialize the LCD pixel width and pixel height */
  hltdc_eval.LayerCfg->ImageWidth  = lcd_x_size;
 800254e:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <BSP_LCD_InitEx+0x278>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a26      	ldr	r2, [pc, #152]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002554:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_eval.LayerCfg->ImageHeight = lcd_y_size;   
 8002556:	4b23      	ldr	r3, [pc, #140]	; (80025e4 <BSP_LCD_InitEx+0x27c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a24      	ldr	r2, [pc, #144]	; (80025ec <BSP_LCD_InitEx+0x284>)
 800255c:	6653      	str	r3, [r2, #100]	; 0x64
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.857 MHz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.857 MHz / 2 = 27.429 MHz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800255e:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <BSP_LCD_InitEx+0x288>)
 8002560:	2208      	movs	r2, #8
 8002562:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8002564:	4b22      	ldr	r3, [pc, #136]	; (80025f0 <BSP_LCD_InitEx+0x288>)
 8002566:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800256a:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 800256c:	4b20      	ldr	r3, [pc, #128]	; (80025f0 <BSP_LCD_InitEx+0x288>)
 800256e:	2207      	movs	r2, #7
 8002570:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002572:	4b1f      	ldr	r3, [pc, #124]	; (80025f0 <BSP_LCD_InitEx+0x288>)
 8002574:	2200      	movs	r2, #0
 8002576:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002578:	481d      	ldr	r0, [pc, #116]	; (80025f0 <BSP_LCD_InitEx+0x288>)
 800257a:	f003 fbb9 	bl	8005cf0 <HAL_RCCEx_PeriphCLKConfig>
  
  /* Background value */
  hltdc_eval.Init.Backcolor.Blue = 0;
 800257e:	4b1b      	ldr	r3, [pc, #108]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_eval.Init.Backcolor.Green = 0;
 8002586:	4b19      	ldr	r3, [pc, #100]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_eval.Init.Backcolor.Red = 0;
 800258e:	4b17      	ldr	r3, [pc, #92]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_eval.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <BSP_LCD_InitEx+0x284>)
 8002598:	2200      	movs	r2, #0
 800259a:	611a      	str	r2, [r3, #16]
  hltdc_eval.Instance = LTDC;
 800259c:	4b13      	ldr	r3, [pc, #76]	; (80025ec <BSP_LCD_InitEx+0x284>)
 800259e:	4a15      	ldr	r2, [pc, #84]	; (80025f4 <BSP_LCD_InitEx+0x28c>)
 80025a0:	601a      	str	r2, [r3, #0]
  
  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDCEx_StructInitFromVideoConfig(&(hltdc_eval), &(hdsivideo_handle));
 80025a2:	4911      	ldr	r1, [pc, #68]	; (80025e8 <BSP_LCD_InitEx+0x280>)
 80025a4:	4811      	ldr	r0, [pc, #68]	; (80025ec <BSP_LCD_InitEx+0x284>)
 80025a6:	f003 f944 	bl	8005832 <HAL_LTDCEx_StructInitFromVideoConfig>
  
  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_eval);
 80025aa:	4810      	ldr	r0, [pc, #64]	; (80025ec <BSP_LCD_InitEx+0x284>)
 80025ac:	f002 fe92 	bl	80052d4 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&(hdsi_eval));
 80025b0:	4808      	ldr	r0, [pc, #32]	; (80025d4 <BSP_LCD_InitEx+0x26c>)
 80025b2:	f002 f8b9 	bl	8004728 <HAL_DSI_Start>
  
#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80025b6:	f000 fbfb 	bl	8002db0 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */
  
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80025ba:	480f      	ldr	r0, [pc, #60]	; (80025f8 <BSP_LCD_InitEx+0x290>)
 80025bc:	f000 f8fe 	bl	80027bc <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/  
  
  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	4619      	mov	r1, r3
 80025c4:	2000      	movs	r0, #0
 80025c6:	f7ff fb99 	bl	8001cfc <OTM8009A_Init>
  
/***********************End OTM8009A Initialization****************************/ 
  
  return LCD_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3758      	adds	r7, #88	; 0x58
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	200007ac 	.word	0x200007ac
 80025d8:	40016c00 	.word	0x40016c00
 80025dc:	43215e57 	.word	0x43215e57
 80025e0:	2000000c 	.word	0x2000000c
 80025e4:	20000010 	.word	0x20000010
 80025e8:	20000580 	.word	0x20000580
 80025ec:	20000704 	.word	0x20000704
 80025f0:	20000608 	.word	0x20000608
 80025f4:	40016800 	.word	0x40016800
 80025f8:	20000004 	.word	0x20000004

080025fc <BSP_LCD_Reset>:
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  *         This signal is only cabled on Discovery Rev B and beyond.
  */
void BSP_LCD_Reset(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
#if !defined(USE_STM32469I_DISCO_REVA)
/* EVAL Rev B and beyond : reset the LCD by activation of XRES (active low) connected to PH7 */
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	603b      	str	r3, [r7, #0]
 8002606:	4b16      	ldr	r3, [pc, #88]	; (8002660 <BSP_LCD_Reset+0x64>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	4a15      	ldr	r2, [pc, #84]	; (8002660 <BSP_LCD_Reset+0x64>)
 800260c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002610:	6313      	str	r3, [r2, #48]	; 0x30
 8002612:	4b13      	ldr	r3, [pc, #76]	; (8002660 <BSP_LCD_Reset+0x64>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800261a:	603b      	str	r3, [r7, #0]
 800261c:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PH7 */
    gpio_init_structure.Pin   = GPIO_PIN_7;
 800261e:	2380      	movs	r3, #128	; 0x80
 8002620:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_OD;
 8002622:	2311      	movs	r3, #17
 8002624:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800262a:	2303      	movs	r3, #3
 800262c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 800262e:	1d3b      	adds	r3, r7, #4
 8002630:	4619      	mov	r1, r3
 8002632:	480c      	ldr	r0, [pc, #48]	; (8002664 <BSP_LCD_Reset+0x68>)
 8002634:	f002 fc72 	bl	8004f1c <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOH, GPIO_PIN_7, GPIO_PIN_RESET);
 8002638:	2200      	movs	r2, #0
 800263a:	2180      	movs	r1, #128	; 0x80
 800263c:	4809      	ldr	r0, [pc, #36]	; (8002664 <BSP_LCD_Reset+0x68>)
 800263e:	f002 fe2f 	bl	80052a0 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 8002642:	2014      	movs	r0, #20
 8002644:	f000 fe8e 	bl	8003364 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOH, GPIO_PIN_7, GPIO_PIN_SET);
 8002648:	2201      	movs	r2, #1
 800264a:	2180      	movs	r1, #128	; 0x80
 800264c:	4805      	ldr	r0, [pc, #20]	; (8002664 <BSP_LCD_Reset+0x68>)
 800264e:	f002 fe27 	bl	80052a0 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);    
 8002652:	200a      	movs	r0, #10
 8002654:	f000 fe86 	bl	8003364 <HAL_Delay>
#else
  
#endif /* USE_STM32469I_DISCO_REVA == 0 */
}
 8002658:	bf00      	nop
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40023800 	.word	0x40023800
 8002664:	40021c00 	.word	0x40021c00

08002668 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 800266c:	4b03      	ldr	r3, [pc, #12]	; (800267c <BSP_LCD_GetXSize+0x14>)
 800266e:	681b      	ldr	r3, [r3, #0]
}
 8002670:	4618      	mov	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	2000000c 	.word	0x2000000c

08002680 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 8002684:	4b03      	ldr	r3, [pc, #12]	; (8002694 <BSP_LCD_GetYSize+0x14>)
 8002686:	681b      	ldr	r3, [r3, #0]
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	20000010 	.word	0x20000010

08002698 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b090      	sub	sp, #64	; 0x40
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	6039      	str	r1, [r7, #0]
 80026a2:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80026a8:	f7ff ffde 	bl	8002668 <BSP_LCD_GetXSize>
 80026ac:	4603      	mov	r3, r0
 80026ae:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80026b4:	f7ff ffe4 	bl	8002680 <BSP_LCD_GetYSize>
 80026b8:	4603      	mov	r3, r0
 80026ba:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80026bc:	2300      	movs	r3, #0
 80026be:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80026c4:	23ff      	movs	r3, #255	; 0xff
 80026c6:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80026de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026e2:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80026e4:	2307      	movs	r3, #7
 80026e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80026e8:	f7ff ffbe 	bl	8002668 <BSP_LCD_GetXSize>
 80026ec:	4603      	mov	r3, r0
 80026ee:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80026f0:	f7ff ffc6 	bl	8002680 <BSP_LCD_GetYSize>
 80026f4:	4603      	mov	r3, r0
 80026f6:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_eval, &Layercfg, LayerIndex); 
 80026f8:	88fa      	ldrh	r2, [r7, #6]
 80026fa:	f107 030c 	add.w	r3, r7, #12
 80026fe:	4619      	mov	r1, r3
 8002700:	4812      	ldr	r0, [pc, #72]	; (800274c <BSP_LCD_LayerDefaultInit+0xb4>)
 8002702:	f002 fec1 	bl	8005488 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002706:	88fa      	ldrh	r2, [r7, #6]
 8002708:	4911      	ldr	r1, [pc, #68]	; (8002750 <BSP_LCD_LayerDefaultInit+0xb8>)
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	440b      	add	r3, r1
 8002714:	3304      	adds	r3, #4
 8002716:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800271a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800271c:	88fa      	ldrh	r2, [r7, #6]
 800271e:	490c      	ldr	r1, [pc, #48]	; (8002750 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002720:	4613      	mov	r3, r2
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	3308      	adds	r3, #8
 800272c:	4a09      	ldr	r2, [pc, #36]	; (8002754 <BSP_LCD_LayerDefaultInit+0xbc>)
 800272e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002730:	88fa      	ldrh	r2, [r7, #6]
 8002732:	4907      	ldr	r1, [pc, #28]	; (8002750 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002742:	601a      	str	r2, [r3, #0]
}
 8002744:	bf00      	nop
 8002746:	3740      	adds	r7, #64	; 0x40
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000704 	.word	0x20000704
 8002750:	200005f0 	.word	0x200005f0
 8002754:	20000004 	.word	0x20000004

08002758 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002760:	4b07      	ldr	r3, [pc, #28]	; (8002780 <BSP_LCD_SetTextColor+0x28>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4907      	ldr	r1, [pc, #28]	; (8002784 <BSP_LCD_SetTextColor+0x2c>)
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	440b      	add	r3, r1
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	601a      	str	r2, [r3, #0]
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	200005ec 	.word	0x200005ec
 8002784:	200005f0 	.word	0x200005f0

08002788 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002790:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <BSP_LCD_SetBackColor+0x2c>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4908      	ldr	r1, [pc, #32]	; (80027b8 <BSP_LCD_SetBackColor+0x30>)
 8002796:	4613      	mov	r3, r2
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	4413      	add	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	440b      	add	r3, r1
 80027a0:	3304      	adds	r3, #4
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	601a      	str	r2, [r3, #0]
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	200005ec 	.word	0x200005ec
 80027b8:	200005f0 	.word	0x200005f0

080027bc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80027c4:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <BSP_LCD_SetFont+0x2c>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4908      	ldr	r1, [pc, #32]	; (80027ec <BSP_LCD_SetFont+0x30>)
 80027ca:	4613      	mov	r3, r2
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	4413      	add	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	3308      	adds	r3, #8
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	601a      	str	r2, [r3, #0]
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	200005ec 	.word	0x200005ec
 80027ec:	200005f0 	.word	0x200005f0

080027f0 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80027f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af02      	add	r7, sp, #8
 80027f6:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_eval.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80027f8:	4b0f      	ldr	r3, [pc, #60]	; (8002838 <BSP_LCD_Clear+0x48>)
 80027fa:	681c      	ldr	r4, [r3, #0]
 80027fc:	4b0e      	ldr	r3, [pc, #56]	; (8002838 <BSP_LCD_Clear+0x48>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a0e      	ldr	r2, [pc, #56]	; (800283c <BSP_LCD_Clear+0x4c>)
 8002802:	2134      	movs	r1, #52	; 0x34
 8002804:	fb01 f303 	mul.w	r3, r1, r3
 8002808:	4413      	add	r3, r2
 800280a:	335c      	adds	r3, #92	; 0x5c
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	461d      	mov	r5, r3
 8002810:	f7ff ff2a 	bl	8002668 <BSP_LCD_GetXSize>
 8002814:	4606      	mov	r6, r0
 8002816:	f7ff ff33 	bl	8002680 <BSP_LCD_GetYSize>
 800281a:	4602      	mov	r2, r0
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	2300      	movs	r3, #0
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	4632      	mov	r2, r6
 8002828:	4629      	mov	r1, r5
 800282a:	4620      	mov	r0, r4
 800282c:	f000 fa88 	bl	8002d40 <LL_FillBuffer>
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002838:	200005ec 	.word	0x200005ec
 800283c:	20000704 	.word	0x20000704

08002840 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002840:	b590      	push	{r4, r7, lr}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	80fb      	strh	r3, [r7, #6]
 800284a:	460b      	mov	r3, r1
 800284c:	80bb      	strh	r3, [r7, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002852:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <BSP_LCD_DisplayChar+0x80>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	491b      	ldr	r1, [pc, #108]	; (80028c4 <BSP_LCD_DisplayChar+0x84>)
 8002858:	4613      	mov	r3, r2
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	3308      	adds	r3, #8
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6819      	ldr	r1, [r3, #0]
 8002868:	78fb      	ldrb	r3, [r7, #3]
 800286a:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <BSP_LCD_DisplayChar+0x80>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	4c14      	ldr	r4, [pc, #80]	; (80028c4 <BSP_LCD_DisplayChar+0x84>)
 8002874:	4613      	mov	r3, r2
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4423      	add	r3, r4
 800287e:	3308      	adds	r3, #8
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002884:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002888:	4b0d      	ldr	r3, [pc, #52]	; (80028c0 <BSP_LCD_DisplayChar+0x80>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4c0d      	ldr	r4, [pc, #52]	; (80028c4 <BSP_LCD_DisplayChar+0x84>)
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4423      	add	r3, r4
 8002898:	3308      	adds	r3, #8
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	889b      	ldrh	r3, [r3, #4]
 800289e:	3307      	adds	r3, #7
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	da00      	bge.n	80028a6 <BSP_LCD_DisplayChar+0x66>
 80028a4:	3307      	adds	r3, #7
 80028a6:	10db      	asrs	r3, r3, #3
 80028a8:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80028ac:	18ca      	adds	r2, r1, r3
 80028ae:	88b9      	ldrh	r1, [r7, #4]
 80028b0:	88fb      	ldrh	r3, [r7, #6]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f98c 	bl	8002bd0 <DrawChar>
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd90      	pop	{r4, r7, pc}
 80028c0:	200005ec 	.word	0x200005ec
 80028c4:	200005f0 	.word	0x200005f0

080028c8 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80028c8:	b5b0      	push	{r4, r5, r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60ba      	str	r2, [r7, #8]
 80028d0:	461a      	mov	r2, r3
 80028d2:	4603      	mov	r3, r0
 80028d4:	81fb      	strh	r3, [r7, #14]
 80028d6:	460b      	mov	r3, r1
 80028d8:	81bb      	strh	r3, [r7, #12]
 80028da:	4613      	mov	r3, r2
 80028dc:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80028de:	2301      	movs	r3, #1
 80028e0:	83fb      	strh	r3, [r7, #30]
 80028e2:	2300      	movs	r3, #0
 80028e4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	61bb      	str	r3, [r7, #24]
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80028f2:	e002      	b.n	80028fa <BSP_LCD_DisplayStringAt+0x32>
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	3301      	adds	r3, #1
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	617a      	str	r2, [r7, #20]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f6      	bne.n	80028f4 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002906:	f7ff feaf 	bl	8002668 <BSP_LCD_GetXSize>
 800290a:	4b4f      	ldr	r3, [pc, #316]	; (8002a48 <BSP_LCD_DisplayStringAt+0x180>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	494f      	ldr	r1, [pc, #316]	; (8002a4c <BSP_LCD_DisplayStringAt+0x184>)
 8002910:	4613      	mov	r3, r2
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	4413      	add	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	3308      	adds	r3, #8
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	889b      	ldrh	r3, [r3, #4]
 8002920:	fbb0 f3f3 	udiv	r3, r0, r3
 8002924:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d01c      	beq.n	8002966 <BSP_LCD_DisplayStringAt+0x9e>
 800292c:	2b03      	cmp	r3, #3
 800292e:	d017      	beq.n	8002960 <BSP_LCD_DisplayStringAt+0x98>
 8002930:	2b01      	cmp	r3, #1
 8002932:	d12e      	bne.n	8002992 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	1ad1      	subs	r1, r2, r3
 800293a:	4b43      	ldr	r3, [pc, #268]	; (8002a48 <BSP_LCD_DisplayStringAt+0x180>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4843      	ldr	r0, [pc, #268]	; (8002a4c <BSP_LCD_DisplayStringAt+0x184>)
 8002940:	4613      	mov	r3, r2
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	4413      	add	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4403      	add	r3, r0
 800294a:	3308      	adds	r3, #8
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	889b      	ldrh	r3, [r3, #4]
 8002950:	fb03 f301 	mul.w	r3, r3, r1
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	b29a      	uxth	r2, r3
 8002958:	89fb      	ldrh	r3, [r7, #14]
 800295a:	4413      	add	r3, r2
 800295c:	83fb      	strh	r3, [r7, #30]
      break;
 800295e:	e01b      	b.n	8002998 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8002960:	89fb      	ldrh	r3, [r7, #14]
 8002962:	83fb      	strh	r3, [r7, #30]
      break;
 8002964:	e018      	b.n	8002998 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	b299      	uxth	r1, r3
 800296e:	4b36      	ldr	r3, [pc, #216]	; (8002a48 <BSP_LCD_DisplayStringAt+0x180>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4836      	ldr	r0, [pc, #216]	; (8002a4c <BSP_LCD_DisplayStringAt+0x184>)
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	4403      	add	r3, r0
 800297e:	3308      	adds	r3, #8
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	889b      	ldrh	r3, [r3, #4]
 8002984:	fb11 f303 	smulbb	r3, r1, r3
 8002988:	b29a      	uxth	r2, r3
 800298a:	89fb      	ldrh	r3, [r7, #14]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	83fb      	strh	r3, [r7, #30]
      break;
 8002990:	e002      	b.n	8002998 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = Xpos;
 8002992:	89fb      	ldrh	r3, [r7, #14]
 8002994:	83fb      	strh	r3, [r7, #30]
      break;
 8002996:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8002998:	8bfb      	ldrh	r3, [r7, #30]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <BSP_LCD_DisplayStringAt+0xde>
 800299e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	da1d      	bge.n	80029e2 <BSP_LCD_DisplayStringAt+0x11a>
  {
    refcolumn = 1;
 80029a6:	2301      	movs	r3, #1
 80029a8:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80029aa:	e01a      	b.n	80029e2 <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	781a      	ldrb	r2, [r3, #0]
 80029b0:	89b9      	ldrh	r1, [r7, #12]
 80029b2:	8bfb      	ldrh	r3, [r7, #30]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff43 	bl	8002840 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80029ba:	4b23      	ldr	r3, [pc, #140]	; (8002a48 <BSP_LCD_DisplayStringAt+0x180>)
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	4923      	ldr	r1, [pc, #140]	; (8002a4c <BSP_LCD_DisplayStringAt+0x184>)
 80029c0:	4613      	mov	r3, r2
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	4413      	add	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	3308      	adds	r3, #8
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	889a      	ldrh	r2, [r3, #4]
 80029d0:	8bfb      	ldrh	r3, [r7, #30]
 80029d2:	4413      	add	r3, r2
 80029d4:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	3301      	adds	r3, #1
 80029da:	60bb      	str	r3, [r7, #8]
    i++;
 80029dc:	8bbb      	ldrh	r3, [r7, #28]
 80029de:	3301      	adds	r3, #1
 80029e0:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	bf14      	ite	ne
 80029ea:	2301      	movne	r3, #1
 80029ec:	2300      	moveq	r3, #0
 80029ee:	b2dc      	uxtb	r4, r3
 80029f0:	f7ff fe3a 	bl	8002668 <BSP_LCD_GetXSize>
 80029f4:	4605      	mov	r5, r0
 80029f6:	8bb9      	ldrh	r1, [r7, #28]
 80029f8:	4b13      	ldr	r3, [pc, #76]	; (8002a48 <BSP_LCD_DisplayStringAt+0x180>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4813      	ldr	r0, [pc, #76]	; (8002a4c <BSP_LCD_DisplayStringAt+0x184>)
 80029fe:	4613      	mov	r3, r2
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4403      	add	r3, r0
 8002a08:	3308      	adds	r3, #8
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	889b      	ldrh	r3, [r3, #4]
 8002a0e:	fb03 f301 	mul.w	r3, r3, r1
 8002a12:	1aeb      	subs	r3, r5, r3
 8002a14:	b299      	uxth	r1, r3
 8002a16:	4b0c      	ldr	r3, [pc, #48]	; (8002a48 <BSP_LCD_DisplayStringAt+0x180>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	480c      	ldr	r0, [pc, #48]	; (8002a4c <BSP_LCD_DisplayStringAt+0x184>)
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4413      	add	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4403      	add	r3, r0
 8002a26:	3308      	adds	r3, #8
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	889b      	ldrh	r3, [r3, #4]
 8002a2c:	4299      	cmp	r1, r3
 8002a2e:	bf2c      	ite	cs
 8002a30:	2301      	movcs	r3, #1
 8002a32:	2300      	movcc	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	4023      	ands	r3, r4
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1b6      	bne.n	80029ac <BSP_LCD_DisplayStringAt+0xe4>
  }

}
 8002a3e:	bf00      	nop
 8002a40:	3720      	adds	r7, #32
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bdb0      	pop	{r4, r5, r7, pc}
 8002a46:	bf00      	nop
 8002a48:	200005ec 	.word	0x200005ec
 8002a4c:	200005f0 	.word	0x200005f0

08002a50 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af02      	add	r7, sp, #8
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d80d      	bhi.n	8002a7c <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_eval, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	461a      	mov	r2, r3
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	2215      	movs	r2, #21
 8002a72:	2100      	movs	r1, #0
 8002a74:	480a      	ldr	r0, [pc, #40]	; (8002aa0 <DSI_IO_WriteCmd+0x50>)
 8002a76:	f001 fe93 	bl	80047a0 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_eval,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  }
}
 8002a7a:	e00d      	b.n	8002a98 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_eval,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4413      	add	r3, r2
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	9301      	str	r3, [sp, #4]
 8002a8a:	9200      	str	r2, [sp, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2239      	movs	r2, #57	; 0x39
 8002a90:	2100      	movs	r1, #0
 8002a92:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <DSI_IO_WriteCmd+0x50>)
 8002a94:	f001 fea6 	bl	80047e4 <HAL_DSI_LongWrite>
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	200007ac 	.word	0x200007ac

08002aa4 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	4b34      	ldr	r3, [pc, #208]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab2:	4a33      	ldr	r2, [pc, #204]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ab4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aba:	4b31      	ldr	r3, [pc, #196]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002abe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8002ac6:	4b2e      	ldr	r3, [pc, #184]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aca:	4a2d      	ldr	r2, [pc, #180]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002acc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ad0:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8002ad2:	4b2b      	ldr	r3, [pc, #172]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad6:	4a2a      	ldr	r2, [pc, #168]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ad8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002adc:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	4b27      	ldr	r3, [pc, #156]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	4a26      	ldr	r2, [pc, #152]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002ae8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002aec:	6313      	str	r3, [r2, #48]	; 0x30
 8002aee:	4b24      	ldr	r3, [pc, #144]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8002afa:	4b21      	ldr	r3, [pc, #132]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	4a20      	ldr	r2, [pc, #128]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b04:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8002b06:	4b1e      	ldr	r3, [pc, #120]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	4a1d      	ldr	r2, [pc, #116]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b0c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b10:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	607b      	str	r3, [r7, #4]
 8002b16:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1a:	4a19      	ldr	r2, [pc, #100]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b1c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b20:	6453      	str	r3, [r2, #68]	; 0x44
 8002b22:	4b17      	ldr	r3, [pc, #92]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b2a:	607b      	str	r3, [r7, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8002b2e:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	4a13      	ldr	r2, [pc, #76]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b34:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b38:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8002b3a:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3e:	4a10      	ldr	r2, [pc, #64]	; (8002b80 <BSP_LCD_MspInit+0xdc>)
 8002b40:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002b44:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8002b46:	2200      	movs	r2, #0
 8002b48:	2103      	movs	r1, #3
 8002b4a:	2058      	movs	r0, #88	; 0x58
 8002b4c:	f000 fd07 	bl	800355e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002b50:	2058      	movs	r0, #88	; 0x58
 8002b52:	f000 fd20 	bl	8003596 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2103      	movs	r1, #3
 8002b5a:	205a      	movs	r0, #90	; 0x5a
 8002b5c:	f000 fcff 	bl	800355e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8002b60:	205a      	movs	r0, #90	; 0x5a
 8002b62:	f000 fd18 	bl	8003596 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8002b66:	2200      	movs	r2, #0
 8002b68:	2103      	movs	r1, #3
 8002b6a:	205c      	movs	r0, #92	; 0x5c
 8002b6c:	f000 fcf7 	bl	800355e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8002b70:	205c      	movs	r0, #92	; 0x5c
 8002b72:	f000 fd10 	bl	8003596 <HAL_NVIC_EnableIRQ>
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40023800 	.word	0x40023800

08002b84 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002b84:	b5b0      	push	{r4, r5, r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	603a      	str	r2, [r7, #0]
 8002b8e:	80fb      	strh	r3, [r7, #6]
 8002b90:	460b      	mov	r3, r1
 8002b92:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_eval.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <BSP_LCD_DrawPixel+0x44>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a0c      	ldr	r2, [pc, #48]	; (8002bcc <BSP_LCD_DrawPixel+0x48>)
 8002b9a:	2134      	movs	r1, #52	; 0x34
 8002b9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	335c      	adds	r3, #92	; 0x5c
 8002ba4:	681c      	ldr	r4, [r3, #0]
 8002ba6:	88bd      	ldrh	r5, [r7, #4]
 8002ba8:	f7ff fd5e 	bl	8002668 <BSP_LCD_GetXSize>
 8002bac:	4603      	mov	r3, r0
 8002bae:	fb03 f205 	mul.w	r2, r3, r5
 8002bb2:	88fb      	ldrh	r3, [r7, #6]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4423      	add	r3, r4
 8002bba:	461a      	mov	r2, r3
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6013      	str	r3, [r2, #0]
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bdb0      	pop	{r4, r5, r7, pc}
 8002bc8:	200005ec 	.word	0x200005ec
 8002bcc:	20000704 	.word	0x20000704

08002bd0 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	603a      	str	r2, [r7, #0]
 8002bda:	80fb      	strh	r3, [r7, #6]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61fb      	str	r3, [r7, #28]
 8002be4:	2300      	movs	r3, #0
 8002be6:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8002be8:	4b53      	ldr	r3, [pc, #332]	; (8002d38 <DrawChar+0x168>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4953      	ldr	r1, [pc, #332]	; (8002d3c <DrawChar+0x16c>)
 8002bee:	4613      	mov	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	3308      	adds	r3, #8
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	88db      	ldrh	r3, [r3, #6]
 8002bfe:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002c00:	4b4d      	ldr	r3, [pc, #308]	; (8002d38 <DrawChar+0x168>)
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	494d      	ldr	r1, [pc, #308]	; (8002d3c <DrawChar+0x16c>)
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	440b      	add	r3, r1
 8002c10:	3308      	adds	r3, #8
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	889b      	ldrh	r3, [r3, #4]
 8002c16:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8002c18:	8a3b      	ldrh	r3, [r7, #16]
 8002c1a:	3307      	adds	r3, #7
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	da00      	bge.n	8002c22 <DrawChar+0x52>
 8002c20:	3307      	adds	r3, #7
 8002c22:	10db      	asrs	r3, r3, #3
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	8a3b      	ldrh	r3, [r7, #16]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
 8002c36:	e076      	b.n	8002d26 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002c38:	8a3b      	ldrh	r3, [r7, #16]
 8002c3a:	3307      	adds	r3, #7
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	da00      	bge.n	8002c42 <DrawChar+0x72>
 8002c40:	3307      	adds	r3, #7
 8002c42:	10db      	asrs	r3, r3, #3
 8002c44:	461a      	mov	r2, r3
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	fb03 f302 	mul.w	r3, r3, r2
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	4413      	add	r3, r2
 8002c50:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8002c52:	8a3b      	ldrh	r3, [r7, #16]
 8002c54:	3307      	adds	r3, #7
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	da00      	bge.n	8002c5c <DrawChar+0x8c>
 8002c5a:	3307      	adds	r3, #7
 8002c5c:	10db      	asrs	r3, r3, #3
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d002      	beq.n	8002c68 <DrawChar+0x98>
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d004      	beq.n	8002c70 <DrawChar+0xa0>
 8002c66:	e00c      	b.n	8002c82 <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	617b      	str	r3, [r7, #20]
      break;
 8002c6e:	e016      	b.n	8002c9e <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	021b      	lsls	r3, r3, #8
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	3201      	adds	r2, #1
 8002c7a:	7812      	ldrb	r2, [r2, #0]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
      break;
 8002c80:	e00d      	b.n	8002c9e <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	041a      	lsls	r2, r3, #16
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	021b      	lsls	r3, r3, #8
 8002c90:	4313      	orrs	r3, r2
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	3202      	adds	r2, #2
 8002c96:	7812      	ldrb	r2, [r2, #0]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	617b      	str	r3, [r7, #20]
      break;
 8002c9c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61bb      	str	r3, [r7, #24]
 8002ca2:	e036      	b.n	8002d12 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8002ca4:	8a3a      	ldrh	r2, [r7, #16]
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	1ad2      	subs	r2, r2, r3
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	4413      	add	r3, r2
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d012      	beq.n	8002ce6 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	88fb      	ldrh	r3, [r7, #6]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	b298      	uxth	r0, r3
 8002cca:	4b1b      	ldr	r3, [pc, #108]	; (8002d38 <DrawChar+0x168>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	491b      	ldr	r1, [pc, #108]	; (8002d3c <DrawChar+0x16c>)
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	88bb      	ldrh	r3, [r7, #4]
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f7ff ff50 	bl	8002b84 <BSP_LCD_DrawPixel>
 8002ce4:	e012      	b.n	8002d0c <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	88fb      	ldrh	r3, [r7, #6]
 8002cec:	4413      	add	r3, r2
 8002cee:	b298      	uxth	r0, r3
 8002cf0:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <DrawChar+0x168>)
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4911      	ldr	r1, [pc, #68]	; (8002d3c <DrawChar+0x16c>)
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	440b      	add	r3, r1
 8002d00:	3304      	adds	r3, #4
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	88bb      	ldrh	r3, [r7, #4]
 8002d06:	4619      	mov	r1, r3
 8002d08:	f7ff ff3c 	bl	8002b84 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	3301      	adds	r3, #1
 8002d10:	61bb      	str	r3, [r7, #24]
 8002d12:	8a3b      	ldrh	r3, [r7, #16]
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d3c4      	bcc.n	8002ca4 <DrawChar+0xd4>
      }
    }
    Ypos++;
 8002d1a:	88bb      	ldrh	r3, [r7, #4]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	3301      	adds	r3, #1
 8002d24:	61fb      	str	r3, [r7, #28]
 8002d26:	8a7b      	ldrh	r3, [r7, #18]
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d384      	bcc.n	8002c38 <DrawChar+0x68>
  }
}
 8002d2e:	bf00      	nop
 8002d30:	3720      	adds	r7, #32
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	200005ec 	.word	0x200005ec
 8002d3c:	200005f0 	.word	0x200005f0

08002d40 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af02      	add	r7, sp, #8
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
 8002d4c:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_eval.Init.Mode         = DMA2D_R2M;
 8002d4e:	4b16      	ldr	r3, [pc, #88]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d50:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002d54:	605a      	str	r2, [r3, #4]
  hdma2d_eval.Init.ColorMode    = DMA2D_ARGB8888;
 8002d56:	4b14      	ldr	r3, [pc, #80]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
  hdma2d_eval.Init.OutputOffset = OffLine;
 8002d5c:	4a12      	ldr	r2, [pc, #72]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	60d3      	str	r3, [r2, #12]

  hdma2d_eval.Instance = DMA2D;
 8002d62:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d64:	4a11      	ldr	r2, [pc, #68]	; (8002dac <LL_FillBuffer+0x6c>)
 8002d66:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_eval) == HAL_OK)
 8002d68:	480f      	ldr	r0, [pc, #60]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d6a:	f000 fdeb 	bl	8003944 <HAL_DMA2D_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d115      	bne.n	8002da0 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_eval, LayerIndex) == HAL_OK)
 8002d74:	68f9      	ldr	r1, [r7, #12]
 8002d76:	480c      	ldr	r0, [pc, #48]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d78:	f000 ff4c 	bl	8003c14 <HAL_DMA2D_ConfigLayer>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10e      	bne.n	8002da0 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_eval, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69f9      	ldr	r1, [r7, #28]
 8002d8c:	4806      	ldr	r0, [pc, #24]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d8e:	f000 fe2c 	bl	80039ea <HAL_DMA2D_Start>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d103      	bne.n	8002da0 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_eval, 10);
 8002d98:	210a      	movs	r1, #10
 8002d9a:	4803      	ldr	r0, [pc, #12]	; (8002da8 <LL_FillBuffer+0x68>)
 8002d9c:	f000 fe50 	bl	8003a40 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002da0:	bf00      	nop
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	200007c8 	.word	0x200007c8
 8002dac:	4002b000 	.word	0x4002b000

08002db0 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002db4:	4b29      	ldr	r3, [pc, #164]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002db6:	4a2a      	ldr	r2, [pc, #168]	; (8002e60 <BSP_SDRAM_Init+0xb0>)
 8002db8:	601a      	str	r2, [r3, #0]

  /* Timing configuration for 90 MHz as SD clock frequency (System clock is up to 180 MHz) */
  Timing.LoadToActiveDelay    = 2;
 8002dba:	4b2a      	ldr	r3, [pc, #168]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8002dc0:	4b28      	ldr	r3, [pc, #160]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002dc2:	2207      	movs	r2, #7
 8002dc4:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8002dc6:	4b27      	ldr	r3, [pc, #156]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002dc8:	2204      	movs	r2, #4
 8002dca:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8002dcc:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002dce:	2207      	movs	r2, #7
 8002dd0:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8002dd2:	4b24      	ldr	r3, [pc, #144]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8002dd8:	4b22      	ldr	r3, [pc, #136]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002dda:	2202      	movs	r2, #2
 8002ddc:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8002dde:	4b21      	ldr	r3, [pc, #132]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002de0:	2202      	movs	r2, #2
 8002de2:	619a      	str	r2, [r3, #24]

  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002de4:	4b1d      	ldr	r3, [pc, #116]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002dea:	4b1c      	ldr	r3, [pc, #112]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002df0:	4b1a      	ldr	r3, [pc, #104]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002df2:	2204      	movs	r2, #4
 8002df4:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002df6:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002df8:	2220      	movs	r2, #32
 8002dfa:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002dfc:	4b17      	ldr	r3, [pc, #92]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002dfe:	2240      	movs	r2, #64	; 0x40
 8002e00:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002e02:	4b16      	ldr	r3, [pc, #88]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e04:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002e08:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002e0a:	4b14      	ldr	r3, [pc, #80]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002e10:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e16:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002e18:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e1e:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002e20:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&sdramHandle, (void *)NULL);
 8002e26:	2100      	movs	r1, #0
 8002e28:	480c      	ldr	r0, [pc, #48]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e2a:	f000 f87f 	bl	8002f2c <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8002e2e:	490d      	ldr	r1, [pc, #52]	; (8002e64 <BSP_SDRAM_Init+0xb4>)
 8002e30:	480a      	ldr	r0, [pc, #40]	; (8002e5c <BSP_SDRAM_Init+0xac>)
 8002e32:	f003 fbdd 	bl	80065f0 <HAL_SDRAM_Init>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002e3c:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <BSP_SDRAM_Init+0xb8>)
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
 8002e42:	e002      	b.n	8002e4a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002e44:	4b08      	ldr	r3, [pc, #32]	; (8002e68 <BSP_SDRAM_Init+0xb8>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002e4a:	f240 5069 	movw	r0, #1385	; 0x569
 8002e4e:	f000 f80d 	bl	8002e6c <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002e52:	4b05      	ldr	r3, [pc, #20]	; (8002e68 <BSP_SDRAM_Init+0xb8>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000644 	.word	0x20000644
 8002e60:	a0000140 	.word	0xa0000140
 8002e64:	20000678 	.word	0x20000678
 8002e68:	20000014 	.word	0x20000014

08002e6c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	60fb      	str	r3, [r7, #12]

  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8002e78:	4b2a      	ldr	r3, [pc, #168]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002e7e:	4b29      	ldr	r3, [pc, #164]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002e80:	2210      	movs	r2, #16
 8002e82:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002e84:	4b27      	ldr	r3, [pc, #156]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002e8a:	4b26      	ldr	r3, [pc, #152]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002e90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e94:	4923      	ldr	r1, [pc, #140]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002e96:	4824      	ldr	r0, [pc, #144]	; (8002f28 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002e98:	f003 fbe8 	bl	800666c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	f000 fa61 	bl	8003364 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8002ea2:	4b20      	ldr	r3, [pc, #128]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002ea8:	4b1e      	ldr	r3, [pc, #120]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002eaa:	2210      	movs	r2, #16
 8002eac:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002eae:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002eb4:	4b1b      	ldr	r3, [pc, #108]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002eba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ebe:	4919      	ldr	r1, [pc, #100]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ec0:	4819      	ldr	r0, [pc, #100]	; (8002f28 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002ec2:	f003 fbd3 	bl	800666c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002ec6:	4b17      	ldr	r3, [pc, #92]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ec8:	2203      	movs	r2, #3
 8002eca:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002ecc:	4b15      	ldr	r3, [pc, #84]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ece:	2210      	movs	r2, #16
 8002ed0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8002ed2:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ed4:	2208      	movs	r2, #8
 8002ed6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002ed8:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ee2:	4910      	ldr	r1, [pc, #64]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ee4:	4810      	ldr	r0, [pc, #64]	; (8002f28 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002ee6:	f003 fbc1 	bl	800666c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8002eea:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002eee:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ef2:	2204      	movs	r2, #4
 8002ef4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ef8:	2210      	movs	r2, #16
 8002efa:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002efc:	4b09      	ldr	r3, [pc, #36]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f06:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002f08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f0c:	4905      	ldr	r1, [pc, #20]	; (8002f24 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f0e:	4806      	ldr	r0, [pc, #24]	; (8002f28 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002f10:	f003 fbac 	bl	800666c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount);
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	4804      	ldr	r0, [pc, #16]	; (8002f28 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002f18:	f003 fbd3 	bl	80066c2 <HAL_SDRAM_ProgramRefreshRate>
}
 8002f1c:	bf00      	nop
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	20000694 	.word	0x20000694
 8002f28:	20000644 	.word	0x20000644

08002f2c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b090      	sub	sp, #64	; 0x40
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 8104 	beq.w	8003146 <BSP_SDRAM_MspInit+0x21a>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f42:	4b83      	ldr	r3, [pc, #524]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f46:	4a82      	ldr	r2, [pc, #520]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f48:	f043 0301 	orr.w	r3, r3, #1
 8002f4c:	6393      	str	r3, [r2, #56]	; 0x38
 8002f4e:	4b80      	ldr	r3, [pc, #512]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f5e:	4b7c      	ldr	r3, [pc, #496]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	4a7b      	ldr	r2, [pc, #492]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f68:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6a:	4b79      	ldr	r3, [pc, #484]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
 8002f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
 8002f7a:	4b75      	ldr	r3, [pc, #468]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	4a74      	ldr	r2, [pc, #464]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f80:	f043 0304 	orr.w	r3, r3, #4
 8002f84:	6313      	str	r3, [r2, #48]	; 0x30
 8002f86:	4b72      	ldr	r3, [pc, #456]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	623b      	str	r3, [r7, #32]
 8002f90:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	4b6e      	ldr	r3, [pc, #440]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	4a6d      	ldr	r2, [pc, #436]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002f9c:	f043 0308 	orr.w	r3, r3, #8
 8002fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa2:	4b6b      	ldr	r3, [pc, #428]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	61fb      	str	r3, [r7, #28]
 8002fac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61bb      	str	r3, [r7, #24]
 8002fb2:	4b67      	ldr	r3, [pc, #412]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	4a66      	ldr	r2, [pc, #408]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fb8:	f043 0310 	orr.w	r3, r3, #16
 8002fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fbe:	4b64      	ldr	r3, [pc, #400]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	f003 0310 	and.w	r3, r3, #16
 8002fc6:	61bb      	str	r3, [r7, #24]
 8002fc8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]
 8002fce:	4b60      	ldr	r3, [pc, #384]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4a5f      	ldr	r2, [pc, #380]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fd4:	f043 0320 	orr.w	r3, r3, #32
 8002fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fda:	4b5d      	ldr	r3, [pc, #372]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f003 0320 	and.w	r3, r3, #32
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	4b59      	ldr	r3, [pc, #356]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4a58      	ldr	r2, [pc, #352]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff6:	4b56      	ldr	r3, [pc, #344]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ffe:	613b      	str	r3, [r7, #16]
 8003000:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	4b52      	ldr	r3, [pc, #328]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	4a51      	ldr	r2, [pc, #324]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 800300c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003010:	6313      	str	r3, [r2, #48]	; 0x30
 8003012:	4b4f      	ldr	r3, [pc, #316]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800301e:	2300      	movs	r3, #0
 8003020:	60bb      	str	r3, [r7, #8]
 8003022:	4b4b      	ldr	r3, [pc, #300]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	4a4a      	ldr	r2, [pc, #296]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8003028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800302c:	6313      	str	r3, [r2, #48]	; 0x30
 800302e:	4b48      	ldr	r3, [pc, #288]	; (8003150 <BSP_SDRAM_MspInit+0x224>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003036:	60bb      	str	r3, [r7, #8]
 8003038:	68bb      	ldr	r3, [r7, #8]

    /* Common GPIO configuration */
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800303a:	2302      	movs	r3, #2
 800303c:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_structure.Pull      = GPIO_PULLUP;
 800303e:	2301      	movs	r3, #1
 8003040:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003042:	2302      	movs	r3, #2
 8003044:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003046:	230c      	movs	r3, #12
 8003048:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* GPIOC configuration : PC0 is SDNWE */
    gpio_init_structure.Pin   = GPIO_PIN_0;
 800304a:	2301      	movs	r3, #1
 800304c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800304e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003052:	4619      	mov	r1, r3
 8003054:	483f      	ldr	r0, [pc, #252]	; (8003154 <BSP_SDRAM_MspInit+0x228>)
 8003056:	f001 ff61 	bl	8004f1c <HAL_GPIO_Init>

    /* GPIOD configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 800305a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800305e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_14 | GPIO_PIN_15;


    HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003060:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003064:	4619      	mov	r1, r3
 8003066:	483c      	ldr	r0, [pc, #240]	; (8003158 <BSP_SDRAM_MspInit+0x22c>)
 8003068:	f001 ff58 	bl	8004f1c <HAL_GPIO_Init>

    /* GPIOE configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 800306c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003070:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                                GPIO_PIN_15;

    HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003072:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003076:	4619      	mov	r1, r3
 8003078:	4838      	ldr	r0, [pc, #224]	; (800315c <BSP_SDRAM_MspInit+0x230>)
 800307a:	f001 ff4f 	bl	8004f1c <HAL_GPIO_Init>

    /* GPIOF configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800307e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003082:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                                GPIO_PIN_15;

    HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003084:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003088:	4619      	mov	r1, r3
 800308a:	4835      	ldr	r0, [pc, #212]	; (8003160 <BSP_SDRAM_MspInit+0x234>)
 800308c:	f001 ff46 	bl	8004f1c <HAL_GPIO_Init>

    /* GPIOG configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003090:	f248 1333 	movw	r3, #33075	; 0x8133
 8003094:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003096:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800309a:	4619      	mov	r1, r3
 800309c:	4831      	ldr	r0, [pc, #196]	; (8003164 <BSP_SDRAM_MspInit+0x238>)
 800309e:	f001 ff3d 	bl	8004f1c <HAL_GPIO_Init>

    /* GPIOH configuration */
    gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80030a2:	f64f 730c 	movw	r3, #65292	; 0xff0c
 80030a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                                GPIO_PIN_15;
    HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 80030a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030ac:	4619      	mov	r1, r3
 80030ae:	482e      	ldr	r0, [pc, #184]	; (8003168 <BSP_SDRAM_MspInit+0x23c>)
 80030b0:	f001 ff34 	bl	8004f1c <HAL_GPIO_Init>

    /* GPIOI configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80030b4:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80030b8:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80030ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030be:	4619      	mov	r1, r3
 80030c0:	482a      	ldr	r0, [pc, #168]	; (800316c <BSP_SDRAM_MspInit+0x240>)
 80030c2:	f001 ff2b 	bl	8004f1c <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80030c6:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	605a      	str	r2, [r3, #4]
    dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80030cc:	4b28      	ldr	r3, [pc, #160]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030ce:	2280      	movs	r2, #128	; 0x80
 80030d0:	609a      	str	r2, [r3, #8]
    dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80030d2:	4b27      	ldr	r3, [pc, #156]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030d8:	60da      	str	r2, [r3, #12]
    dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80030da:	4b25      	ldr	r3, [pc, #148]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030e0:	611a      	str	r2, [r3, #16]
    dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030e2:	4b23      	ldr	r3, [pc, #140]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030e8:	615a      	str	r2, [r3, #20]
    dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80030ea:	4b21      	ldr	r3, [pc, #132]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030f0:	619a      	str	r2, [r3, #24]
    dma_handle.Init.Mode                = DMA_NORMAL;
 80030f2:	4b1f      	ldr	r3, [pc, #124]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	61da      	str	r2, [r3, #28]
    dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80030f8:	4b1d      	ldr	r3, [pc, #116]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 80030fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030fe:	621a      	str	r2, [r3, #32]
    dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003100:	4b1b      	ldr	r3, [pc, #108]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 8003102:	2200      	movs	r2, #0
 8003104:	625a      	str	r2, [r3, #36]	; 0x24
    dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003106:	4b1a      	ldr	r3, [pc, #104]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 8003108:	2203      	movs	r2, #3
 800310a:	629a      	str	r2, [r3, #40]	; 0x28
    dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800310c:	4b18      	ldr	r3, [pc, #96]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 800310e:	2200      	movs	r2, #0
 8003110:	62da      	str	r2, [r3, #44]	; 0x2c
    dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8003112:	4b17      	ldr	r3, [pc, #92]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 8003114:	2200      	movs	r2, #0
 8003116:	631a      	str	r2, [r3, #48]	; 0x30

    dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003118:	4b15      	ldr	r3, [pc, #84]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 800311a:	4a16      	ldr	r2, [pc, #88]	; (8003174 <BSP_SDRAM_MspInit+0x248>)
 800311c:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a13      	ldr	r2, [pc, #76]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 8003122:	631a      	str	r2, [r3, #48]	; 0x30
 8003124:	4a12      	ldr	r2, [pc, #72]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dma_handle);
 800312a:	4811      	ldr	r0, [pc, #68]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 800312c:	f000 fafc 	bl	8003728 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dma_handle);
 8003130:	480f      	ldr	r0, [pc, #60]	; (8003170 <BSP_SDRAM_MspInit+0x244>)
 8003132:	f000 fa4b 	bl	80035cc <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 5, 0);
 8003136:	2200      	movs	r2, #0
 8003138:	2105      	movs	r1, #5
 800313a:	2038      	movs	r0, #56	; 0x38
 800313c:	f000 fa0f 	bl	800355e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003140:	2038      	movs	r0, #56	; 0x38
 8003142:	f000 fa28 	bl	8003596 <HAL_NVIC_EnableIRQ>

  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003146:	bf00      	nop
 8003148:	3740      	adds	r7, #64	; 0x40
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40023800 	.word	0x40023800
 8003154:	40020800 	.word	0x40020800
 8003158:	40020c00 	.word	0x40020c00
 800315c:	40021000 	.word	0x40021000
 8003160:	40021400 	.word	0x40021400
 8003164:	40021800 	.word	0x40021800
 8003168:	40021c00 	.word	0x40021c00
 800316c:	40022000 	.word	0x40022000
 8003170:	200006a4 	.word	0x200006a4
 8003174:	40026410 	.word	0x40026410

08003178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003186:	b480      	push	{r7}
 8003188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800318a:	e7fe      	b.n	800318a <HardFault_Handler+0x4>

0800318c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003190:	e7fe      	b.n	8003190 <MemManage_Handler+0x4>

08003192 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003192:	b480      	push	{r7}
 8003194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003196:	e7fe      	b.n	8003196 <BusFault_Handler+0x4>

08003198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800319c:	e7fe      	b.n	800319c <UsageFault_Handler+0x4>

0800319e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800319e:	b480      	push	{r7}
 80031a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr

080031ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031ba:	b480      	push	{r7}
 80031bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031be:	bf00      	nop
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031cc:	bf00      	nop
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031dc:	4b08      	ldr	r3, [pc, #32]	; (8003200 <SystemInit+0x28>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e2:	4a07      	ldr	r2, [pc, #28]	; (8003200 <SystemInit+0x28>)
 80031e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80031ec:	4b04      	ldr	r3, [pc, #16]	; (8003200 <SystemInit+0x28>)
 80031ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031f2:	609a      	str	r2, [r3, #8]
#endif
}
 80031f4:	bf00      	nop
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003204:	f8df d034 	ldr.w	sp, [pc, #52]	; 800323c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003208:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800320a:	e003      	b.n	8003214 <LoopCopyDataInit>

0800320c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800320c:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800320e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003210:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003212:	3104      	adds	r1, #4

08003214 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003214:	480b      	ldr	r0, [pc, #44]	; (8003244 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003216:	4b0c      	ldr	r3, [pc, #48]	; (8003248 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003218:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800321a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800321c:	d3f6      	bcc.n	800320c <CopyDataInit>
  ldr  r2, =_sbss
 800321e:	4a0b      	ldr	r2, [pc, #44]	; (800324c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003220:	e002      	b.n	8003228 <LoopFillZerobss>

08003222 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003222:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003224:	f842 3b04 	str.w	r3, [r2], #4

08003228 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003228:	4b09      	ldr	r3, [pc, #36]	; (8003250 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800322a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800322c:	d3f9      	bcc.n	8003222 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800322e:	f7ff ffd3 	bl	80031d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003232:	f003 ff53 	bl	80070dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003236:	f7fe fbe7 	bl	8001a08 <main>
  bx  lr    
 800323a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800323c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8003240:	08008fb8 	.word	0x08008fb8
  ldr  r0, =_sdata
 8003244:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003248:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 800324c:	20000064 	.word	0x20000064
  ldr  r3, = _ebss
 8003250:	20000828 	.word	0x20000828

08003254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003254:	e7fe      	b.n	8003254 <ADC_IRQHandler>
	...

08003258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800325c:	4b0e      	ldr	r3, [pc, #56]	; (8003298 <HAL_Init+0x40>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a0d      	ldr	r2, [pc, #52]	; (8003298 <HAL_Init+0x40>)
 8003262:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003266:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003268:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <HAL_Init+0x40>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0a      	ldr	r2, [pc, #40]	; (8003298 <HAL_Init+0x40>)
 800326e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003272:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003274:	4b08      	ldr	r3, [pc, #32]	; (8003298 <HAL_Init+0x40>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a07      	ldr	r2, [pc, #28]	; (8003298 <HAL_Init+0x40>)
 800327a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800327e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003280:	2003      	movs	r0, #3
 8003282:	f000 f961 	bl	8003548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003286:	2000      	movs	r0, #0
 8003288:	f000 f83c 	bl	8003304 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800328c:	f7fe fc78 	bl	8001b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	40023c00 	.word	0x40023c00

0800329c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80032a0:	4b13      	ldr	r3, [pc, #76]	; (80032f0 <HAL_DeInit+0x54>)
 80032a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032a6:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80032a8:	4b11      	ldr	r3, [pc, #68]	; (80032f0 <HAL_DeInit+0x54>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80032ae:	4b10      	ldr	r3, [pc, #64]	; (80032f0 <HAL_DeInit+0x54>)
 80032b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032b4:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80032b6:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <HAL_DeInit+0x54>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80032bc:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <HAL_DeInit+0x54>)
 80032be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032c2:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80032c4:	4b0a      	ldr	r3, [pc, #40]	; (80032f0 <HAL_DeInit+0x54>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80032ca:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <HAL_DeInit+0x54>)
 80032cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032d0:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80032d2:	4b07      	ldr	r3, [pc, #28]	; (80032f0 <HAL_DeInit+0x54>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80032d8:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <HAL_DeInit+0x54>)
 80032da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032de:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80032e0:	4b03      	ldr	r3, [pc, #12]	; (80032f0 <HAL_DeInit+0x54>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80032e6:	f000 f805 	bl	80032f4 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40023800 	.word	0x40023800

080032f4 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80032f8:	bf00      	nop
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800330c:	4b12      	ldr	r3, [pc, #72]	; (8003358 <HAL_InitTick+0x54>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	4b12      	ldr	r3, [pc, #72]	; (800335c <HAL_InitTick+0x58>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	4619      	mov	r1, r3
 8003316:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800331a:	fbb3 f3f1 	udiv	r3, r3, r1
 800331e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003322:	4618      	mov	r0, r3
 8003324:	f000 f945 	bl	80035b2 <HAL_SYSTICK_Config>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e00e      	b.n	8003350 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b0f      	cmp	r3, #15
 8003336:	d80a      	bhi.n	800334e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003338:	2200      	movs	r2, #0
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003340:	f000 f90d 	bl	800355e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003344:	4a06      	ldr	r2, [pc, #24]	; (8003360 <HAL_InitTick+0x5c>)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	e000      	b.n	8003350 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
}
 8003350:	4618      	mov	r0, r3
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	20000018 	.word	0x20000018
 800335c:	20000020 	.word	0x20000020
 8003360:	2000001c 	.word	0x2000001c

08003364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800336c:	f7fd fde0 	bl	8000f30 <HAL_GetTick>
 8003370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800337c:	d005      	beq.n	800338a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800337e:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <HAL_Delay+0x40>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800338a:	bf00      	nop
 800338c:	f7fd fdd0 	bl	8000f30 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	429a      	cmp	r2, r3
 800339a:	d8f7      	bhi.n	800338c <HAL_Delay+0x28>
  {
  }
}
 800339c:	bf00      	nop
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	20000020 	.word	0x20000020

080033a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b8:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <__NVIC_SetPriorityGrouping+0x44>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033c4:	4013      	ands	r3, r2
 80033c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033da:	4a04      	ldr	r2, [pc, #16]	; (80033ec <__NVIC_SetPriorityGrouping+0x44>)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	60d3      	str	r3, [r2, #12]
}
 80033e0:	bf00      	nop
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	e000ed00 	.word	0xe000ed00

080033f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f4:	4b04      	ldr	r3, [pc, #16]	; (8003408 <__NVIC_GetPriorityGrouping+0x18>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	0a1b      	lsrs	r3, r3, #8
 80033fa:	f003 0307 	and.w	r3, r3, #7
}
 80033fe:	4618      	mov	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	e000ed00 	.word	0xe000ed00

0800340c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	2b00      	cmp	r3, #0
 800341c:	db0b      	blt.n	8003436 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	f003 021f 	and.w	r2, r3, #31
 8003424:	4907      	ldr	r1, [pc, #28]	; (8003444 <__NVIC_EnableIRQ+0x38>)
 8003426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	2001      	movs	r0, #1
 800342e:	fa00 f202 	lsl.w	r2, r0, r2
 8003432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	e000e100 	.word	0xe000e100

08003448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	6039      	str	r1, [r7, #0]
 8003452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003458:	2b00      	cmp	r3, #0
 800345a:	db0a      	blt.n	8003472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	490c      	ldr	r1, [pc, #48]	; (8003494 <__NVIC_SetPriority+0x4c>)
 8003462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003466:	0112      	lsls	r2, r2, #4
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	440b      	add	r3, r1
 800346c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003470:	e00a      	b.n	8003488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4908      	ldr	r1, [pc, #32]	; (8003498 <__NVIC_SetPriority+0x50>)
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	3b04      	subs	r3, #4
 8003480:	0112      	lsls	r2, r2, #4
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	440b      	add	r3, r1
 8003486:	761a      	strb	r2, [r3, #24]
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000e100 	.word	0xe000e100
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800349c:	b480      	push	{r7}
 800349e:	b089      	sub	sp, #36	; 0x24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f1c3 0307 	rsb	r3, r3, #7
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	bf28      	it	cs
 80034ba:	2304      	movcs	r3, #4
 80034bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3304      	adds	r3, #4
 80034c2:	2b06      	cmp	r3, #6
 80034c4:	d902      	bls.n	80034cc <NVIC_EncodePriority+0x30>
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	3b03      	subs	r3, #3
 80034ca:	e000      	b.n	80034ce <NVIC_EncodePriority+0x32>
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43da      	mvns	r2, r3
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	401a      	ands	r2, r3
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	fa01 f303 	lsl.w	r3, r1, r3
 80034ee:	43d9      	mvns	r1, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f4:	4313      	orrs	r3, r2
         );
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3724      	adds	r7, #36	; 0x24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
	...

08003504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3b01      	subs	r3, #1
 8003510:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003514:	d301      	bcc.n	800351a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003516:	2301      	movs	r3, #1
 8003518:	e00f      	b.n	800353a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351a:	4a0a      	ldr	r2, [pc, #40]	; (8003544 <SysTick_Config+0x40>)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3b01      	subs	r3, #1
 8003520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003522:	210f      	movs	r1, #15
 8003524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003528:	f7ff ff8e 	bl	8003448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800352c:	4b05      	ldr	r3, [pc, #20]	; (8003544 <SysTick_Config+0x40>)
 800352e:	2200      	movs	r2, #0
 8003530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003532:	4b04      	ldr	r3, [pc, #16]	; (8003544 <SysTick_Config+0x40>)
 8003534:	2207      	movs	r2, #7
 8003536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	e000e010 	.word	0xe000e010

08003548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7ff ff29 	bl	80033a8 <__NVIC_SetPriorityGrouping>
}
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800355e:	b580      	push	{r7, lr}
 8003560:	b086      	sub	sp, #24
 8003562:	af00      	add	r7, sp, #0
 8003564:	4603      	mov	r3, r0
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	607a      	str	r2, [r7, #4]
 800356a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003570:	f7ff ff3e 	bl	80033f0 <__NVIC_GetPriorityGrouping>
 8003574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68b9      	ldr	r1, [r7, #8]
 800357a:	6978      	ldr	r0, [r7, #20]
 800357c:	f7ff ff8e 	bl	800349c <NVIC_EncodePriority>
 8003580:	4602      	mov	r2, r0
 8003582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff ff5d 	bl	8003448 <__NVIC_SetPriority>
}
 800358e:	bf00      	nop
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	4603      	mov	r3, r0
 800359e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff ff31 	bl	800340c <__NVIC_EnableIRQ>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff ffa2 	bl	8003504 <SysTick_Config>
 80035c0:	4603      	mov	r3, r0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035d8:	f7fd fcaa 	bl	8000f30 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e099      	b.n	800371c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f022 0201 	bic.w	r2, r2, #1
 8003606:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003608:	e00f      	b.n	800362a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800360a:	f7fd fc91 	bl	8000f30 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b05      	cmp	r3, #5
 8003616:	d908      	bls.n	800362a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2220      	movs	r2, #32
 800361c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2203      	movs	r2, #3
 8003622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e078      	b.n	800371c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1e8      	bne.n	800360a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4b38      	ldr	r3, [pc, #224]	; (8003724 <HAL_DMA_Init+0x158>)
 8003644:	4013      	ands	r3, r2
 8003646:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003656:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003662:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800366e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	4313      	orrs	r3, r2
 800367a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	2b04      	cmp	r3, #4
 8003682:	d107      	bne.n	8003694 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368c:	4313      	orrs	r3, r2
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f023 0307 	bic.w	r3, r3, #7
 80036aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ba:	2b04      	cmp	r3, #4
 80036bc:	d117      	bne.n	80036ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00e      	beq.n	80036ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f8bd 	bl	8003850 <DMA_CheckFifoParam>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2240      	movs	r2, #64	; 0x40
 80036e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036ea:	2301      	movs	r3, #1
 80036ec:	e016      	b.n	800371c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f874 	bl	80037e4 <DMA_CalcBaseAndBitshift>
 80036fc:	4603      	mov	r3, r0
 80036fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003704:	223f      	movs	r2, #63	; 0x3f
 8003706:	409a      	lsls	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	f010803f 	.word	0xf010803f

08003728 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e050      	b.n	80037dc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d101      	bne.n	800374a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003746:	2302      	movs	r3, #2
 8003748:	e048      	b.n	80037dc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0201 	bic.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2200      	movs	r2, #0
 8003768:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2200      	movs	r2, #0
 8003770:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2200      	movs	r2, #0
 8003778:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2200      	movs	r2, #0
 8003780:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2221      	movs	r2, #33	; 0x21
 8003788:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f82a 	bl	80037e4 <DMA_CalcBaseAndBitshift>
 8003790:	4603      	mov	r3, r0
 8003792:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037bc:	223f      	movs	r2, #63	; 0x3f
 80037be:	409a      	lsls	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	3b10      	subs	r3, #16
 80037f4:	4a14      	ldr	r2, [pc, #80]	; (8003848 <DMA_CalcBaseAndBitshift+0x64>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	091b      	lsrs	r3, r3, #4
 80037fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037fe:	4a13      	ldr	r2, [pc, #76]	; (800384c <DMA_CalcBaseAndBitshift+0x68>)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4413      	add	r3, r2
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	461a      	mov	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2b03      	cmp	r3, #3
 8003810:	d909      	bls.n	8003826 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800381a:	f023 0303 	bic.w	r3, r3, #3
 800381e:	1d1a      	adds	r2, r3, #4
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	659a      	str	r2, [r3, #88]	; 0x58
 8003824:	e007      	b.n	8003836 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800382e:	f023 0303 	bic.w	r3, r3, #3
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800383a:	4618      	mov	r0, r3
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	aaaaaaab 	.word	0xaaaaaaab
 800384c:	08008fa0 	.word	0x08008fa0

08003850 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003860:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d11f      	bne.n	80038aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2b03      	cmp	r3, #3
 800386e:	d855      	bhi.n	800391c <DMA_CheckFifoParam+0xcc>
 8003870:	a201      	add	r2, pc, #4	; (adr r2, 8003878 <DMA_CheckFifoParam+0x28>)
 8003872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003876:	bf00      	nop
 8003878:	08003889 	.word	0x08003889
 800387c:	0800389b 	.word	0x0800389b
 8003880:	08003889 	.word	0x08003889
 8003884:	0800391d 	.word	0x0800391d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d045      	beq.n	8003920 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003898:	e042      	b.n	8003920 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038a2:	d13f      	bne.n	8003924 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038a8:	e03c      	b.n	8003924 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038b2:	d121      	bne.n	80038f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d836      	bhi.n	8003928 <DMA_CheckFifoParam+0xd8>
 80038ba:	a201      	add	r2, pc, #4	; (adr r2, 80038c0 <DMA_CheckFifoParam+0x70>)
 80038bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c0:	080038d1 	.word	0x080038d1
 80038c4:	080038d7 	.word	0x080038d7
 80038c8:	080038d1 	.word	0x080038d1
 80038cc:	080038e9 	.word	0x080038e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
      break;
 80038d4:	e02f      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d024      	beq.n	800392c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e6:	e021      	b.n	800392c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038f0:	d11e      	bne.n	8003930 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038f6:	e01b      	b.n	8003930 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d902      	bls.n	8003904 <DMA_CheckFifoParam+0xb4>
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d003      	beq.n	800390a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003902:	e018      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	73fb      	strb	r3, [r7, #15]
      break;
 8003908:	e015      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00e      	beq.n	8003934 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
      break;
 800391a:	e00b      	b.n	8003934 <DMA_CheckFifoParam+0xe4>
      break;
 800391c:	bf00      	nop
 800391e:	e00a      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      break;
 8003920:	bf00      	nop
 8003922:	e008      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      break;
 8003924:	bf00      	nop
 8003926:	e006      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      break;
 8003928:	bf00      	nop
 800392a:	e004      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      break;
 800392c:	bf00      	nop
 800392e:	e002      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      break;   
 8003930:	bf00      	nop
 8003932:	e000      	b.n	8003936 <DMA_CheckFifoParam+0xe6>
      break;
 8003934:	bf00      	nop
    }
  } 
  
  return status; 
 8003936:	7bfb      	ldrb	r3, [r7, #15]
}
 8003938:	4618      	mov	r0, r3
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e03b      	b.n	80039ce <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 f833 	bl	80039d6 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003994:	f023 0107 	bic.w	r1, r3, #7
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	68d1      	ldr	r1, [r2, #12]
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6812      	ldr	r2, [r2, #0]
 80039ba:	430b      	orrs	r3, r1
 80039bc:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b086      	sub	sp, #24
 80039ee:	af02      	add	r7, sp, #8
 80039f0:	60f8      	str	r0, [r7, #12]
 80039f2:	60b9      	str	r1, [r7, #8]
 80039f4:	607a      	str	r2, [r7, #4]
 80039f6:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <HAL_DMA2D_Start+0x1c>
 8003a02:	2302      	movs	r3, #2
 8003a04:	e018      	b.n	8003a38 <HAL_DMA2D_Start+0x4e>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2202      	movs	r2, #2
 8003a12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	68b9      	ldr	r1, [r7, #8]
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 f989 	bl	8003d38 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0201 	orr.w	r2, r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3710      	adds	r7, #16
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d056      	beq.n	8003b0a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003a5c:	f7fd fa68 	bl	8000f30 <HAL_GetTick>
 8003a60:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003a62:	e04b      	b.n	8003afc <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d023      	beq.n	8003abe <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f003 0320 	and.w	r3, r3, #32
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d005      	beq.n	8003a8c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a84:	f043 0202 	orr.w	r2, r3, #2
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d005      	beq.n	8003aa2 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a9a:	f043 0201 	orr.w	r2, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2221      	movs	r2, #33	; 0x21
 8003aa8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2204      	movs	r2, #4
 8003aae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e0a5      	b.n	8003c0a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ac4:	d01a      	beq.n	8003afc <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003ac6:	f7fd fa33 	bl	8000f30 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d302      	bcc.n	8003adc <HAL_DMA2D_PollForTransfer+0x9c>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10f      	bne.n	8003afc <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae0:	f043 0220 	orr.w	r2, r3, #32
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2203      	movs	r2, #3
 8003aec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e086      	b.n	8003c0a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0ac      	beq.n	8003a64 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	69db      	ldr	r3, [r3, #28]
 8003b10:	f003 0320 	and.w	r3, r3, #32
 8003b14:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	f003 0320 	and.w	r3, r3, #32
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d061      	beq.n	8003bf0 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b2c:	f7fd fa00 	bl	8000f30 <HAL_GetTick>
 8003b30:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003b32:	e056      	b.n	8003be2 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d02e      	beq.n	8003ba4 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d005      	beq.n	8003b5c <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b54:	f043 0204 	orr.w	r2, r3, #4
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f003 0320 	and.w	r3, r3, #32
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6a:	f043 0202 	orr.w	r2, r3, #2
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d005      	beq.n	8003b88 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b80:	f043 0201 	orr.w	r2, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2229      	movs	r2, #41	; 0x29
 8003b8e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2204      	movs	r2, #4
 8003b94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e032      	b.n	8003c0a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003baa:	d01a      	beq.n	8003be2 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003bac:	f7fd f9c0 	bl	8000f30 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d302      	bcc.n	8003bc2 <HAL_DMA2D_PollForTransfer+0x182>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10f      	bne.n	8003be2 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc6:	f043 0220 	orr.w	r2, r3, #32
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2203      	movs	r2, #3
 8003bd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e013      	b.n	8003c0a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f003 0310 	and.w	r3, r3, #16
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0a1      	beq.n	8003b34 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2212      	movs	r2, #18
 8003bf6:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <HAL_DMA2D_ConfigLayer+0x20>
 8003c30:	2302      	movs	r3, #2
 8003c32:	e079      	b.n	8003d28 <HAL_DMA2D_ConfigLayer+0x114>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	011b      	lsls	r3, r3, #4
 8003c48:	3318      	adds	r3, #24
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	041b      	lsls	r3, r3, #16
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003c5e:	4b35      	ldr	r3, [pc, #212]	; (8003d34 <HAL_DMA2D_ConfigLayer+0x120>)
 8003c60:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b0a      	cmp	r3, #10
 8003c68:	d003      	beq.n	8003c72 <HAL_DMA2D_ConfigLayer+0x5e>
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	2b09      	cmp	r3, #9
 8003c70:	d107      	bne.n	8003c82 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
 8003c80:	e005      	b.n	8003c8e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	061b      	lsls	r3, r3, #24
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d120      	bne.n	8003cd6 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	ea02 0103 	and.w	r1, r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b0a      	cmp	r3, #10
 8003cbc:	d003      	beq.n	8003cc6 <HAL_DMA2D_ConfigLayer+0xb2>
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2b09      	cmp	r3, #9
 8003cc4:	d127      	bne.n	8003d16 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003cd2:	629a      	str	r2, [r3, #40]	; 0x28
 8003cd4:	e01f      	b.n	8003d16 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69da      	ldr	r2, [r3, #28]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	ea02 0103 	and.w	r1, r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	6812      	ldr	r2, [r2, #0]
 8003cf6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2b0a      	cmp	r3, #10
 8003cfe:	d003      	beq.n	8003d08 <HAL_DMA2D_ConfigLayer+0xf4>
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b09      	cmp	r3, #9
 8003d06:	d106      	bne.n	8003d16 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	68da      	ldr	r2, [r3, #12]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003d14:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	371c      	adds	r7, #28
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	ff03000f 	.word	0xff03000f

08003d38 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b08b      	sub	sp, #44	; 0x2c
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
 8003d44:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	041a      	lsls	r2, r3, #16
 8003d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d56:	431a      	orrs	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d70:	d174      	bne.n	8003e5c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003d78:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003d80:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003d88:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d108      	bne.n	8003daa <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	627b      	str	r3, [r7, #36]	; 0x24
 8003da8:	e053      	b.n	8003e52 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d106      	bne.n	8003dc0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbe:	e048      	b.n	8003e52 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d111      	bne.n	8003dec <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	0cdb      	lsrs	r3, r3, #19
 8003dcc:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	0a9b      	lsrs	r3, r3, #10
 8003dd2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	08db      	lsrs	r3, r3, #3
 8003dd8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	02db      	lsls	r3, r3, #11
 8003de2:	4313      	orrs	r3, r2
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dea:	e032      	b.n	8003e52 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d117      	bne.n	8003e24 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	0fdb      	lsrs	r3, r3, #31
 8003df8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	0cdb      	lsrs	r3, r3, #19
 8003dfe:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	0adb      	lsrs	r3, r3, #11
 8003e04:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	08db      	lsrs	r3, r3, #3
 8003e0a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	015a      	lsls	r2, r3, #5
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	029b      	lsls	r3, r3, #10
 8003e14:	431a      	orrs	r2, r3
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	03db      	lsls	r3, r3, #15
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	697a      	ldr	r2, [r7, #20]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
 8003e22:	e016      	b.n	8003e52 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	0f1b      	lsrs	r3, r3, #28
 8003e28:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	0d1b      	lsrs	r3, r3, #20
 8003e2e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	0b1b      	lsrs	r3, r3, #12
 8003e34:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	091b      	lsrs	r3, r3, #4
 8003e3a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	011a      	lsls	r2, r3, #4
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	021b      	lsls	r3, r3, #8
 8003e44:	431a      	orrs	r2, r3
 8003e46:	6a3b      	ldr	r3, [r7, #32]
 8003e48:	031b      	lsls	r3, r3, #12
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e58:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003e5a:	e003      	b.n	8003e64 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68ba      	ldr	r2, [r7, #8]
 8003e62:	60da      	str	r2, [r3, #12]
}
 8003e64:	bf00      	nop
 8003e66:	372c      	adds	r7, #44	; 0x2c
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
 8003e7c:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	019a      	lsls	r2, r3, #6
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	431a      	orrs	r2, r3
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	021b      	lsls	r3, r3, #8
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	041b      	lsls	r3, r3, #16
 8003e90:	431a      	orrs	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003e96:	bf00      	nop
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr

08003ea2 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b086      	sub	sp, #24
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	60f8      	str	r0, [r7, #12]
 8003eaa:	60b9      	str	r1, [r7, #8]
 8003eac:	607a      	str	r2, [r7, #4]
 8003eae:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003eb0:	f7fd f83e 	bl	8000f30 <HAL_GetTick>
 8003eb4:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003eb6:	e009      	b.n	8003ecc <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8003eb8:	f7fd f83a 	bl	8000f30 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ec6:	d901      	bls.n	8003ecc <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e015      	b.n	8003ef8 <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d0ee      	beq.n	8003eb8 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	019a      	lsls	r2, r3, #6
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	021b      	lsls	r3, r3, #8
 8003ee6:	ea42 0103 	orr.w	r1, r2, r3
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	041a      	lsls	r2, r3, #16
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b088      	sub	sp, #32
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e108      	b.n	8004126 <HAL_DSI_Init+0x226>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	7c5b      	ldrb	r3, [r3, #17]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d102      	bne.n	8003f24 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f97c 	bl	800421c <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2203      	movs	r2, #3
 8003f28:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003f3e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f4e:	613b      	str	r3, [r7, #16]
 8003f50:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f52:	f7fc ffed 	bl	8000f30 <HAL_GetTick>
 8003f56:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003f58:	e009      	b.n	8003f6e <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003f5a:	f7fc ffe9 	bl	8000f30 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f68:	d901      	bls.n	8003f6e <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e0db      	b.n	8004126 <HAL_DSI_Init+0x226>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0ed      	beq.n	8003f5a <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	6812      	ldr	r2, [r2, #0]
 8003f8a:	f423 335e 	bic.w	r3, r3, #227328	; 0x37800
 8003f8e:	f423 73fe 	bic.w	r3, r3, #508	; 0x1fc
 8003f92:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	009a      	lsls	r2, r3, #2
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	02db      	lsls	r3, r3, #11
 8003faa:	431a      	orrs	r2, r3
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	041b      	lsls	r3, r3, #16
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60fb      	str	r3, [r7, #12]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fe6:	f7fc ffa3 	bl	8000f30 <HAL_GetTick>
 8003fea:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003fec:	e009      	b.n	8004002 <HAL_DSI_Init+0x102>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003fee:	f7fc ff9f 	bl	8000f30 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ffc:	d901      	bls.n	8004002 <HAL_DSI_Init+0x102>
    {
      return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e091      	b.n	8004126 <HAL_DSI_Init+0x226>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800400a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400e:	2b00      	cmp	r3, #0
 8004010:	d0ed      	beq.n	8003fee <HAL_DSI_Init+0xee>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0206 	orr.w	r2, r2, #6
 8004022:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f022 0203 	bic.w	r2, r2, #3
 8004036:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f042 0201 	orr.w	r2, r2, #1
 8004050:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0203 	bic.w	r2, r2, #3
 8004064:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	689a      	ldr	r2, [r3, #8]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800408c:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6899      	ldr	r1, [r3, #8]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <HAL_DSI_Init+0x1ae>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	e000      	b.n	80040b0 <HAL_DSI_Init+0x1b0>
 80040ae:	2301      	movs	r3, #1
 80040b0:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	4a1e      	ldr	r2, [pc, #120]	; (8004130 <HAL_DSI_Init+0x230>)
 80040b6:	fb02 f203 	mul.w	r2, r2, r3
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	409a      	lsls	r2, r3
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d4:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80040e6:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2200      	movs	r2, #0
 8004104:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2200      	movs	r2, #0
 800410e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	003d0900 	.word	0x003d0900

08004134 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e066      	b.n	8004214 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2203      	movs	r2, #3
 800414a:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f022 0208 	bic.w	r2, r2, #8
 8004160:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800416c:	f003 0308 	and.w	r3, r3, #8
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8004174:	2300      	movs	r3, #0
 8004176:	613b      	str	r3, [r7, #16]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685a      	ldr	r2, [r3, #4]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0201 	bic.w	r2, r2, #1
 8004186:	605a      	str	r2, [r3, #4]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	613b      	str	r3, [r7, #16]
 8004194:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0206 	bic.w	r2, r2, #6
 80041a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 80041aa:	2300      	movs	r3, #0
 80041ac:	60fb      	str	r3, [r7, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0201 	bic.w	r2, r2, #1
 80041be:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 80041d2:	2300      	movs	r3, #0
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80041e6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80041f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041f6:	60bb      	str	r3, [r7, #8]
 80041f8:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f818 	bl	8004230 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_DSI_MspInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <HAL_DSI_MspDeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	7c1b      	ldrb	r3, [r3, #16]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d101      	bne.n	800425a <HAL_DSI_ConfigVideoMode+0x16>
 8004256:	2302      	movs	r3, #2
 8004258:	e1f6      	b.n	8004648 <HAL_DSI_ConfigVideoMode+0x404>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0201 	bic.w	r2, r2, #1
 800426e:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0201 	bic.w	r2, r2, #1
 8004280:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f022 0203 	bic.w	r2, r2, #3
 8004292:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	68da      	ldr	r2, [r3, #12]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80042b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80042b8:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	430a      	orrs	r2, r1
 80042ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	6812      	ldr	r2, [r2, #0]
 80042d6:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 80042da:	f023 031f 	bic.w	r3, r3, #31
 80042de:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	695a      	ldr	r2, [r3, #20]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6812      	ldr	r2, [r2, #0]
 80042fc:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 8004300:	f023 031f 	bic.w	r3, r3, #31
 8004304:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	699a      	ldr	r2, [r3, #24]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 0203 	bic.w	r2, r2, #3
 8004326:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68d9      	ldr	r1, [r3, #12]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695a      	ldr	r2, [r3, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0207 	bic.w	r2, r2, #7
 8004348:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6959      	ldr	r1, [r3, #20]
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	431a      	orrs	r2, r3
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 020f 	bic.w	r2, r2, #15
 8004376:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6919      	ldr	r1, [r3, #16]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 020e 	bic.w	r2, r2, #14
 800439a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	005a      	lsls	r2, r3, #1
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d110      	bne.n	80043e0 <HAL_DSI_ConfigVideoMode+0x19c>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043cc:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	6919      	ldr	r1, [r3, #16]
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6812      	ldr	r2, [r2, #0]
 80043ea:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80043ee:	f023 030f 	bic.w	r3, r3, #15
 80043f2:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	6812      	ldr	r2, [r2, #0]
 8004410:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004414:	f023 030f 	bic.w	r3, r3, #15
 8004418:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	430a      	orrs	r2, r1
 800442a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6812      	ldr	r2, [r2, #0]
 8004436:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800443a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800443e:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004460:	f023 0303 	bic.w	r3, r3, #3
 8004464:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	430a      	orrs	r2, r1
 8004476:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6812      	ldr	r2, [r2, #0]
 8004482:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004486:	f023 0303 	bic.w	r3, r3, #3
 800448a:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	430a      	orrs	r2, r1
 800449c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044ac:	f023 0303 	bic.w	r3, r3, #3
 80044b0:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	6812      	ldr	r2, [r2, #0]
 80044ce:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80044d2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80044d6:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044f8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800451a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6999      	ldr	r1, [r3, #24]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004526:	041a      	lsls	r2, r3, #16
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699a      	ldr	r2, [r3, #24]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800453e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6999      	ldr	r1, [r3, #24]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004560:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004582:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045a4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045c6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80045e8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800460a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800462c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	430a      	orrs	r2, r1
 800463e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	7c1b      	ldrb	r3, [r3, #16]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d101      	bne.n	800466a <HAL_DSI_ConfigPhyTimer+0x16>
 8004666:	2302      	movs	r3, #2
 8004668:	e058      	b.n	800471c <HAL_DSI_ConfigPhyTimer+0xc8>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2201      	movs	r2, #1
 800466e:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	4293      	cmp	r3, r2
 800467a:	bf38      	it	cc
 800467c:	4613      	movcc	r3, r2
 800467e:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 8004690:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	041a      	lsls	r2, r3, #16
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	431a      	orrs	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80046be:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	691a      	ldr	r2, [r3, #16]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	041b      	lsls	r3, r3, #16
 80046d4:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80046f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	021a      	lsls	r2, r3, #8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	7c1b      	ldrb	r3, [r3, #16]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_DSI_Start+0x14>
 8004738:	2302      	movs	r3, #2
 800473a:	e02b      	b.n	8004794 <HAL_DSI_Start+0x6c>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 0201 	orr.w	r2, r2, #1
 8004754:	605a      	str	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8004764:	2300      	movs	r3, #0
 8004766:	60bb      	str	r3, [r7, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f042 0208 	orr.w	r2, r2, #8
 8004778:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004784:	f003 0308 	and.w	r3, r3, #8
 8004788:	60bb      	str	r3, [r7, #8]
 800478a:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b088      	sub	sp, #32
 80047a4:	af02      	add	r7, sp, #8
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
 80047ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	7c1b      	ldrb	r3, [r3, #16]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_DSI_ShortWrite+0x1a>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e010      	b.n	80047dc <HAL_DSI_ShortWrite+0x3c>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 80047c0:	6a3b      	ldr	r3, [r7, #32]
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	68b9      	ldr	r1, [r7, #8]
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f7ff fb69 	bl	8003ea2 <DSI_ShortWrite>
 80047d0:	4603      	mov	r3, r0
 80047d2:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	741a      	strb	r2, [r3, #16]

  return status;
 80047da:	7dfb      	ldrb	r3, [r7, #23]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3718      	adds	r7, #24
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b08c      	sub	sp, #48	; 0x30
 80047e8:	af02      	add	r7, sp, #8
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
 80047f0:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 80047f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f4:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	7c1b      	ldrb	r3, [r3, #16]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d101      	bne.n	8004802 <HAL_DSI_LongWrite+0x1e>
 80047fe:	2302      	movs	r3, #2
 8004800:	e084      	b.n	800490c <HAL_DSI_LongWrite+0x128>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2201      	movs	r2, #1
 8004806:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8004808:	f7fc fb92 	bl	8000f30 <HAL_GetTick>
 800480c:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800480e:	e00c      	b.n	800482a <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004810:	f7fc fb8e 	bl	8000f30 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800481e:	d904      	bls.n	800482a <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e070      	b.n	800490c <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0eb      	beq.n	8004810 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8004838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483a:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b03      	cmp	r3, #3
 8004840:	bf28      	it	cs
 8004842:	2303      	movcs	r3, #3
 8004844:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8004846:	2300      	movs	r3, #0
 8004848:	623b      	str	r3, [r7, #32]
 800484a:	e00f      	b.n	800486c <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	4413      	add	r3, r2
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	461a      	mov	r2, r3
 8004856:	6a3b      	ldr	r3, [r7, #32]
 8004858:	3301      	adds	r3, #1
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
 8004860:	69fa      	ldr	r2, [r7, #28]
 8004862:	4313      	orrs	r3, r2
 8004864:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	3301      	adds	r3, #1
 800486a:	623b      	str	r3, [r7, #32]
 800486c:	6a3a      	ldr	r2, [r7, #32]
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	429a      	cmp	r2, r3
 8004872:	d3eb      	bcc.n	800484c <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	69fa      	ldr	r2, [r7, #28]
 800487a:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	4413      	add	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 800488c:	e028      	b.n	80048e0 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 800488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004890:	2b04      	cmp	r3, #4
 8004892:	bf28      	it	cs
 8004894:	2304      	movcs	r3, #4
 8004896:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 800489c:	2300      	movs	r3, #0
 800489e:	623b      	str	r3, [r7, #32]
 80048a0:	e00e      	b.n	80048c0 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	4413      	add	r3, r2
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	461a      	mov	r2, r3
 80048ac:	6a3b      	ldr	r3, [r7, #32]
 80048ae:	00db      	lsls	r3, r3, #3
 80048b0:	fa02 f303 	lsl.w	r3, r2, r3
 80048b4:	69fa      	ldr	r2, [r7, #28]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	3301      	adds	r3, #1
 80048be:	623b      	str	r3, [r7, #32]
 80048c0:	6a3a      	ldr	r2, [r7, #32]
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d3ec      	bcc.n	80048a2 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	69fa      	ldr	r2, [r7, #28]
 80048ce:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 80048d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	4413      	add	r3, r2
 80048de:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 80048e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1d3      	bne.n	800488e <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 80048ee:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	3301      	adds	r3, #1
 80048f4:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	4613      	mov	r3, r2
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	68b9      	ldr	r1, [r7, #8]
 8004900:	f7ff fab6 	bl	8003e70 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3728      	adds	r7, #40	; 0x28
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004926:	4b23      	ldr	r3, [pc, #140]	; (80049b4 <HAL_FLASH_Program+0xa0>)
 8004928:	7e1b      	ldrb	r3, [r3, #24]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d101      	bne.n	8004932 <HAL_FLASH_Program+0x1e>
 800492e:	2302      	movs	r3, #2
 8004930:	e03b      	b.n	80049aa <HAL_FLASH_Program+0x96>
 8004932:	4b20      	ldr	r3, [pc, #128]	; (80049b4 <HAL_FLASH_Program+0xa0>)
 8004934:	2201      	movs	r2, #1
 8004936:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004938:	f24c 3050 	movw	r0, #50000	; 0xc350
 800493c:	f000 f870 	bl	8004a20 <FLASH_WaitForLastOperation>
 8004940:	4603      	mov	r3, r0
 8004942:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004944:	7dfb      	ldrb	r3, [r7, #23]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d12b      	bne.n	80049a2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d105      	bne.n	800495c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004950:	783b      	ldrb	r3, [r7, #0]
 8004952:	4619      	mov	r1, r3
 8004954:	68b8      	ldr	r0, [r7, #8]
 8004956:	f000 f919 	bl	8004b8c <FLASH_Program_Byte>
 800495a:	e016      	b.n	800498a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d105      	bne.n	800496e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004962:	883b      	ldrh	r3, [r7, #0]
 8004964:	4619      	mov	r1, r3
 8004966:	68b8      	ldr	r0, [r7, #8]
 8004968:	f000 f8ec 	bl	8004b44 <FLASH_Program_HalfWord>
 800496c:	e00d      	b.n	800498a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2b02      	cmp	r3, #2
 8004972:	d105      	bne.n	8004980 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	4619      	mov	r1, r3
 8004978:	68b8      	ldr	r0, [r7, #8]
 800497a:	f000 f8c1 	bl	8004b00 <FLASH_Program_Word>
 800497e:	e004      	b.n	800498a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004984:	68b8      	ldr	r0, [r7, #8]
 8004986:	f000 f88b 	bl	8004aa0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800498a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800498e:	f000 f847 	bl	8004a20 <FLASH_WaitForLastOperation>
 8004992:	4603      	mov	r3, r0
 8004994:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004996:	4b08      	ldr	r3, [pc, #32]	; (80049b8 <HAL_FLASH_Program+0xa4>)
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	4a07      	ldr	r2, [pc, #28]	; (80049b8 <HAL_FLASH_Program+0xa4>)
 800499c:	f023 0301 	bic.w	r3, r3, #1
 80049a0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80049a2:	4b04      	ldr	r3, [pc, #16]	; (80049b4 <HAL_FLASH_Program+0xa0>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	761a      	strb	r2, [r3, #24]
  
  return status;
 80049a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	20000808 	.word	0x20000808
 80049b8:	40023c00 	.word	0x40023c00

080049bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80049c6:	4b0b      	ldr	r3, [pc, #44]	; (80049f4 <HAL_FLASH_Unlock+0x38>)
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	da0b      	bge.n	80049e6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80049ce:	4b09      	ldr	r3, [pc, #36]	; (80049f4 <HAL_FLASH_Unlock+0x38>)
 80049d0:	4a09      	ldr	r2, [pc, #36]	; (80049f8 <HAL_FLASH_Unlock+0x3c>)
 80049d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80049d4:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <HAL_FLASH_Unlock+0x38>)
 80049d6:	4a09      	ldr	r2, [pc, #36]	; (80049fc <HAL_FLASH_Unlock+0x40>)
 80049d8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80049da:	4b06      	ldr	r3, [pc, #24]	; (80049f4 <HAL_FLASH_Unlock+0x38>)
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	da01      	bge.n	80049e6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80049e6:	79fb      	ldrb	r3, [r7, #7]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr
 80049f4:	40023c00 	.word	0x40023c00
 80049f8:	45670123 	.word	0x45670123
 80049fc:	cdef89ab 	.word	0xcdef89ab

08004a00 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004a04:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <HAL_FLASH_Lock+0x1c>)
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	4a04      	ldr	r2, [pc, #16]	; (8004a1c <HAL_FLASH_Lock+0x1c>)
 8004a0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004a0e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr
 8004a1c:	40023c00 	.word	0x40023c00

08004a20 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004a2c:	4b1a      	ldr	r3, [pc, #104]	; (8004a98 <FLASH_WaitForLastOperation+0x78>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004a32:	f7fc fa7d 	bl	8000f30 <HAL_GetTick>
 8004a36:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004a38:	e010      	b.n	8004a5c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a40:	d00c      	beq.n	8004a5c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d007      	beq.n	8004a58 <FLASH_WaitForLastOperation+0x38>
 8004a48:	f7fc fa72 	bl	8000f30 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d201      	bcs.n	8004a5c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e019      	b.n	8004a90 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004a5c:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <FLASH_WaitForLastOperation+0x7c>)
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d1e8      	bne.n	8004a3a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004a68:	4b0c      	ldr	r3, [pc, #48]	; (8004a9c <FLASH_WaitForLastOperation+0x7c>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d002      	beq.n	8004a7a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004a74:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <FLASH_WaitForLastOperation+0x7c>)
 8004a76:	2201      	movs	r2, #1
 8004a78:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004a7a:	4b08      	ldr	r3, [pc, #32]	; (8004a9c <FLASH_WaitForLastOperation+0x7c>)
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004a86:	f000 f8a3 	bl	8004bd0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e000      	b.n	8004a90 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
  
}  
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	20000808 	.word	0x20000808
 8004a9c:	40023c00 	.word	0x40023c00

08004aa0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004aa0:	b490      	push	{r4, r7}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004aac:	4b13      	ldr	r3, [pc, #76]	; (8004afc <FLASH_Program_DoubleWord+0x5c>)
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	4a12      	ldr	r2, [pc, #72]	; (8004afc <FLASH_Program_DoubleWord+0x5c>)
 8004ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ab6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004ab8:	4b10      	ldr	r3, [pc, #64]	; (8004afc <FLASH_Program_DoubleWord+0x5c>)
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	4a0f      	ldr	r2, [pc, #60]	; (8004afc <FLASH_Program_DoubleWord+0x5c>)
 8004abe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004ac2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004ac4:	4b0d      	ldr	r3, [pc, #52]	; (8004afc <FLASH_Program_DoubleWord+0x5c>)
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	4a0c      	ldr	r2, [pc, #48]	; (8004afc <FLASH_Program_DoubleWord+0x5c>)
 8004aca:	f043 0301 	orr.w	r3, r3, #1
 8004ace:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004ad6:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004ada:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	f04f 0400 	mov.w	r4, #0
 8004ae6:	0013      	movs	r3, r2
 8004ae8:	2400      	movs	r4, #0
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	3204      	adds	r2, #4
 8004aee:	6013      	str	r3, [r2, #0]
}
 8004af0:	bf00      	nop
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc90      	pop	{r4, r7}
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	40023c00 	.word	0x40023c00

08004b00 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b0a:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <FLASH_Program_Word+0x40>)
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	4a0c      	ldr	r2, [pc, #48]	; (8004b40 <FLASH_Program_Word+0x40>)
 8004b10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b14:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004b16:	4b0a      	ldr	r3, [pc, #40]	; (8004b40 <FLASH_Program_Word+0x40>)
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	4a09      	ldr	r2, [pc, #36]	; (8004b40 <FLASH_Program_Word+0x40>)
 8004b1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004b22:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <FLASH_Program_Word+0x40>)
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	4a06      	ldr	r2, [pc, #24]	; (8004b40 <FLASH_Program_Word+0x40>)
 8004b28:	f043 0301 	orr.w	r3, r3, #1
 8004b2c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	601a      	str	r2, [r3, #0]
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	40023c00 	.word	0x40023c00

08004b44 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b50:	4b0d      	ldr	r3, [pc, #52]	; (8004b88 <FLASH_Program_HalfWord+0x44>)
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	4a0c      	ldr	r2, [pc, #48]	; (8004b88 <FLASH_Program_HalfWord+0x44>)
 8004b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004b5c:	4b0a      	ldr	r3, [pc, #40]	; (8004b88 <FLASH_Program_HalfWord+0x44>)
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	4a09      	ldr	r2, [pc, #36]	; (8004b88 <FLASH_Program_HalfWord+0x44>)
 8004b62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004b68:	4b07      	ldr	r3, [pc, #28]	; (8004b88 <FLASH_Program_HalfWord+0x44>)
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	4a06      	ldr	r2, [pc, #24]	; (8004b88 <FLASH_Program_HalfWord+0x44>)
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	887a      	ldrh	r2, [r7, #2]
 8004b78:	801a      	strh	r2, [r3, #0]
}
 8004b7a:	bf00      	nop
 8004b7c:	370c      	adds	r7, #12
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40023c00 	.word	0x40023c00

08004b8c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	460b      	mov	r3, r1
 8004b96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b98:	4b0c      	ldr	r3, [pc, #48]	; (8004bcc <FLASH_Program_Byte+0x40>)
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	4a0b      	ldr	r2, [pc, #44]	; (8004bcc <FLASH_Program_Byte+0x40>)
 8004b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ba2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004ba4:	4b09      	ldr	r3, [pc, #36]	; (8004bcc <FLASH_Program_Byte+0x40>)
 8004ba6:	4a09      	ldr	r2, [pc, #36]	; (8004bcc <FLASH_Program_Byte+0x40>)
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004bac:	4b07      	ldr	r3, [pc, #28]	; (8004bcc <FLASH_Program_Byte+0x40>)
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	4a06      	ldr	r2, [pc, #24]	; (8004bcc <FLASH_Program_Byte+0x40>)
 8004bb2:	f043 0301 	orr.w	r3, r3, #1
 8004bb6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	78fa      	ldrb	r2, [r7, #3]
 8004bbc:	701a      	strb	r2, [r3, #0]
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40023c00 	.word	0x40023c00

08004bd0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004bd4:	4b2f      	ldr	r3, [pc, #188]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	f003 0310 	and.w	r3, r3, #16
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d008      	beq.n	8004bf2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004be0:	4b2d      	ldr	r3, [pc, #180]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	f043 0310 	orr.w	r3, r3, #16
 8004be8:	4a2b      	ldr	r2, [pc, #172]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004bea:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004bec:	4b29      	ldr	r3, [pc, #164]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004bee:	2210      	movs	r2, #16
 8004bf0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004bf2:	4b28      	ldr	r3, [pc, #160]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	f003 0320 	and.w	r3, r3, #32
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d008      	beq.n	8004c10 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004bfe:	4b26      	ldr	r3, [pc, #152]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	f043 0308 	orr.w	r3, r3, #8
 8004c06:	4a24      	ldr	r2, [pc, #144]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c08:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004c0a:	4b22      	ldr	r3, [pc, #136]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004c10:	4b20      	ldr	r3, [pc, #128]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d008      	beq.n	8004c2e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004c1c:	4b1e      	ldr	r3, [pc, #120]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c1e:	69db      	ldr	r3, [r3, #28]
 8004c20:	f043 0304 	orr.w	r3, r3, #4
 8004c24:	4a1c      	ldr	r2, [pc, #112]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c26:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004c28:	4b1a      	ldr	r3, [pc, #104]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c2a:	2240      	movs	r2, #64	; 0x40
 8004c2c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004c2e:	4b19      	ldr	r3, [pc, #100]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d008      	beq.n	8004c4c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004c3a:	4b17      	ldr	r3, [pc, #92]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	f043 0302 	orr.w	r3, r3, #2
 8004c42:	4a15      	ldr	r2, [pc, #84]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c44:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004c46:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c48:	2280      	movs	r2, #128	; 0x80
 8004c4a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004c4c:	4b11      	ldr	r3, [pc, #68]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d009      	beq.n	8004c6c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004c58:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
 8004c60:	4a0d      	ldr	r2, [pc, #52]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c62:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004c64:	4b0b      	ldr	r3, [pc, #44]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c6a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004c6c:	4b09      	ldr	r3, [pc, #36]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d008      	beq.n	8004c8a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004c78:	4b07      	ldr	r3, [pc, #28]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c7a:	69db      	ldr	r3, [r3, #28]
 8004c7c:	f043 0320 	orr.w	r3, r3, #32
 8004c80:	4a05      	ldr	r2, [pc, #20]	; (8004c98 <FLASH_SetErrorCode+0xc8>)
 8004c82:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004c84:	4b03      	ldr	r3, [pc, #12]	; (8004c94 <FLASH_SetErrorCode+0xc4>)
 8004c86:	2202      	movs	r2, #2
 8004c88:	60da      	str	r2, [r3, #12]
  }
}
 8004c8a:	bf00      	nop
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	40023c00 	.word	0x40023c00
 8004c98:	20000808 	.word	0x20000808

08004c9c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004cae:	4b32      	ldr	r3, [pc, #200]	; (8004d78 <HAL_FLASHEx_Erase+0xdc>)
 8004cb0:	7e1b      	ldrb	r3, [r3, #24]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d101      	bne.n	8004cba <HAL_FLASHEx_Erase+0x1e>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	e05a      	b.n	8004d70 <HAL_FLASHEx_Erase+0xd4>
 8004cba:	4b2f      	ldr	r3, [pc, #188]	; (8004d78 <HAL_FLASHEx_Erase+0xdc>)
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004cc0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004cc4:	f7ff feac 	bl	8004a20 <FLASH_WaitForLastOperation>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d14a      	bne.n	8004d68 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cd8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d117      	bne.n	8004d12 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	4619      	mov	r1, r3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	f000 f846 	bl	8004d80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004cf4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004cf8:	f7ff fe92 	bl	8004a20 <FLASH_WaitForLastOperation>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004d00:	4b1e      	ldr	r3, [pc, #120]	; (8004d7c <HAL_FLASHEx_Erase+0xe0>)
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	4a1d      	ldr	r2, [pc, #116]	; (8004d7c <HAL_FLASHEx_Erase+0xe0>)
 8004d06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d0a:	f023 0304 	bic.w	r3, r3, #4
 8004d0e:	6113      	str	r3, [r2, #16]
 8004d10:	e028      	b.n	8004d64 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	60bb      	str	r3, [r7, #8]
 8004d18:	e01c      	b.n	8004d54 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	4619      	mov	r1, r3
 8004d22:	68b8      	ldr	r0, [r7, #8]
 8004d24:	f000 f866 	bl	8004df4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004d2c:	f7ff fe78 	bl	8004a20 <FLASH_WaitForLastOperation>
 8004d30:	4603      	mov	r3, r0
 8004d32:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004d34:	4b11      	ldr	r3, [pc, #68]	; (8004d7c <HAL_FLASHEx_Erase+0xe0>)
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	4a10      	ldr	r2, [pc, #64]	; (8004d7c <HAL_FLASHEx_Erase+0xe0>)
 8004d3a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004d3e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004d40:	7bfb      	ldrb	r3, [r7, #15]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	601a      	str	r2, [r3, #0]
          break;
 8004d4c:	e00a      	b.n	8004d64 <HAL_FLASHEx_Erase+0xc8>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	3301      	adds	r3, #1
 8004d52:	60bb      	str	r3, [r7, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d3da      	bcc.n	8004d1a <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004d64:	f000 f894 	bl	8004e90 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004d68:	4b03      	ldr	r3, [pc, #12]	; (8004d78 <HAL_FLASHEx_Erase+0xdc>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	761a      	strb	r2, [r3, #24]

  return status;
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	20000808 	.word	0x20000808
 8004d7c:	40023c00 	.word	0x40023c00

08004d80 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	4603      	mov	r3, r0
 8004d88:	6039      	str	r1, [r7, #0]
 8004d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004d8c:	4b18      	ldr	r3, [pc, #96]	; (8004df0 <FLASH_MassErase+0x70>)
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	4a17      	ldr	r2, [pc, #92]	; (8004df0 <FLASH_MassErase+0x70>)
 8004d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d96:	6113      	str	r3, [r2, #16]

  if(Banks == FLASH_BANK_BOTH)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	2b03      	cmp	r3, #3
 8004d9c:	d108      	bne.n	8004db0 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8004d9e:	4b14      	ldr	r3, [pc, #80]	; (8004df0 <FLASH_MassErase+0x70>)
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	4a13      	ldr	r2, [pc, #76]	; (8004df0 <FLASH_MassErase+0x70>)
 8004da4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004da8:	f043 0304 	orr.w	r3, r3, #4
 8004dac:	6113      	str	r3, [r2, #16]
 8004dae:	e00f      	b.n	8004dd0 <FLASH_MassErase+0x50>
  }
  else if(Banks == FLASH_BANK_1)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d106      	bne.n	8004dc4 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8004db6:	4b0e      	ldr	r3, [pc, #56]	; (8004df0 <FLASH_MassErase+0x70>)
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	4a0d      	ldr	r2, [pc, #52]	; (8004df0 <FLASH_MassErase+0x70>)
 8004dbc:	f043 0304 	orr.w	r3, r3, #4
 8004dc0:	6113      	str	r3, [r2, #16]
 8004dc2:	e005      	b.n	8004dd0 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004dc4:	4b0a      	ldr	r3, [pc, #40]	; (8004df0 <FLASH_MassErase+0x70>)
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	4a09      	ldr	r2, [pc, #36]	; (8004df0 <FLASH_MassErase+0x70>)
 8004dca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dce:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004dd0:	4b07      	ldr	r3, [pc, #28]	; (8004df0 <FLASH_MassErase+0x70>)
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	79fb      	ldrb	r3, [r7, #7]
 8004dd6:	021b      	lsls	r3, r3, #8
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	4a05      	ldr	r2, [pc, #20]	; (8004df0 <FLASH_MassErase+0x70>)
 8004ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004de0:	6113      	str	r3, [r2, #16]
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	40023c00 	.word	0x40023c00

08004df4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004e04:	78fb      	ldrb	r3, [r7, #3]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d102      	bne.n	8004e10 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	e010      	b.n	8004e32 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004e10:	78fb      	ldrb	r3, [r7, #3]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d103      	bne.n	8004e1e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004e16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	e009      	b.n	8004e32 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004e1e:	78fb      	ldrb	r3, [r7, #3]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d103      	bne.n	8004e2c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004e24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	e002      	b.n	8004e32 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004e2c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004e30:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b0b      	cmp	r3, #11
 8004e36:	d902      	bls.n	8004e3e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	3304      	adds	r3, #4
 8004e3c:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004e3e:	4b13      	ldr	r3, [pc, #76]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	4a12      	ldr	r2, [pc, #72]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e48:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004e4a:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	490f      	ldr	r1, [pc, #60]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004e56:	4b0d      	ldr	r3, [pc, #52]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	4a0c      	ldr	r2, [pc, #48]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e5c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004e60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004e62:	4b0a      	ldr	r3, [pc, #40]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e64:	691a      	ldr	r2, [r3, #16]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	00db      	lsls	r3, r3, #3
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	4a07      	ldr	r2, [pc, #28]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e6e:	f043 0302 	orr.w	r3, r3, #2
 8004e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004e74:	4b05      	ldr	r3, [pc, #20]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	4a04      	ldr	r2, [pc, #16]	; (8004e8c <FLASH_Erase_Sector+0x98>)
 8004e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e7e:	6113      	str	r3, [r2, #16]
}
 8004e80:	bf00      	nop
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40023c00 	.word	0x40023c00

08004e90 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8004e94:	4b20      	ldr	r3, [pc, #128]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d017      	beq.n	8004ed0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004ea0:	4b1d      	ldr	r3, [pc, #116]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a1c      	ldr	r2, [pc, #112]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ea6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004eaa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004eac:	4b1a      	ldr	r3, [pc, #104]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a19      	ldr	r2, [pc, #100]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004eb2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004eb6:	6013      	str	r3, [r2, #0]
 8004eb8:	4b17      	ldr	r3, [pc, #92]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a16      	ldr	r2, [pc, #88]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ebe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ec2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ec4:	4b14      	ldr	r3, [pc, #80]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ece:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004ed0:	4b11      	ldr	r3, [pc, #68]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d017      	beq.n	8004f0c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004edc:	4b0e      	ldr	r3, [pc, #56]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a0d      	ldr	r2, [pc, #52]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ee2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ee6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a0a      	ldr	r2, [pc, #40]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004eee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b08      	ldr	r3, [pc, #32]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a07      	ldr	r2, [pc, #28]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004efa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004efe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f00:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a04      	ldr	r2, [pc, #16]	; (8004f18 <FLASH_FlushCaches+0x88>)
 8004f06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f0a:	6013      	str	r3, [r2, #0]
  }
}
 8004f0c:	bf00      	nop
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	40023c00 	.word	0x40023c00

08004f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b089      	sub	sp, #36	; 0x24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f32:	2300      	movs	r3, #0
 8004f34:	61fb      	str	r3, [r7, #28]
 8004f36:	e177      	b.n	8005228 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f38:	2201      	movs	r2, #1
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	f040 8166 	bne.w	8005222 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d00b      	beq.n	8004f76 <HAL_GPIO_Init+0x5a>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d007      	beq.n	8004f76 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f6a:	2b11      	cmp	r3, #17
 8004f6c:	d003      	beq.n	8004f76 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b12      	cmp	r3, #18
 8004f74:	d130      	bne.n	8004fd8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	2203      	movs	r2, #3
 8004f82:	fa02 f303 	lsl.w	r3, r2, r3
 8004f86:	43db      	mvns	r3, r3
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9a:	69ba      	ldr	r2, [r7, #24]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	69ba      	ldr	r2, [r7, #24]
 8004fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fac:	2201      	movs	r2, #1
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb4:	43db      	mvns	r3, r3
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	4013      	ands	r3, r2
 8004fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	091b      	lsrs	r3, r3, #4
 8004fc2:	f003 0201 	and.w	r2, r3, #1
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	2203      	movs	r2, #3
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4013      	ands	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	689a      	ldr	r2, [r3, #8]
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	005b      	lsls	r3, r3, #1
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2b02      	cmp	r3, #2
 800500e:	d003      	beq.n	8005018 <HAL_GPIO_Init+0xfc>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	2b12      	cmp	r3, #18
 8005016:	d123      	bne.n	8005060 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	08da      	lsrs	r2, r3, #3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	3208      	adds	r2, #8
 8005020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005024:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	f003 0307 	and.w	r3, r3, #7
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	220f      	movs	r2, #15
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	43db      	mvns	r3, r3
 8005036:	69ba      	ldr	r2, [r7, #24]
 8005038:	4013      	ands	r3, r2
 800503a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	fa02 f303 	lsl.w	r3, r2, r3
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	4313      	orrs	r3, r2
 8005050:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	08da      	lsrs	r2, r3, #3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	3208      	adds	r2, #8
 800505a:	69b9      	ldr	r1, [r7, #24]
 800505c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	2203      	movs	r2, #3
 800506c:	fa02 f303 	lsl.w	r3, r2, r3
 8005070:	43db      	mvns	r3, r3
 8005072:	69ba      	ldr	r2, [r7, #24]
 8005074:	4013      	ands	r3, r2
 8005076:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f003 0203 	and.w	r2, r3, #3
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	4313      	orrs	r3, r2
 800508c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 80c0 	beq.w	8005222 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]
 80050a6:	4b65      	ldr	r3, [pc, #404]	; (800523c <HAL_GPIO_Init+0x320>)
 80050a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050aa:	4a64      	ldr	r2, [pc, #400]	; (800523c <HAL_GPIO_Init+0x320>)
 80050ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050b0:	6453      	str	r3, [r2, #68]	; 0x44
 80050b2:	4b62      	ldr	r3, [pc, #392]	; (800523c <HAL_GPIO_Init+0x320>)
 80050b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050be:	4a60      	ldr	r2, [pc, #384]	; (8005240 <HAL_GPIO_Init+0x324>)
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	089b      	lsrs	r3, r3, #2
 80050c4:	3302      	adds	r3, #2
 80050c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	220f      	movs	r2, #15
 80050d6:	fa02 f303 	lsl.w	r3, r2, r3
 80050da:	43db      	mvns	r3, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4013      	ands	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a57      	ldr	r2, [pc, #348]	; (8005244 <HAL_GPIO_Init+0x328>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d037      	beq.n	800515a <HAL_GPIO_Init+0x23e>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a56      	ldr	r2, [pc, #344]	; (8005248 <HAL_GPIO_Init+0x32c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d031      	beq.n	8005156 <HAL_GPIO_Init+0x23a>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a55      	ldr	r2, [pc, #340]	; (800524c <HAL_GPIO_Init+0x330>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d02b      	beq.n	8005152 <HAL_GPIO_Init+0x236>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a54      	ldr	r2, [pc, #336]	; (8005250 <HAL_GPIO_Init+0x334>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d025      	beq.n	800514e <HAL_GPIO_Init+0x232>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a53      	ldr	r2, [pc, #332]	; (8005254 <HAL_GPIO_Init+0x338>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d01f      	beq.n	800514a <HAL_GPIO_Init+0x22e>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a52      	ldr	r2, [pc, #328]	; (8005258 <HAL_GPIO_Init+0x33c>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d019      	beq.n	8005146 <HAL_GPIO_Init+0x22a>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a51      	ldr	r2, [pc, #324]	; (800525c <HAL_GPIO_Init+0x340>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d013      	beq.n	8005142 <HAL_GPIO_Init+0x226>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a50      	ldr	r2, [pc, #320]	; (8005260 <HAL_GPIO_Init+0x344>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d00d      	beq.n	800513e <HAL_GPIO_Init+0x222>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a4f      	ldr	r2, [pc, #316]	; (8005264 <HAL_GPIO_Init+0x348>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d007      	beq.n	800513a <HAL_GPIO_Init+0x21e>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a4e      	ldr	r2, [pc, #312]	; (8005268 <HAL_GPIO_Init+0x34c>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d101      	bne.n	8005136 <HAL_GPIO_Init+0x21a>
 8005132:	2309      	movs	r3, #9
 8005134:	e012      	b.n	800515c <HAL_GPIO_Init+0x240>
 8005136:	230a      	movs	r3, #10
 8005138:	e010      	b.n	800515c <HAL_GPIO_Init+0x240>
 800513a:	2308      	movs	r3, #8
 800513c:	e00e      	b.n	800515c <HAL_GPIO_Init+0x240>
 800513e:	2307      	movs	r3, #7
 8005140:	e00c      	b.n	800515c <HAL_GPIO_Init+0x240>
 8005142:	2306      	movs	r3, #6
 8005144:	e00a      	b.n	800515c <HAL_GPIO_Init+0x240>
 8005146:	2305      	movs	r3, #5
 8005148:	e008      	b.n	800515c <HAL_GPIO_Init+0x240>
 800514a:	2304      	movs	r3, #4
 800514c:	e006      	b.n	800515c <HAL_GPIO_Init+0x240>
 800514e:	2303      	movs	r3, #3
 8005150:	e004      	b.n	800515c <HAL_GPIO_Init+0x240>
 8005152:	2302      	movs	r3, #2
 8005154:	e002      	b.n	800515c <HAL_GPIO_Init+0x240>
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <HAL_GPIO_Init+0x240>
 800515a:	2300      	movs	r3, #0
 800515c:	69fa      	ldr	r2, [r7, #28]
 800515e:	f002 0203 	and.w	r2, r2, #3
 8005162:	0092      	lsls	r2, r2, #2
 8005164:	4093      	lsls	r3, r2
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	4313      	orrs	r3, r2
 800516a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800516c:	4934      	ldr	r1, [pc, #208]	; (8005240 <HAL_GPIO_Init+0x324>)
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	089b      	lsrs	r3, r3, #2
 8005172:	3302      	adds	r3, #2
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800517a:	4b3c      	ldr	r3, [pc, #240]	; (800526c <HAL_GPIO_Init+0x350>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	43db      	mvns	r3, r3
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	4013      	ands	r3, r2
 8005188:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d003      	beq.n	800519e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800519e:	4a33      	ldr	r2, [pc, #204]	; (800526c <HAL_GPIO_Init+0x350>)
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80051a4:	4b31      	ldr	r3, [pc, #196]	; (800526c <HAL_GPIO_Init+0x350>)
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	43db      	mvns	r3, r3
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	4013      	ands	r3, r2
 80051b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d003      	beq.n	80051c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80051c8:	4a28      	ldr	r2, [pc, #160]	; (800526c <HAL_GPIO_Init+0x350>)
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80051ce:	4b27      	ldr	r3, [pc, #156]	; (800526c <HAL_GPIO_Init+0x350>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	43db      	mvns	r3, r3
 80051d8:	69ba      	ldr	r2, [r7, #24]
 80051da:	4013      	ands	r3, r2
 80051dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d003      	beq.n	80051f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051f2:	4a1e      	ldr	r2, [pc, #120]	; (800526c <HAL_GPIO_Init+0x350>)
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051f8:	4b1c      	ldr	r3, [pc, #112]	; (800526c <HAL_GPIO_Init+0x350>)
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	43db      	mvns	r3, r3
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	4013      	ands	r3, r2
 8005206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d003      	beq.n	800521c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4313      	orrs	r3, r2
 800521a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800521c:	4a13      	ldr	r2, [pc, #76]	; (800526c <HAL_GPIO_Init+0x350>)
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	3301      	adds	r3, #1
 8005226:	61fb      	str	r3, [r7, #28]
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	2b0f      	cmp	r3, #15
 800522c:	f67f ae84 	bls.w	8004f38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005230:	bf00      	nop
 8005232:	3724      	adds	r7, #36	; 0x24
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	40023800 	.word	0x40023800
 8005240:	40013800 	.word	0x40013800
 8005244:	40020000 	.word	0x40020000
 8005248:	40020400 	.word	0x40020400
 800524c:	40020800 	.word	0x40020800
 8005250:	40020c00 	.word	0x40020c00
 8005254:	40021000 	.word	0x40021000
 8005258:	40021400 	.word	0x40021400
 800525c:	40021800 	.word	0x40021800
 8005260:	40021c00 	.word	0x40021c00
 8005264:	40022000 	.word	0x40022000
 8005268:	40022400 	.word	0x40022400
 800526c:	40013c00 	.word	0x40013c00

08005270 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	691a      	ldr	r2, [r3, #16]
 8005280:	887b      	ldrh	r3, [r7, #2]
 8005282:	4013      	ands	r3, r2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d002      	beq.n	800528e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005288:	2301      	movs	r3, #1
 800528a:	73fb      	strb	r3, [r7, #15]
 800528c:	e001      	b.n	8005292 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800528e:	2300      	movs	r3, #0
 8005290:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005292:	7bfb      	ldrb	r3, [r7, #15]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3714      	adds	r7, #20
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	807b      	strh	r3, [r7, #2]
 80052ac:	4613      	mov	r3, r2
 80052ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052b0:	787b      	ldrb	r3, [r7, #1]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052b6:	887a      	ldrh	r2, [r7, #2]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80052bc:	e003      	b.n	80052c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80052be:	887b      	ldrh	r3, [r7, #2]
 80052c0:	041a      	lsls	r2, r3, #16
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	619a      	str	r2, [r3, #24]
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
	...

080052d4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e0bf      	b.n	8005466 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f8ba 	bl	8005474 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699a      	ldr	r2, [r3, #24]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005316:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6999      	ldr	r1, [r3, #24]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800532c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6899      	ldr	r1, [r3, #8]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	4b4a      	ldr	r3, [pc, #296]	; (8005470 <HAL_LTDC_Init+0x19c>)
 8005348:	400b      	ands	r3, r1
 800534a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	041b      	lsls	r3, r3, #16
 8005352:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6899      	ldr	r1, [r3, #8]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	699a      	ldr	r2, [r3, #24]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68d9      	ldr	r1, [r3, #12]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	4b3e      	ldr	r3, [pc, #248]	; (8005470 <HAL_LTDC_Init+0x19c>)
 8005376:	400b      	ands	r3, r1
 8005378:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	041b      	lsls	r3, r3, #16
 8005380:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68d9      	ldr	r1, [r3, #12]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a1a      	ldr	r2, [r3, #32]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	430a      	orrs	r2, r1
 8005396:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6919      	ldr	r1, [r3, #16]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	4b33      	ldr	r3, [pc, #204]	; (8005470 <HAL_LTDC_Init+0x19c>)
 80053a4:	400b      	ands	r3, r1
 80053a6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6919      	ldr	r1, [r3, #16]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6959      	ldr	r1, [r3, #20]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	4b27      	ldr	r3, [pc, #156]	; (8005470 <HAL_LTDC_Init+0x19c>)
 80053d2:	400b      	ands	r3, r1
 80053d4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6959      	ldr	r1, [r3, #20]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	431a      	orrs	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053fa:	021b      	lsls	r3, r3, #8
 80053fc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005416:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0206 	orr.w	r2, r2, #6
 8005442:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699a      	ldr	r2, [r3, #24]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0201 	orr.w	r2, r2, #1
 8005452:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	f000f800 	.word	0xf000f800

08005474 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005488:	b5b0      	push	{r4, r5, r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800549a:	2b01      	cmp	r3, #1
 800549c:	d101      	bne.n	80054a2 <HAL_LTDC_ConfigLayer+0x1a>
 800549e:	2302      	movs	r3, #2
 80054a0:	e02c      	b.n	80054fc <HAL_LTDC_ConfigLayer+0x74>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2202      	movs	r2, #2
 80054ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2134      	movs	r1, #52	; 0x34
 80054b8:	fb01 f303 	mul.w	r3, r1, r3
 80054bc:	4413      	add	r3, r2
 80054be:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	4614      	mov	r4, r2
 80054c6:	461d      	mov	r5, r3
 80054c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054d4:	682b      	ldr	r3, [r5, #0]
 80054d6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	68b9      	ldr	r1, [r7, #8]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 f811 	bl	8005504 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2201      	movs	r2, #1
 80054e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bdb0      	pop	{r4, r5, r7, pc}

08005504 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005504:	b480      	push	{r7}
 8005506:	b089      	sub	sp, #36	; 0x24
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	0c1b      	lsrs	r3, r3, #16
 800551c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005520:	4413      	add	r3, r2
 8005522:	041b      	lsls	r3, r3, #16
 8005524:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	01db      	lsls	r3, r3, #7
 8005530:	4413      	add	r3, r2
 8005532:	3384      	adds	r3, #132	; 0x84
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	6812      	ldr	r2, [r2, #0]
 800553a:	4611      	mov	r1, r2
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	01d2      	lsls	r2, r2, #7
 8005540:	440a      	add	r2, r1
 8005542:	3284      	adds	r2, #132	; 0x84
 8005544:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005548:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	0c1b      	lsrs	r3, r3, #16
 8005556:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800555a:	4413      	add	r3, r2
 800555c:	1c5a      	adds	r2, r3, #1
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4619      	mov	r1, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	01db      	lsls	r3, r3, #7
 8005568:	440b      	add	r3, r1
 800556a:	3384      	adds	r3, #132	; 0x84
 800556c:	4619      	mov	r1, r3
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	4313      	orrs	r3, r2
 8005572:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	68da      	ldr	r2, [r3, #12]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005582:	4413      	add	r3, r2
 8005584:	041b      	lsls	r3, r3, #16
 8005586:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	461a      	mov	r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	01db      	lsls	r3, r3, #7
 8005592:	4413      	add	r3, r2
 8005594:	3384      	adds	r3, #132	; 0x84
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	4611      	mov	r1, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	01d2      	lsls	r2, r2, #7
 80055a2:	440a      	add	r2, r1
 80055a4:	3284      	adds	r2, #132	; 0x84
 80055a6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80055aa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055ba:	4413      	add	r3, r2
 80055bc:	1c5a      	adds	r2, r3, #1
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4619      	mov	r1, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	01db      	lsls	r3, r3, #7
 80055c8:	440b      	add	r3, r1
 80055ca:	3384      	adds	r3, #132	; 0x84
 80055cc:	4619      	mov	r1, r3
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	461a      	mov	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	01db      	lsls	r3, r3, #7
 80055de:	4413      	add	r3, r2
 80055e0:	3384      	adds	r3, #132	; 0x84
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	6812      	ldr	r2, [r2, #0]
 80055e8:	4611      	mov	r1, r2
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	01d2      	lsls	r2, r2, #7
 80055ee:	440a      	add	r2, r1
 80055f0:	3284      	adds	r2, #132	; 0x84
 80055f2:	f023 0307 	bic.w	r3, r3, #7
 80055f6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	461a      	mov	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	01db      	lsls	r3, r3, #7
 8005602:	4413      	add	r3, r2
 8005604:	3384      	adds	r3, #132	; 0x84
 8005606:	461a      	mov	r2, r3
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005614:	021b      	lsls	r3, r3, #8
 8005616:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800561e:	041b      	lsls	r3, r3, #16
 8005620:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	061b      	lsls	r3, r3, #24
 8005628:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	461a      	mov	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	01db      	lsls	r3, r3, #7
 8005634:	4413      	add	r3, r2
 8005636:	3384      	adds	r3, #132	; 0x84
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	01db      	lsls	r3, r3, #7
 8005644:	4413      	add	r3, r2
 8005646:	3384      	adds	r3, #132	; 0x84
 8005648:	461a      	mov	r2, r3
 800564a:	2300      	movs	r3, #0
 800564c:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005654:	461a      	mov	r2, r3
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	431a      	orrs	r2, r3
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	431a      	orrs	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4619      	mov	r1, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	01db      	lsls	r3, r3, #7
 8005668:	440b      	add	r3, r1
 800566a:	3384      	adds	r3, #132	; 0x84
 800566c:	4619      	mov	r1, r3
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	461a      	mov	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	01db      	lsls	r3, r3, #7
 800567e:	4413      	add	r3, r2
 8005680:	3384      	adds	r3, #132	; 0x84
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	4611      	mov	r1, r2
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	01d2      	lsls	r2, r2, #7
 800568e:	440a      	add	r2, r1
 8005690:	3284      	adds	r2, #132	; 0x84
 8005692:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005696:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	461a      	mov	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	01db      	lsls	r3, r3, #7
 80056a2:	4413      	add	r3, r2
 80056a4:	3384      	adds	r3, #132	; 0x84
 80056a6:	461a      	mov	r2, r3
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	461a      	mov	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	01db      	lsls	r3, r3, #7
 80056b8:	4413      	add	r3, r2
 80056ba:	3384      	adds	r3, #132	; 0x84
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	6812      	ldr	r2, [r2, #0]
 80056c2:	4611      	mov	r1, r2
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	01d2      	lsls	r2, r2, #7
 80056c8:	440a      	add	r2, r1
 80056ca:	3284      	adds	r2, #132	; 0x84
 80056cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80056d0:	f023 0307 	bic.w	r3, r3, #7
 80056d4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	69da      	ldr	r2, [r3, #28]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	6a1b      	ldr	r3, [r3, #32]
 80056de:	68f9      	ldr	r1, [r7, #12]
 80056e0:	6809      	ldr	r1, [r1, #0]
 80056e2:	4608      	mov	r0, r1
 80056e4:	6879      	ldr	r1, [r7, #4]
 80056e6:	01c9      	lsls	r1, r1, #7
 80056e8:	4401      	add	r1, r0
 80056ea:	3184      	adds	r1, #132	; 0x84
 80056ec:	4313      	orrs	r3, r2
 80056ee:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	461a      	mov	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	01db      	lsls	r3, r3, #7
 80056fa:	4413      	add	r3, r2
 80056fc:	3384      	adds	r3, #132	; 0x84
 80056fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	461a      	mov	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	01db      	lsls	r3, r3, #7
 800570a:	4413      	add	r3, r2
 800570c:	3384      	adds	r3, #132	; 0x84
 800570e:	461a      	mov	r2, r3
 8005710:	2300      	movs	r3, #0
 8005712:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	461a      	mov	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	01db      	lsls	r3, r3, #7
 800571e:	4413      	add	r3, r2
 8005720:	3384      	adds	r3, #132	; 0x84
 8005722:	461a      	mov	r2, r3
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d102      	bne.n	8005738 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005732:	2304      	movs	r3, #4
 8005734:	61fb      	str	r3, [r7, #28]
 8005736:	e01b      	b.n	8005770 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d102      	bne.n	8005746 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005740:	2303      	movs	r3, #3
 8005742:	61fb      	str	r3, [r7, #28]
 8005744:	e014      	b.n	8005770 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	2b04      	cmp	r3, #4
 800574c:	d00b      	beq.n	8005766 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005752:	2b02      	cmp	r3, #2
 8005754:	d007      	beq.n	8005766 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800575a:	2b03      	cmp	r3, #3
 800575c:	d003      	beq.n	8005766 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005762:	2b07      	cmp	r3, #7
 8005764:	d102      	bne.n	800576c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005766:	2302      	movs	r3, #2
 8005768:	61fb      	str	r3, [r7, #28]
 800576a:	e001      	b.n	8005770 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800576c:	2301      	movs	r3, #1
 800576e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	461a      	mov	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	01db      	lsls	r3, r3, #7
 800577a:	4413      	add	r3, r2
 800577c:	3384      	adds	r3, #132	; 0x84
 800577e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	6812      	ldr	r2, [r2, #0]
 8005784:	4611      	mov	r1, r2
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	01d2      	lsls	r2, r2, #7
 800578a:	440a      	add	r2, r1
 800578c:	3284      	adds	r2, #132	; 0x84
 800578e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005792:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005798:	69fa      	ldr	r2, [r7, #28]
 800579a:	fb02 f303 	mul.w	r3, r2, r3
 800579e:	041a      	lsls	r2, r3, #16
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	6859      	ldr	r1, [r3, #4]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	1acb      	subs	r3, r1, r3
 80057aa:	69f9      	ldr	r1, [r7, #28]
 80057ac:	fb01 f303 	mul.w	r3, r1, r3
 80057b0:	3303      	adds	r3, #3
 80057b2:	68f9      	ldr	r1, [r7, #12]
 80057b4:	6809      	ldr	r1, [r1, #0]
 80057b6:	4608      	mov	r0, r1
 80057b8:	6879      	ldr	r1, [r7, #4]
 80057ba:	01c9      	lsls	r1, r1, #7
 80057bc:	4401      	add	r1, r0
 80057be:	3184      	adds	r1, #132	; 0x84
 80057c0:	4313      	orrs	r3, r2
 80057c2:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	461a      	mov	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	01db      	lsls	r3, r3, #7
 80057ce:	4413      	add	r3, r2
 80057d0:	3384      	adds	r3, #132	; 0x84
 80057d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	6812      	ldr	r2, [r2, #0]
 80057d8:	4611      	mov	r1, r2
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	01d2      	lsls	r2, r2, #7
 80057de:	440a      	add	r2, r1
 80057e0:	3284      	adds	r2, #132	; 0x84
 80057e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80057e6:	f023 0307 	bic.w	r3, r3, #7
 80057ea:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	461a      	mov	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	01db      	lsls	r3, r3, #7
 80057f6:	4413      	add	r3, r2
 80057f8:	3384      	adds	r3, #132	; 0x84
 80057fa:	461a      	mov	r2, r3
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005800:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	01db      	lsls	r3, r3, #7
 800580c:	4413      	add	r3, r2
 800580e:	3384      	adds	r3, #132	; 0x84
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	6812      	ldr	r2, [r2, #0]
 8005816:	4611      	mov	r1, r2
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	01d2      	lsls	r2, r2, #7
 800581c:	440a      	add	r2, r1
 800581e:	3284      	adds	r2, #132	; 0x84
 8005820:	f043 0301 	orr.w	r3, r3, #1
 8005824:	6013      	str	r3, [r2, #0]
}
 8005826:	bf00      	nop
 8005828:	3724      	adds	r7, #36	; 0x24
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005840:	2b00      	cmp	r3, #0
 8005842:	d101      	bne.n	8005848 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8005844:	2200      	movs	r2, #0
 8005846:	e001      	b.n	800584c <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8005848:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8005858:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800585c:	e000      	b.n	8005860 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 800585e:	2200      	movs	r2, #0
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d102      	bne.n	8005872 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 800586c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005870:	e000      	b.n	8005874 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8005872:	2200      	movs	r2, #0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800587c:	1e5a      	subs	r2, r3, #1
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588a:	4413      	add	r3, r2
 800588c:	1e5a      	subs	r2, r3, #1
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589a:	441a      	add	r2, r3
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a0:	4413      	add	r3, r2
 80058a2:	1e5a      	subs	r2, r3, #1
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b0:	441a      	add	r2, r3
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b6:	441a      	add	r2, r3
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058bc:	4413      	add	r3, r2
 80058be:	1e5a      	subs	r2, r3, #1
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80058da:	2300      	movs	r3, #0
 80058dc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80058de:	2300      	movs	r3, #0
 80058e0:	603b      	str	r3, [r7, #0]
 80058e2:	4b20      	ldr	r3, [pc, #128]	; (8005964 <HAL_PWREx_EnableOverDrive+0x90>)
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	4a1f      	ldr	r2, [pc, #124]	; (8005964 <HAL_PWREx_EnableOverDrive+0x90>)
 80058e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ec:	6413      	str	r3, [r2, #64]	; 0x40
 80058ee:	4b1d      	ldr	r3, [pc, #116]	; (8005964 <HAL_PWREx_EnableOverDrive+0x90>)
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80058fa:	4b1b      	ldr	r3, [pc, #108]	; (8005968 <HAL_PWREx_EnableOverDrive+0x94>)
 80058fc:	2201      	movs	r2, #1
 80058fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005900:	f7fb fb16 	bl	8000f30 <HAL_GetTick>
 8005904:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005906:	e009      	b.n	800591c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005908:	f7fb fb12 	bl	8000f30 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005916:	d901      	bls.n	800591c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e01f      	b.n	800595c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800591c:	4b13      	ldr	r3, [pc, #76]	; (800596c <HAL_PWREx_EnableOverDrive+0x98>)
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005928:	d1ee      	bne.n	8005908 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800592a:	4b11      	ldr	r3, [pc, #68]	; (8005970 <HAL_PWREx_EnableOverDrive+0x9c>)
 800592c:	2201      	movs	r2, #1
 800592e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005930:	f7fb fafe 	bl	8000f30 <HAL_GetTick>
 8005934:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005936:	e009      	b.n	800594c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005938:	f7fb fafa 	bl	8000f30 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005946:	d901      	bls.n	800594c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e007      	b.n	800595c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800594c:	4b07      	ldr	r3, [pc, #28]	; (800596c <HAL_PWREx_EnableOverDrive+0x98>)
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005954:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005958:	d1ee      	bne.n	8005938 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	40023800 	.word	0x40023800
 8005968:	420e0040 	.word	0x420e0040
 800596c:	40007000 	.word	0x40007000
 8005970:	420e0044 	.word	0x420e0044

08005974 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d101      	bne.n	8005988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e0cc      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005988:	4b68      	ldr	r3, [pc, #416]	; (8005b2c <HAL_RCC_ClockConfig+0x1b8>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 030f 	and.w	r3, r3, #15
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d90c      	bls.n	80059b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005996:	4b65      	ldr	r3, [pc, #404]	; (8005b2c <HAL_RCC_ClockConfig+0x1b8>)
 8005998:	683a      	ldr	r2, [r7, #0]
 800599a:	b2d2      	uxtb	r2, r2
 800599c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800599e:	4b63      	ldr	r3, [pc, #396]	; (8005b2c <HAL_RCC_ClockConfig+0x1b8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 030f 	and.w	r3, r3, #15
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d001      	beq.n	80059b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e0b8      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d020      	beq.n	80059fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0304 	and.w	r3, r3, #4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d005      	beq.n	80059d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059c8:	4b59      	ldr	r3, [pc, #356]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	4a58      	ldr	r2, [pc, #352]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 80059ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0308 	and.w	r3, r3, #8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059e0:	4b53      	ldr	r3, [pc, #332]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	4a52      	ldr	r2, [pc, #328]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 80059e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80059ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059ec:	4b50      	ldr	r3, [pc, #320]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	494d      	ldr	r1, [pc, #308]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d044      	beq.n	8005a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d107      	bne.n	8005a22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a12:	4b47      	ldr	r3, [pc, #284]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d119      	bne.n	8005a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e07f      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d003      	beq.n	8005a32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a2e:	2b03      	cmp	r3, #3
 8005a30:	d107      	bne.n	8005a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a32:	4b3f      	ldr	r3, [pc, #252]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e06f      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a42:	4b3b      	ldr	r3, [pc, #236]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e067      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a52:	4b37      	ldr	r3, [pc, #220]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f023 0203 	bic.w	r2, r3, #3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	4934      	ldr	r1, [pc, #208]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a64:	f7fb fa64 	bl	8000f30 <HAL_GetTick>
 8005a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a6a:	e00a      	b.n	8005a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a6c:	f7fb fa60 	bl	8000f30 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e04f      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a82:	4b2b      	ldr	r3, [pc, #172]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 020c 	and.w	r2, r3, #12
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d1eb      	bne.n	8005a6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a94:	4b25      	ldr	r3, [pc, #148]	; (8005b2c <HAL_RCC_ClockConfig+0x1b8>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 030f 	and.w	r3, r3, #15
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d20c      	bcs.n	8005abc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aa2:	4b22      	ldr	r3, [pc, #136]	; (8005b2c <HAL_RCC_ClockConfig+0x1b8>)
 8005aa4:	683a      	ldr	r2, [r7, #0]
 8005aa6:	b2d2      	uxtb	r2, r2
 8005aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aaa:	4b20      	ldr	r3, [pc, #128]	; (8005b2c <HAL_RCC_ClockConfig+0x1b8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 030f 	and.w	r3, r3, #15
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d001      	beq.n	8005abc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e032      	b.n	8005b22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0304 	and.w	r3, r3, #4
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d008      	beq.n	8005ada <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ac8:	4b19      	ldr	r3, [pc, #100]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	4916      	ldr	r1, [pc, #88]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0308 	and.w	r3, r3, #8
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d009      	beq.n	8005afa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ae6:	4b12      	ldr	r3, [pc, #72]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	490e      	ldr	r1, [pc, #56]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005afa:	f000 f821 	bl	8005b40 <HAL_RCC_GetSysClockFreq>
 8005afe:	4601      	mov	r1, r0
 8005b00:	4b0b      	ldr	r3, [pc, #44]	; (8005b30 <HAL_RCC_ClockConfig+0x1bc>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	091b      	lsrs	r3, r3, #4
 8005b06:	f003 030f 	and.w	r3, r3, #15
 8005b0a:	4a0a      	ldr	r2, [pc, #40]	; (8005b34 <HAL_RCC_ClockConfig+0x1c0>)
 8005b0c:	5cd3      	ldrb	r3, [r2, r3]
 8005b0e:	fa21 f303 	lsr.w	r3, r1, r3
 8005b12:	4a09      	ldr	r2, [pc, #36]	; (8005b38 <HAL_RCC_ClockConfig+0x1c4>)
 8005b14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b16:	4b09      	ldr	r3, [pc, #36]	; (8005b3c <HAL_RCC_ClockConfig+0x1c8>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7fd fbf2 	bl	8003304 <HAL_InitTick>

  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	40023c00 	.word	0x40023c00
 8005b30:	40023800 	.word	0x40023800
 8005b34:	08008f88 	.word	0x08008f88
 8005b38:	20000018 	.word	0x20000018
 8005b3c:	2000001c 	.word	0x2000001c

08005b40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	607b      	str	r3, [r7, #4]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60fb      	str	r3, [r7, #12]
 8005b4e:	2300      	movs	r3, #0
 8005b50:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b56:	4b63      	ldr	r3, [pc, #396]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f003 030c 	and.w	r3, r3, #12
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d007      	beq.n	8005b72 <HAL_RCC_GetSysClockFreq+0x32>
 8005b62:	2b08      	cmp	r3, #8
 8005b64:	d008      	beq.n	8005b78 <HAL_RCC_GetSysClockFreq+0x38>
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f040 80b4 	bne.w	8005cd4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b6c:	4b5e      	ldr	r3, [pc, #376]	; (8005ce8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005b6e:	60bb      	str	r3, [r7, #8]
       break;
 8005b70:	e0b3      	b.n	8005cda <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b72:	4b5e      	ldr	r3, [pc, #376]	; (8005cec <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005b74:	60bb      	str	r3, [r7, #8]
      break;
 8005b76:	e0b0      	b.n	8005cda <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b78:	4b5a      	ldr	r3, [pc, #360]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b80:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b82:	4b58      	ldr	r3, [pc, #352]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d04a      	beq.n	8005c24 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b8e:	4b55      	ldr	r3, [pc, #340]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	099b      	lsrs	r3, r3, #6
 8005b94:	f04f 0400 	mov.w	r4, #0
 8005b98:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	ea03 0501 	and.w	r5, r3, r1
 8005ba4:	ea04 0602 	and.w	r6, r4, r2
 8005ba8:	4629      	mov	r1, r5
 8005baa:	4632      	mov	r2, r6
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	f04f 0400 	mov.w	r4, #0
 8005bb4:	0154      	lsls	r4, r2, #5
 8005bb6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005bba:	014b      	lsls	r3, r1, #5
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	1b49      	subs	r1, r1, r5
 8005bc2:	eb62 0206 	sbc.w	r2, r2, r6
 8005bc6:	f04f 0300 	mov.w	r3, #0
 8005bca:	f04f 0400 	mov.w	r4, #0
 8005bce:	0194      	lsls	r4, r2, #6
 8005bd0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005bd4:	018b      	lsls	r3, r1, #6
 8005bd6:	1a5b      	subs	r3, r3, r1
 8005bd8:	eb64 0402 	sbc.w	r4, r4, r2
 8005bdc:	f04f 0100 	mov.w	r1, #0
 8005be0:	f04f 0200 	mov.w	r2, #0
 8005be4:	00e2      	lsls	r2, r4, #3
 8005be6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005bea:	00d9      	lsls	r1, r3, #3
 8005bec:	460b      	mov	r3, r1
 8005bee:	4614      	mov	r4, r2
 8005bf0:	195b      	adds	r3, r3, r5
 8005bf2:	eb44 0406 	adc.w	r4, r4, r6
 8005bf6:	f04f 0100 	mov.w	r1, #0
 8005bfa:	f04f 0200 	mov.w	r2, #0
 8005bfe:	0262      	lsls	r2, r4, #9
 8005c00:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005c04:	0259      	lsls	r1, r3, #9
 8005c06:	460b      	mov	r3, r1
 8005c08:	4614      	mov	r4, r2
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f04f 0400 	mov.w	r4, #0
 8005c14:	461a      	mov	r2, r3
 8005c16:	4623      	mov	r3, r4
 8005c18:	f7fa faec 	bl	80001f4 <__aeabi_uldivmod>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	460c      	mov	r4, r1
 8005c20:	60fb      	str	r3, [r7, #12]
 8005c22:	e049      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c24:	4b2f      	ldr	r3, [pc, #188]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	099b      	lsrs	r3, r3, #6
 8005c2a:	f04f 0400 	mov.w	r4, #0
 8005c2e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c32:	f04f 0200 	mov.w	r2, #0
 8005c36:	ea03 0501 	and.w	r5, r3, r1
 8005c3a:	ea04 0602 	and.w	r6, r4, r2
 8005c3e:	4629      	mov	r1, r5
 8005c40:	4632      	mov	r2, r6
 8005c42:	f04f 0300 	mov.w	r3, #0
 8005c46:	f04f 0400 	mov.w	r4, #0
 8005c4a:	0154      	lsls	r4, r2, #5
 8005c4c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c50:	014b      	lsls	r3, r1, #5
 8005c52:	4619      	mov	r1, r3
 8005c54:	4622      	mov	r2, r4
 8005c56:	1b49      	subs	r1, r1, r5
 8005c58:	eb62 0206 	sbc.w	r2, r2, r6
 8005c5c:	f04f 0300 	mov.w	r3, #0
 8005c60:	f04f 0400 	mov.w	r4, #0
 8005c64:	0194      	lsls	r4, r2, #6
 8005c66:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c6a:	018b      	lsls	r3, r1, #6
 8005c6c:	1a5b      	subs	r3, r3, r1
 8005c6e:	eb64 0402 	sbc.w	r4, r4, r2
 8005c72:	f04f 0100 	mov.w	r1, #0
 8005c76:	f04f 0200 	mov.w	r2, #0
 8005c7a:	00e2      	lsls	r2, r4, #3
 8005c7c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c80:	00d9      	lsls	r1, r3, #3
 8005c82:	460b      	mov	r3, r1
 8005c84:	4614      	mov	r4, r2
 8005c86:	195b      	adds	r3, r3, r5
 8005c88:	eb44 0406 	adc.w	r4, r4, r6
 8005c8c:	f04f 0100 	mov.w	r1, #0
 8005c90:	f04f 0200 	mov.w	r2, #0
 8005c94:	02a2      	lsls	r2, r4, #10
 8005c96:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005c9a:	0299      	lsls	r1, r3, #10
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	4614      	mov	r4, r2
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f04f 0400 	mov.w	r4, #0
 8005caa:	461a      	mov	r2, r3
 8005cac:	4623      	mov	r3, r4
 8005cae:	f7fa faa1 	bl	80001f4 <__aeabi_uldivmod>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005cb8:	4b0a      	ldr	r3, [pc, #40]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	0c1b      	lsrs	r3, r3, #16
 8005cbe:	f003 0303 	and.w	r3, r3, #3
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd0:	60bb      	str	r3, [r7, #8]
      break;
 8005cd2:	e002      	b.n	8005cda <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cd4:	4b04      	ldr	r3, [pc, #16]	; (8005ce8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005cd6:	60bb      	str	r3, [r7, #8]
      break;
 8005cd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cda:	68bb      	ldr	r3, [r7, #8]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ce4:	40023800 	.word	0x40023800
 8005ce8:	00f42400 	.word	0x00f42400
 8005cec:	007a1200 	.word	0x007a1200

08005cf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b088      	sub	sp, #32
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8005d04:	2300      	movs	r3, #0
 8005d06:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d00a      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005d18:	4b66      	ldr	r3, [pc, #408]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005d1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d1e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d26:	4963      	ldr	r1, [pc, #396]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00a      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005d3a:	4b5e      	ldr	r3, [pc, #376]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d40:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d48:	495a      	ldr	r1, [pc, #360]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10b      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d105      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d075      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d74:	4b50      	ldr	r3, [pc, #320]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d7a:	f7fb f8d9 	bl	8000f30 <HAL_GetTick>
 8005d7e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d80:	e008      	b.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005d82:	f7fb f8d5 	bl	8000f30 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d901      	bls.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e1dc      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d94:	4b47      	ldr	r3, [pc, #284]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1f0      	bne.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d009      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	019a      	lsls	r2, r3, #6
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	071b      	lsls	r3, r3, #28
 8005db8:	493e      	ldr	r1, [pc, #248]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d01f      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005dcc:	4b39      	ldr	r3, [pc, #228]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dd2:	0f1b      	lsrs	r3, r3, #28
 8005dd4:	f003 0307 	and.w	r3, r3, #7
 8005dd8:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	019a      	lsls	r2, r3, #6
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	061b      	lsls	r3, r3, #24
 8005de6:	431a      	orrs	r2, r3
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	071b      	lsls	r3, r3, #28
 8005dec:	4931      	ldr	r1, [pc, #196]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005df4:	4b2f      	ldr	r3, [pc, #188]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005df6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dfa:	f023 021f 	bic.w	r2, r3, #31
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	3b01      	subs	r3, #1
 8005e04:	492b      	ldr	r1, [pc, #172]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00d      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	019a      	lsls	r2, r3, #6
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	061b      	lsls	r3, r3, #24
 8005e24:	431a      	orrs	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	071b      	lsls	r3, r3, #28
 8005e2c:	4921      	ldr	r1, [pc, #132]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e34:	4b20      	ldr	r3, [pc, #128]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005e36:	2201      	movs	r2, #1
 8005e38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e3a:	f7fb f879 	bl	8000f30 <HAL_GetTick>
 8005e3e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e40:	e008      	b.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e42:	f7fb f875 	bl	8000f30 <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d901      	bls.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e17c      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e54:	4b17      	ldr	r3, [pc, #92]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d0f0      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d112      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10c      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f000 80ce 	beq.w	8006022 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8005e8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e8e:	f040 80c8 	bne.w	8006022 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e92:	4b0a      	ldr	r3, [pc, #40]	; (8005ebc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e98:	f7fb f84a 	bl	8000f30 <HAL_GetTick>
 8005e9c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e9e:	e00f      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005ea0:	f7fb f846 	bl	8000f30 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d908      	bls.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e14d      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8005eb2:	bf00      	nop
 8005eb4:	40023800 	.word	0x40023800
 8005eb8:	42470068 	.word	0x42470068
 8005ebc:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ec0:	4ba5      	ldr	r3, [pc, #660]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ecc:	d0e8      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 0304 	and.w	r3, r3, #4
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d02e      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005eda:	4b9f      	ldr	r3, [pc, #636]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee0:	0c1b      	lsrs	r3, r3, #16
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005eec:	4b9a      	ldr	r3, [pc, #616]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef2:	0f1b      	lsrs	r3, r3, #28
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	019a      	lsls	r2, r3, #6
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	3b01      	subs	r3, #1
 8005f06:	041b      	lsls	r3, r3, #16
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	061b      	lsls	r3, r3, #24
 8005f10:	431a      	orrs	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	071b      	lsls	r3, r3, #28
 8005f16:	4990      	ldr	r1, [pc, #576]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005f1e:	4b8e      	ldr	r3, [pc, #568]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f24:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	4989      	ldr	r1, [pc, #548]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0308 	and.w	r3, r3, #8
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d02c      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005f44:	4b84      	ldr	r3, [pc, #528]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f4a:	0c1b      	lsrs	r3, r3, #16
 8005f4c:	f003 0303 	and.w	r3, r3, #3
 8005f50:	3301      	adds	r3, #1
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f56:	4b80      	ldr	r3, [pc, #512]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f5c:	0e1b      	lsrs	r3, r3, #24
 8005f5e:	f003 030f 	and.w	r3, r3, #15
 8005f62:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	019a      	lsls	r2, r3, #6
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	085b      	lsrs	r3, r3, #1
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	041b      	lsls	r3, r3, #16
 8005f72:	431a      	orrs	r2, r3
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	061b      	lsls	r3, r3, #24
 8005f78:	431a      	orrs	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	69db      	ldr	r3, [r3, #28]
 8005f7e:	071b      	lsls	r3, r3, #28
 8005f80:	4975      	ldr	r1, [pc, #468]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005f88:	4b73      	ldr	r3, [pc, #460]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f96:	4970      	ldr	r1, [pc, #448]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d024      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8005fae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fb2:	d11f      	bne.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005fb4:	4b68      	ldr	r3, [pc, #416]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fba:	0e1b      	lsrs	r3, r3, #24
 8005fbc:	f003 030f 	and.w	r3, r3, #15
 8005fc0:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005fc2:	4b65      	ldr	r3, [pc, #404]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fc8:	0f1b      	lsrs	r3, r3, #28
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	019a      	lsls	r2, r3, #6
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	085b      	lsrs	r3, r3, #1
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	041b      	lsls	r3, r3, #16
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	061b      	lsls	r3, r3, #24
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	071b      	lsls	r3, r3, #28
 8005fec:	495a      	ldr	r1, [pc, #360]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005ff4:	4b59      	ldr	r3, [pc, #356]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ffa:	f7fa ff99 	bl	8000f30 <HAL_GetTick>
 8005ffe:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006000:	e008      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006002:	f7fa ff95 	bl	8000f30 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d901      	bls.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e09c      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006014:	4b50      	ldr	r3, [pc, #320]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800601c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006020:	d1ef      	bne.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0320 	and.w	r3, r3, #32
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 8083 	beq.w	8006136 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006030:	2300      	movs	r3, #0
 8006032:	60bb      	str	r3, [r7, #8]
 8006034:	4b48      	ldr	r3, [pc, #288]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006038:	4a47      	ldr	r2, [pc, #284]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800603a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603e:	6413      	str	r3, [r2, #64]	; 0x40
 8006040:	4b45      	ldr	r3, [pc, #276]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006048:	60bb      	str	r3, [r7, #8]
 800604a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800604c:	4b44      	ldr	r3, [pc, #272]	; (8006160 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a43      	ldr	r2, [pc, #268]	; (8006160 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006056:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006058:	f7fa ff6a 	bl	8000f30 <HAL_GetTick>
 800605c:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800605e:	e008      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006060:	f7fa ff66 	bl	8000f30 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e06d      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006072:	4b3b      	ldr	r3, [pc, #236]	; (8006160 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800607a:	2b00      	cmp	r3, #0
 800607c:	d0f0      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800607e:	4b36      	ldr	r3, [pc, #216]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006086:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d02f      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	429a      	cmp	r2, r3
 800609a:	d028      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800609c:	4b2e      	ldr	r3, [pc, #184]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800609e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a4:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80060a6:	4b2f      	ldr	r3, [pc, #188]	; (8006164 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80060a8:	2201      	movs	r2, #1
 80060aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060ac:	4b2d      	ldr	r3, [pc, #180]	; (8006164 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80060ae:	2200      	movs	r2, #0
 80060b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80060b2:	4a29      	ldr	r2, [pc, #164]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060b8:	4b27      	ldr	r3, [pc, #156]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060bc:	f003 0301 	and.w	r3, r3, #1
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d114      	bne.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060c4:	f7fa ff34 	bl	8000f30 <HAL_GetTick>
 80060c8:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ca:	e00a      	b.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060cc:	f7fa ff30 	bl	8000f30 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060da:	4293      	cmp	r3, r2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e035      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e2:	4b1d      	ldr	r3, [pc, #116]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0ee      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060fa:	d10d      	bne.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80060fc:	4b16      	ldr	r3, [pc, #88]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006108:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800610c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006110:	4911      	ldr	r1, [pc, #68]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006112:	4313      	orrs	r3, r2
 8006114:	608b      	str	r3, [r1, #8]
 8006116:	e005      	b.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8006118:	4b0f      	ldr	r3, [pc, #60]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	4a0e      	ldr	r2, [pc, #56]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800611e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006122:	6093      	str	r3, [r2, #8]
 8006124:	4b0c      	ldr	r3, [pc, #48]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006126:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006130:	4909      	ldr	r1, [pc, #36]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006132:	4313      	orrs	r3, r2
 8006134:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0310 	and.w	r3, r3, #16
 800613e:	2b00      	cmp	r3, #0
 8006140:	d004      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006148:	4b07      	ldr	r3, [pc, #28]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800614a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3720      	adds	r7, #32
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	40023800 	.word	0x40023800
 800615c:	42470070 	.word	0x42470070
 8006160:	40007000 	.word	0x40007000
 8006164:	42470e40 	.word	0x42470e40
 8006168:	424711e0 	.word	0x424711e0

0800616c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006174:	2300      	movs	r3, #0
 8006176:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d075      	beq.n	8006270 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006184:	4ba2      	ldr	r3, [pc, #648]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f003 030c 	and.w	r3, r3, #12
 800618c:	2b04      	cmp	r3, #4
 800618e:	d00c      	beq.n	80061aa <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006190:	4b9f      	ldr	r3, [pc, #636]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006198:	2b08      	cmp	r3, #8
 800619a:	d112      	bne.n	80061c2 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800619c:	4b9c      	ldr	r3, [pc, #624]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061a8:	d10b      	bne.n	80061c2 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061aa:	4b99      	ldr	r3, [pc, #612]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d05b      	beq.n	800626e <HAL_RCC_OscConfig+0x102>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d157      	bne.n	800626e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e20b      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061ca:	d106      	bne.n	80061da <HAL_RCC_OscConfig+0x6e>
 80061cc:	4b90      	ldr	r3, [pc, #576]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a8f      	ldr	r2, [pc, #572]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	e01d      	b.n	8006216 <HAL_RCC_OscConfig+0xaa>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061e2:	d10c      	bne.n	80061fe <HAL_RCC_OscConfig+0x92>
 80061e4:	4b8a      	ldr	r3, [pc, #552]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a89      	ldr	r2, [pc, #548]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061ee:	6013      	str	r3, [r2, #0]
 80061f0:	4b87      	ldr	r3, [pc, #540]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a86      	ldr	r2, [pc, #536]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80061f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061fa:	6013      	str	r3, [r2, #0]
 80061fc:	e00b      	b.n	8006216 <HAL_RCC_OscConfig+0xaa>
 80061fe:	4b84      	ldr	r3, [pc, #528]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a83      	ldr	r2, [pc, #524]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006208:	6013      	str	r3, [r2, #0]
 800620a:	4b81      	ldr	r3, [pc, #516]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a80      	ldr	r2, [pc, #512]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006210:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006214:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d013      	beq.n	8006246 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800621e:	f7fa fe87 	bl	8000f30 <HAL_GetTick>
 8006222:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006224:	e008      	b.n	8006238 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006226:	f7fa fe83 	bl	8000f30 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b64      	cmp	r3, #100	; 0x64
 8006232:	d901      	bls.n	8006238 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e1d0      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006238:	4b75      	ldr	r3, [pc, #468]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0f0      	beq.n	8006226 <HAL_RCC_OscConfig+0xba>
 8006244:	e014      	b.n	8006270 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006246:	f7fa fe73 	bl	8000f30 <HAL_GetTick>
 800624a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800624c:	e008      	b.n	8006260 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800624e:	f7fa fe6f 	bl	8000f30 <HAL_GetTick>
 8006252:	4602      	mov	r2, r0
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	2b64      	cmp	r3, #100	; 0x64
 800625a:	d901      	bls.n	8006260 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e1bc      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006260:	4b6b      	ldr	r3, [pc, #428]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1f0      	bne.n	800624e <HAL_RCC_OscConfig+0xe2>
 800626c:	e000      	b.n	8006270 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800626e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0302 	and.w	r3, r3, #2
 8006278:	2b00      	cmp	r3, #0
 800627a:	d063      	beq.n	8006344 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800627c:	4b64      	ldr	r3, [pc, #400]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f003 030c 	and.w	r3, r3, #12
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00b      	beq.n	80062a0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006288:	4b61      	ldr	r3, [pc, #388]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006290:	2b08      	cmp	r3, #8
 8006292:	d11c      	bne.n	80062ce <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006294:	4b5e      	ldr	r3, [pc, #376]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d116      	bne.n	80062ce <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062a0:	4b5b      	ldr	r3, [pc, #364]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0302 	and.w	r3, r3, #2
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <HAL_RCC_OscConfig+0x14c>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d001      	beq.n	80062b8 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e190      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062b8:	4b55      	ldr	r3, [pc, #340]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	00db      	lsls	r3, r3, #3
 80062c6:	4952      	ldr	r1, [pc, #328]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062cc:	e03a      	b.n	8006344 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d020      	beq.n	8006318 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062d6:	4b4f      	ldr	r3, [pc, #316]	; (8006414 <HAL_RCC_OscConfig+0x2a8>)
 80062d8:	2201      	movs	r2, #1
 80062da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062dc:	f7fa fe28 	bl	8000f30 <HAL_GetTick>
 80062e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062e2:	e008      	b.n	80062f6 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062e4:	f7fa fe24 	bl	8000f30 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d901      	bls.n	80062f6 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e171      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f6:	4b46      	ldr	r3, [pc, #280]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0302 	and.w	r3, r3, #2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d0f0      	beq.n	80062e4 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006302:	4b43      	ldr	r3, [pc, #268]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	493f      	ldr	r1, [pc, #252]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 8006312:	4313      	orrs	r3, r2
 8006314:	600b      	str	r3, [r1, #0]
 8006316:	e015      	b.n	8006344 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006318:	4b3e      	ldr	r3, [pc, #248]	; (8006414 <HAL_RCC_OscConfig+0x2a8>)
 800631a:	2200      	movs	r2, #0
 800631c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631e:	f7fa fe07 	bl	8000f30 <HAL_GetTick>
 8006322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006324:	e008      	b.n	8006338 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006326:	f7fa fe03 	bl	8000f30 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d901      	bls.n	8006338 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e150      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006338:	4b35      	ldr	r3, [pc, #212]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0302 	and.w	r3, r3, #2
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1f0      	bne.n	8006326 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0308 	and.w	r3, r3, #8
 800634c:	2b00      	cmp	r3, #0
 800634e:	d030      	beq.n	80063b2 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	695b      	ldr	r3, [r3, #20]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d016      	beq.n	8006386 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006358:	4b2f      	ldr	r3, [pc, #188]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 800635a:	2201      	movs	r2, #1
 800635c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800635e:	f7fa fde7 	bl	8000f30 <HAL_GetTick>
 8006362:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006364:	e008      	b.n	8006378 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006366:	f7fa fde3 	bl	8000f30 <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	2b02      	cmp	r3, #2
 8006372:	d901      	bls.n	8006378 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e130      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006378:	4b25      	ldr	r3, [pc, #148]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 800637a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0f0      	beq.n	8006366 <HAL_RCC_OscConfig+0x1fa>
 8006384:	e015      	b.n	80063b2 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006386:	4b24      	ldr	r3, [pc, #144]	; (8006418 <HAL_RCC_OscConfig+0x2ac>)
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800638c:	f7fa fdd0 	bl	8000f30 <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006392:	e008      	b.n	80063a6 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006394:	f7fa fdcc 	bl	8000f30 <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d901      	bls.n	80063a6 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e119      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063a6:	4b1a      	ldr	r3, [pc, #104]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80063a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1f0      	bne.n	8006394 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f000 809f 	beq.w	80064fe <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063c0:	2300      	movs	r3, #0
 80063c2:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063c4:	4b12      	ldr	r3, [pc, #72]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80063c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10f      	bne.n	80063f0 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063d0:	2300      	movs	r3, #0
 80063d2:	60fb      	str	r3, [r7, #12]
 80063d4:	4b0e      	ldr	r3, [pc, #56]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80063d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d8:	4a0d      	ldr	r2, [pc, #52]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80063da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063de:	6413      	str	r3, [r2, #64]	; 0x40
 80063e0:	4b0b      	ldr	r3, [pc, #44]	; (8006410 <HAL_RCC_OscConfig+0x2a4>)
 80063e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063e8:	60fb      	str	r3, [r7, #12]
 80063ea:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80063ec:	2301      	movs	r3, #1
 80063ee:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f0:	4b0a      	ldr	r3, [pc, #40]	; (800641c <HAL_RCC_OscConfig+0x2b0>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d120      	bne.n	800643e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063fc:	4b07      	ldr	r3, [pc, #28]	; (800641c <HAL_RCC_OscConfig+0x2b0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a06      	ldr	r2, [pc, #24]	; (800641c <HAL_RCC_OscConfig+0x2b0>)
 8006402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006406:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006408:	f7fa fd92 	bl	8000f30 <HAL_GetTick>
 800640c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800640e:	e010      	b.n	8006432 <HAL_RCC_OscConfig+0x2c6>
 8006410:	40023800 	.word	0x40023800
 8006414:	42470000 	.word	0x42470000
 8006418:	42470e80 	.word	0x42470e80
 800641c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006420:	f7fa fd86 	bl	8000f30 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b02      	cmp	r3, #2
 800642c:	d901      	bls.n	8006432 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e0d3      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006432:	4b6c      	ldr	r3, [pc, #432]	; (80065e4 <HAL_RCC_OscConfig+0x478>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0f0      	beq.n	8006420 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d106      	bne.n	8006454 <HAL_RCC_OscConfig+0x2e8>
 8006446:	4b68      	ldr	r3, [pc, #416]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800644a:	4a67      	ldr	r2, [pc, #412]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800644c:	f043 0301 	orr.w	r3, r3, #1
 8006450:	6713      	str	r3, [r2, #112]	; 0x70
 8006452:	e01c      	b.n	800648e <HAL_RCC_OscConfig+0x322>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	2b05      	cmp	r3, #5
 800645a:	d10c      	bne.n	8006476 <HAL_RCC_OscConfig+0x30a>
 800645c:	4b62      	ldr	r3, [pc, #392]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	4a61      	ldr	r2, [pc, #388]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006462:	f043 0304 	orr.w	r3, r3, #4
 8006466:	6713      	str	r3, [r2, #112]	; 0x70
 8006468:	4b5f      	ldr	r3, [pc, #380]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800646a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800646c:	4a5e      	ldr	r2, [pc, #376]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800646e:	f043 0301 	orr.w	r3, r3, #1
 8006472:	6713      	str	r3, [r2, #112]	; 0x70
 8006474:	e00b      	b.n	800648e <HAL_RCC_OscConfig+0x322>
 8006476:	4b5c      	ldr	r3, [pc, #368]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647a:	4a5b      	ldr	r2, [pc, #364]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800647c:	f023 0301 	bic.w	r3, r3, #1
 8006480:	6713      	str	r3, [r2, #112]	; 0x70
 8006482:	4b59      	ldr	r3, [pc, #356]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006486:	4a58      	ldr	r2, [pc, #352]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006488:	f023 0304 	bic.w	r3, r3, #4
 800648c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d015      	beq.n	80064c2 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006496:	f7fa fd4b 	bl	8000f30 <HAL_GetTick>
 800649a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800649c:	e00a      	b.n	80064b4 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800649e:	f7fa fd47 	bl	8000f30 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d901      	bls.n	80064b4 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e092      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064b4:	4b4c      	ldr	r3, [pc, #304]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 80064b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0ee      	beq.n	800649e <HAL_RCC_OscConfig+0x332>
 80064c0:	e014      	b.n	80064ec <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064c2:	f7fa fd35 	bl	8000f30 <HAL_GetTick>
 80064c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064c8:	e00a      	b.n	80064e0 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064ca:	f7fa fd31 	bl	8000f30 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80064d8:	4293      	cmp	r3, r2
 80064da:	d901      	bls.n	80064e0 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	e07c      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064e0:	4b41      	ldr	r3, [pc, #260]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 80064e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e4:	f003 0302 	and.w	r3, r3, #2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1ee      	bne.n	80064ca <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064ec:	7dfb      	ldrb	r3, [r7, #23]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d105      	bne.n	80064fe <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064f2:	4b3d      	ldr	r3, [pc, #244]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	4a3c      	ldr	r2, [pc, #240]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 80064f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d068      	beq.n	80065d8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006506:	4b38      	ldr	r3, [pc, #224]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f003 030c 	and.w	r3, r3, #12
 800650e:	2b08      	cmp	r3, #8
 8006510:	d060      	beq.n	80065d4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	2b02      	cmp	r3, #2
 8006518:	d145      	bne.n	80065a6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800651a:	4b34      	ldr	r3, [pc, #208]	; (80065ec <HAL_RCC_OscConfig+0x480>)
 800651c:	2200      	movs	r2, #0
 800651e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006520:	f7fa fd06 	bl	8000f30 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006528:	f7fa fd02 	bl	8000f30 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b02      	cmp	r3, #2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e04f      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800653a:	4b2b      	ldr	r3, [pc, #172]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1f0      	bne.n	8006528 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	69da      	ldr	r2, [r3, #28]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	431a      	orrs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006554:	019b      	lsls	r3, r3, #6
 8006556:	431a      	orrs	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655c:	085b      	lsrs	r3, r3, #1
 800655e:	3b01      	subs	r3, #1
 8006560:	041b      	lsls	r3, r3, #16
 8006562:	431a      	orrs	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006568:	061b      	lsls	r3, r3, #24
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006570:	071b      	lsls	r3, r3, #28
 8006572:	491d      	ldr	r1, [pc, #116]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 8006574:	4313      	orrs	r3, r2
 8006576:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006578:	4b1c      	ldr	r3, [pc, #112]	; (80065ec <HAL_RCC_OscConfig+0x480>)
 800657a:	2201      	movs	r2, #1
 800657c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800657e:	f7fa fcd7 	bl	8000f30 <HAL_GetTick>
 8006582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006584:	e008      	b.n	8006598 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006586:	f7fa fcd3 	bl	8000f30 <HAL_GetTick>
 800658a:	4602      	mov	r2, r0
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	1ad3      	subs	r3, r2, r3
 8006590:	2b02      	cmp	r3, #2
 8006592:	d901      	bls.n	8006598 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006594:	2303      	movs	r3, #3
 8006596:	e020      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006598:	4b13      	ldr	r3, [pc, #76]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d0f0      	beq.n	8006586 <HAL_RCC_OscConfig+0x41a>
 80065a4:	e018      	b.n	80065d8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a6:	4b11      	ldr	r3, [pc, #68]	; (80065ec <HAL_RCC_OscConfig+0x480>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ac:	f7fa fcc0 	bl	8000f30 <HAL_GetTick>
 80065b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065b2:	e008      	b.n	80065c6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065b4:	f7fa fcbc 	bl	8000f30 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e009      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c6:	4b08      	ldr	r3, [pc, #32]	; (80065e8 <HAL_RCC_OscConfig+0x47c>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1f0      	bne.n	80065b4 <HAL_RCC_OscConfig+0x448>
 80065d2:	e001      	b.n	80065d8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e000      	b.n	80065da <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	40007000 	.word	0x40007000
 80065e8:	40023800 	.word	0x40023800
 80065ec:	42470060 	.word	0x42470060

080065f0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e025      	b.n	8006650 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b00      	cmp	r3, #0
 800660e:	d106      	bne.n	800661e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 f81d 	bl	8006658 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2202      	movs	r2, #2
 8006622:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	3304      	adds	r3, #4
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f000 f866 	bl	8006702 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6818      	ldr	r0, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	461a      	mov	r2, r3
 8006640:	6839      	ldr	r1, [r7, #0]
 8006642:	f000 f8d1 	bl	80067e8 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3708      	adds	r7, #8
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b02      	cmp	r3, #2
 8006682:	d101      	bne.n	8006688 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8006684:	2302      	movs	r3, #2
 8006686:	e018      	b.n	80066ba <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	68b9      	ldr	r1, [r7, #8]
 8006698:	4618      	mov	r0, r3
 800669a:	f000 f924 	bl	80068e6 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d104      	bne.n	80066b0 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2205      	movs	r2, #5
 80066aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80066ae:	e003      	b.n	80066b8 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80066c2:	b580      	push	{r7, lr}
 80066c4:	b082      	sub	sp, #8
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
 80066ca:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d101      	bne.n	80066dc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80066d8:	2302      	movs	r3, #2
 80066da:	e00e      	b.n	80066fa <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6839      	ldr	r1, [r7, #0]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 f937 	bl	800695e <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006702:	b480      	push	{r7}
 8006704:	b085      	sub	sp, #20
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
 800670a:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800670c:	2300      	movs	r3, #0
 800670e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d029      	beq.n	8006770 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006728:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800672c:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006736:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800673c:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8006742:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8006748:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800674e:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8006754:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 800675a:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8006760:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	601a      	str	r2, [r3, #0]
 800676e:	e034      	b.n	80067da <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800677c:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006786:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800678c:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800678e:	68fa      	ldr	r2, [r7, #12]
 8006790:	4313      	orrs	r3, r2
 8006792:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80067a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80067a4:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80067ae:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80067b4:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80067ba:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80067c0:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80067c6:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3714      	adds	r7, #20
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 80067f4:	2300      	movs	r3, #0
 80067f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 80067f8:	2300      	movs	r3, #0
 80067fa:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d02e      	beq.n	8006860 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800680e:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	3b01      	subs	r3, #1
 800681c:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800681e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	3b01      	subs	r3, #1
 8006826:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8006828:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	3b01      	subs	r3, #1
 8006830:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8006832:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	3b01      	subs	r3, #1
 800683a:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800683c:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	3b01      	subs	r3, #1
 8006844:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8006846:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	3b01      	subs	r3, #1
 800684e:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006850:	4313      	orrs	r3, r2
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	4313      	orrs	r3, r2
 8006856:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	609a      	str	r2, [r3, #8]
 800685e:	e03b      	b.n	80068d8 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800686c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006870:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	3b01      	subs	r3, #1
 8006878:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	3b01      	subs	r3, #1
 8006880:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006882:	4313      	orrs	r3, r2
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	4313      	orrs	r3, r2
 8006888:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006896:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	3b01      	subs	r3, #1
 80068a4:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80068a6:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	3b01      	subs	r3, #1
 80068ae:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80068b0:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	3b01      	subs	r3, #1
 80068b8:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80068ba:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	3b01      	subs	r3, #1
 80068c2:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80068c4:	4313      	orrs	r3, r2
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	697a      	ldr	r2, [r7, #20]
 80068d0:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	371c      	adds	r7, #28
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr

080068e6 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b086      	sub	sp, #24
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	60f8      	str	r0, [r7, #12]
 80068ee:	60b9      	str	r1, [r7, #8]
 80068f0:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 80068f6:	2300      	movs	r3, #0
 80068f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006902:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	3b01      	subs	r3, #1
 800690a:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800690c:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006914:	4313      	orrs	r3, r2
 8006916:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800691e:	f7fa fb07 	bl	8000f30 <HAL_GetTick>
 8006922:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006924:	e010      	b.n	8006948 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800692c:	d00c      	beq.n	8006948 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d007      	beq.n	8006944 <FMC_SDRAM_SendCommand+0x5e>
 8006934:	f7fa fafc 	bl	8000f30 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	429a      	cmp	r2, r3
 8006942:	d201      	bcs.n	8006948 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e006      	b.n	8006956 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b20      	cmp	r3, #32
 8006952:	d0e8      	beq.n	8006926 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800695e:	b480      	push	{r7}
 8006960:	b083      	sub	sp, #12
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
 8006966:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	005b      	lsls	r3, r3, #1
 8006970:	431a      	orrs	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006988:	4b04      	ldr	r3, [pc, #16]	; (800699c <LL_RCC_GetSysClkSource+0x18>)
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f003 030c 	and.w	r3, r3, #12
}
 8006990:	4618      	mov	r0, r3
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40023800 	.word	0x40023800

080069a0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80069a0:	b480      	push	{r7}
 80069a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80069a4:	4b04      	ldr	r3, [pc, #16]	; (80069b8 <LL_RCC_GetAHBPrescaler+0x18>)
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	40023800 	.word	0x40023800

080069bc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80069bc:	b480      	push	{r7}
 80069be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80069c0:	4b04      	ldr	r3, [pc, #16]	; (80069d4 <LL_RCC_GetAPB1Prescaler+0x18>)
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	40023800 	.word	0x40023800

080069d8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80069d8:	b480      	push	{r7}
 80069da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80069dc:	4b04      	ldr	r3, [pc, #16]	; (80069f0 <LL_RCC_GetAPB2Prescaler+0x18>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	40023800 	.word	0x40023800

080069f4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80069f4:	b480      	push	{r7}
 80069f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80069f8:	4b04      	ldr	r3, [pc, #16]	; (8006a0c <LL_RCC_PLL_GetMainSource+0x18>)
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	40023800 	.word	0x40023800

08006a10 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006a10:	b480      	push	{r7}
 8006a12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006a14:	4b04      	ldr	r3, [pc, #16]	; (8006a28 <LL_RCC_PLL_GetN+0x18>)
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	099b      	lsrs	r3, r3, #6
 8006a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr
 8006a28:	40023800 	.word	0x40023800

08006a2c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006a30:	4b04      	ldr	r3, [pc, #16]	; (8006a44 <LL_RCC_PLL_GetP+0x18>)
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	40023800 	.word	0x40023800

08006a48 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006a4c:	4b04      	ldr	r3, [pc, #16]	; (8006a60 <LL_RCC_PLL_GetDivider+0x18>)
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	40023800 	.word	0x40023800

08006a64 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006a6c:	f000 f820 	bl	8006ab0 <RCC_GetSystemClockFreq>
 8006a70:	4602      	mov	r2, r0
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 f83e 	bl	8006afc <RCC_GetHCLKClockFreq>
 8006a80:	4602      	mov	r2, r0
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 f84c 	bl	8006b28 <RCC_GetPCLK1ClockFreq>
 8006a90:	4602      	mov	r2, r0
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 f858 	bl	8006b50 <RCC_GetPCLK2ClockFreq>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	60da      	str	r2, [r3, #12]
}
 8006aa6:	bf00      	nop
 8006aa8:	3708      	adds	r7, #8
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
	...

08006ab0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006aba:	f7ff ff63 	bl	8006984 <LL_RCC_GetSysClkSource>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	d006      	beq.n	8006ad2 <RCC_GetSystemClockFreq+0x22>
 8006ac4:	2b08      	cmp	r3, #8
 8006ac6:	d007      	beq.n	8006ad8 <RCC_GetSystemClockFreq+0x28>
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10a      	bne.n	8006ae2 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006acc:	4b09      	ldr	r3, [pc, #36]	; (8006af4 <RCC_GetSystemClockFreq+0x44>)
 8006ace:	607b      	str	r3, [r7, #4]
      break;
 8006ad0:	e00a      	b.n	8006ae8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006ad2:	4b09      	ldr	r3, [pc, #36]	; (8006af8 <RCC_GetSystemClockFreq+0x48>)
 8006ad4:	607b      	str	r3, [r7, #4]
      break;
 8006ad6:	e007      	b.n	8006ae8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8006ad8:	2008      	movs	r0, #8
 8006ada:	f000 f84d 	bl	8006b78 <RCC_PLL_GetFreqDomain_SYS>
 8006ade:	6078      	str	r0, [r7, #4]
      break;
 8006ae0:	e002      	b.n	8006ae8 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006ae2:	4b04      	ldr	r3, [pc, #16]	; (8006af4 <RCC_GetSystemClockFreq+0x44>)
 8006ae4:	607b      	str	r3, [r7, #4]
      break;
 8006ae6:	bf00      	nop
  }

  return frequency;
 8006ae8:	687b      	ldr	r3, [r7, #4]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	00f42400 	.word	0x00f42400
 8006af8:	007a1200 	.word	0x007a1200

08006afc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b082      	sub	sp, #8
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006b04:	f7ff ff4c 	bl	80069a0 <LL_RCC_GetAHBPrescaler>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	091b      	lsrs	r3, r3, #4
 8006b0c:	f003 030f 	and.w	r3, r3, #15
 8006b10:	4a04      	ldr	r2, [pc, #16]	; (8006b24 <RCC_GetHCLKClockFreq+0x28>)
 8006b12:	5cd3      	ldrb	r3, [r2, r3]
 8006b14:	461a      	mov	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	40d3      	lsrs	r3, r2
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3708      	adds	r7, #8
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	08008f88 	.word	0x08008f88

08006b28 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006b30:	f7ff ff44 	bl	80069bc <LL_RCC_GetAPB1Prescaler>
 8006b34:	4603      	mov	r3, r0
 8006b36:	0a9b      	lsrs	r3, r3, #10
 8006b38:	4a04      	ldr	r2, [pc, #16]	; (8006b4c <RCC_GetPCLK1ClockFreq+0x24>)
 8006b3a:	5cd3      	ldrb	r3, [r2, r3]
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	40d3      	lsrs	r3, r2
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3708      	adds	r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	08008f98 	.word	0x08008f98

08006b50 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006b58:	f7ff ff3e 	bl	80069d8 <LL_RCC_GetAPB2Prescaler>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	0b5b      	lsrs	r3, r3, #13
 8006b60:	4a04      	ldr	r2, [pc, #16]	; (8006b74 <RCC_GetPCLK2ClockFreq+0x24>)
 8006b62:	5cd3      	ldrb	r3, [r2, r3]
 8006b64:	461a      	mov	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	40d3      	lsrs	r3, r2
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3708      	adds	r7, #8
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	08008f98 	.word	0x08008f98

08006b78 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8006b78:	b590      	push	{r4, r7, lr}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	2300      	movs	r3, #0
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	2300      	movs	r3, #0
 8006b8a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006b8c:	f7ff ff32 	bl	80069f4 <LL_RCC_PLL_GetMainSource>
 8006b90:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d003      	beq.n	8006ba0 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8006b98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b9c:	d003      	beq.n	8006ba6 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8006b9e:	e005      	b.n	8006bac <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006ba0:	4b12      	ldr	r3, [pc, #72]	; (8006bec <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006ba2:	617b      	str	r3, [r7, #20]
      break;
 8006ba4:	e005      	b.n	8006bb2 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006ba6:	4b12      	ldr	r3, [pc, #72]	; (8006bf0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8006ba8:	617b      	str	r3, [r7, #20]
      break;
 8006baa:	e002      	b.n	8006bb2 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8006bac:	4b0f      	ldr	r3, [pc, #60]	; (8006bec <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006bae:	617b      	str	r3, [r7, #20]
      break;
 8006bb0:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d113      	bne.n	8006be0 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006bb8:	f7ff ff46 	bl	8006a48 <LL_RCC_PLL_GetDivider>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	fbb3 f4f2 	udiv	r4, r3, r2
 8006bc4:	f7ff ff24 	bl	8006a10 <LL_RCC_PLL_GetN>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	fb03 f404 	mul.w	r4, r3, r4
 8006bce:	f7ff ff2d 	bl	8006a2c <LL_RCC_PLL_GetP>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	0c1b      	lsrs	r3, r3, #16
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	fbb4 f3f3 	udiv	r3, r4, r3
 8006bde:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006be0:	693b      	ldr	r3, [r7, #16]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	371c      	adds	r7, #28
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd90      	pop	{r4, r7, pc}
 8006bea:	bf00      	nop
 8006bec:	00f42400 	.word	0x00f42400
 8006bf0:	007a1200 	.word	0x007a1200

08006bf4 <LL_USART_IsEnabled>:
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c08:	bf0c      	ite	eq
 8006c0a:	2301      	moveq	r3, #1
 8006c0c:	2300      	movne	r3, #0
 8006c0e:	b2db      	uxtb	r3, r3
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <LL_USART_SetStopBitsLength>:
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	431a      	orrs	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	611a      	str	r2, [r3, #16]
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr

08006c42 <LL_USART_SetHWFlowCtrl>:
{
 8006c42:	b480      	push	{r7}
 8006c44:	b083      	sub	sp, #12
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
 8006c4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	431a      	orrs	r2, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	615a      	str	r2, [r3, #20]
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <LL_USART_SetBaudRate>:
{
 8006c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6c:	b085      	sub	sp, #20
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	60f8      	str	r0, [r7, #12]
 8006c72:	60b9      	str	r1, [r7, #8]
 8006c74:	607a      	str	r2, [r7, #4]
 8006c76:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c7e:	f040 80c1 	bne.w	8006e04 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	461d      	mov	r5, r3
 8006c86:	f04f 0600 	mov.w	r6, #0
 8006c8a:	46a8      	mov	r8, r5
 8006c8c:	46b1      	mov	r9, r6
 8006c8e:	eb18 0308 	adds.w	r3, r8, r8
 8006c92:	eb49 0409 	adc.w	r4, r9, r9
 8006c96:	4698      	mov	r8, r3
 8006c98:	46a1      	mov	r9, r4
 8006c9a:	eb18 0805 	adds.w	r8, r8, r5
 8006c9e:	eb49 0906 	adc.w	r9, r9, r6
 8006ca2:	f04f 0100 	mov.w	r1, #0
 8006ca6:	f04f 0200 	mov.w	r2, #0
 8006caa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006cae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006cb2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006cb6:	4688      	mov	r8, r1
 8006cb8:	4691      	mov	r9, r2
 8006cba:	eb18 0005 	adds.w	r0, r8, r5
 8006cbe:	eb49 0106 	adc.w	r1, r9, r6
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	461d      	mov	r5, r3
 8006cc6:	f04f 0600 	mov.w	r6, #0
 8006cca:	196b      	adds	r3, r5, r5
 8006ccc:	eb46 0406 	adc.w	r4, r6, r6
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	4623      	mov	r3, r4
 8006cd4:	f7f9 fa8e 	bl	80001f4 <__aeabi_uldivmod>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	460c      	mov	r4, r1
 8006cdc:	461a      	mov	r2, r3
 8006cde:	4bb5      	ldr	r3, [pc, #724]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006ce0:	fba3 2302 	umull	r2, r3, r3, r2
 8006ce4:	095b      	lsrs	r3, r3, #5
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	011b      	lsls	r3, r3, #4
 8006cea:	fa1f f883 	uxth.w	r8, r3
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	461d      	mov	r5, r3
 8006cf2:	f04f 0600 	mov.w	r6, #0
 8006cf6:	46a9      	mov	r9, r5
 8006cf8:	46b2      	mov	sl, r6
 8006cfa:	eb19 0309 	adds.w	r3, r9, r9
 8006cfe:	eb4a 040a 	adc.w	r4, sl, sl
 8006d02:	4699      	mov	r9, r3
 8006d04:	46a2      	mov	sl, r4
 8006d06:	eb19 0905 	adds.w	r9, r9, r5
 8006d0a:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d0e:	f04f 0100 	mov.w	r1, #0
 8006d12:	f04f 0200 	mov.w	r2, #0
 8006d16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d22:	4689      	mov	r9, r1
 8006d24:	4692      	mov	sl, r2
 8006d26:	eb19 0005 	adds.w	r0, r9, r5
 8006d2a:	eb4a 0106 	adc.w	r1, sl, r6
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	461d      	mov	r5, r3
 8006d32:	f04f 0600 	mov.w	r6, #0
 8006d36:	196b      	adds	r3, r5, r5
 8006d38:	eb46 0406 	adc.w	r4, r6, r6
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	4623      	mov	r3, r4
 8006d40:	f7f9 fa58 	bl	80001f4 <__aeabi_uldivmod>
 8006d44:	4603      	mov	r3, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	461a      	mov	r2, r3
 8006d4a:	4b9a      	ldr	r3, [pc, #616]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8006d50:	095b      	lsrs	r3, r3, #5
 8006d52:	2164      	movs	r1, #100	; 0x64
 8006d54:	fb01 f303 	mul.w	r3, r1, r3
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	00db      	lsls	r3, r3, #3
 8006d5c:	3332      	adds	r3, #50	; 0x32
 8006d5e:	4a95      	ldr	r2, [pc, #596]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006d60:	fba2 2303 	umull	r2, r3, r2, r3
 8006d64:	095b      	lsrs	r3, r3, #5
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	005b      	lsls	r3, r3, #1
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	4443      	add	r3, r8
 8006d74:	fa1f f883 	uxth.w	r8, r3
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	461d      	mov	r5, r3
 8006d7c:	f04f 0600 	mov.w	r6, #0
 8006d80:	46a9      	mov	r9, r5
 8006d82:	46b2      	mov	sl, r6
 8006d84:	eb19 0309 	adds.w	r3, r9, r9
 8006d88:	eb4a 040a 	adc.w	r4, sl, sl
 8006d8c:	4699      	mov	r9, r3
 8006d8e:	46a2      	mov	sl, r4
 8006d90:	eb19 0905 	adds.w	r9, r9, r5
 8006d94:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d98:	f04f 0100 	mov.w	r1, #0
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006da4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006da8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006dac:	4689      	mov	r9, r1
 8006dae:	4692      	mov	sl, r2
 8006db0:	eb19 0005 	adds.w	r0, r9, r5
 8006db4:	eb4a 0106 	adc.w	r1, sl, r6
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	461d      	mov	r5, r3
 8006dbc:	f04f 0600 	mov.w	r6, #0
 8006dc0:	196b      	adds	r3, r5, r5
 8006dc2:	eb46 0406 	adc.w	r4, r6, r6
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	4623      	mov	r3, r4
 8006dca:	f7f9 fa13 	bl	80001f4 <__aeabi_uldivmod>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	460c      	mov	r4, r1
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	4b77      	ldr	r3, [pc, #476]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006dd6:	fba3 1302 	umull	r1, r3, r3, r2
 8006dda:	095b      	lsrs	r3, r3, #5
 8006ddc:	2164      	movs	r1, #100	; 0x64
 8006dde:	fb01 f303 	mul.w	r3, r1, r3
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	00db      	lsls	r3, r3, #3
 8006de6:	3332      	adds	r3, #50	; 0x32
 8006de8:	4a72      	ldr	r2, [pc, #456]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006dea:	fba2 2303 	umull	r2, r3, r2, r3
 8006dee:	095b      	lsrs	r3, r3, #5
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	f003 0307 	and.w	r3, r3, #7
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	4443      	add	r3, r8
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	609a      	str	r2, [r3, #8]
}
 8006e02:	e0d2      	b.n	8006faa <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	469a      	mov	sl, r3
 8006e08:	f04f 0b00 	mov.w	fp, #0
 8006e0c:	46d0      	mov	r8, sl
 8006e0e:	46d9      	mov	r9, fp
 8006e10:	eb18 0308 	adds.w	r3, r8, r8
 8006e14:	eb49 0409 	adc.w	r4, r9, r9
 8006e18:	4698      	mov	r8, r3
 8006e1a:	46a1      	mov	r9, r4
 8006e1c:	eb18 080a 	adds.w	r8, r8, sl
 8006e20:	eb49 090b 	adc.w	r9, r9, fp
 8006e24:	f04f 0100 	mov.w	r1, #0
 8006e28:	f04f 0200 	mov.w	r2, #0
 8006e2c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006e30:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006e34:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006e38:	4688      	mov	r8, r1
 8006e3a:	4691      	mov	r9, r2
 8006e3c:	eb1a 0508 	adds.w	r5, sl, r8
 8006e40:	eb4b 0609 	adc.w	r6, fp, r9
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	4619      	mov	r1, r3
 8006e48:	f04f 0200 	mov.w	r2, #0
 8006e4c:	f04f 0300 	mov.w	r3, #0
 8006e50:	f04f 0400 	mov.w	r4, #0
 8006e54:	0094      	lsls	r4, r2, #2
 8006e56:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006e5a:	008b      	lsls	r3, r1, #2
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	4623      	mov	r3, r4
 8006e60:	4628      	mov	r0, r5
 8006e62:	4631      	mov	r1, r6
 8006e64:	f7f9 f9c6 	bl	80001f4 <__aeabi_uldivmod>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	4b51      	ldr	r3, [pc, #324]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006e70:	fba3 2302 	umull	r2, r3, r3, r2
 8006e74:	095b      	lsrs	r3, r3, #5
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	011b      	lsls	r3, r3, #4
 8006e7a:	fa1f f883 	uxth.w	r8, r3
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	469b      	mov	fp, r3
 8006e82:	f04f 0c00 	mov.w	ip, #0
 8006e86:	46d9      	mov	r9, fp
 8006e88:	46e2      	mov	sl, ip
 8006e8a:	eb19 0309 	adds.w	r3, r9, r9
 8006e8e:	eb4a 040a 	adc.w	r4, sl, sl
 8006e92:	4699      	mov	r9, r3
 8006e94:	46a2      	mov	sl, r4
 8006e96:	eb19 090b 	adds.w	r9, r9, fp
 8006e9a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006e9e:	f04f 0100 	mov.w	r1, #0
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006eaa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006eae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006eb2:	4689      	mov	r9, r1
 8006eb4:	4692      	mov	sl, r2
 8006eb6:	eb1b 0509 	adds.w	r5, fp, r9
 8006eba:	eb4c 060a 	adc.w	r6, ip, sl
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	f04f 0200 	mov.w	r2, #0
 8006ec6:	f04f 0300 	mov.w	r3, #0
 8006eca:	f04f 0400 	mov.w	r4, #0
 8006ece:	0094      	lsls	r4, r2, #2
 8006ed0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ed4:	008b      	lsls	r3, r1, #2
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	4623      	mov	r3, r4
 8006eda:	4628      	mov	r0, r5
 8006edc:	4631      	mov	r1, r6
 8006ede:	f7f9 f989 	bl	80001f4 <__aeabi_uldivmod>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	4b32      	ldr	r3, [pc, #200]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006eea:	fba3 1302 	umull	r1, r3, r3, r2
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	2164      	movs	r1, #100	; 0x64
 8006ef2:	fb01 f303 	mul.w	r3, r1, r3
 8006ef6:	1ad3      	subs	r3, r2, r3
 8006ef8:	011b      	lsls	r3, r3, #4
 8006efa:	3332      	adds	r3, #50	; 0x32
 8006efc:	4a2d      	ldr	r2, [pc, #180]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006efe:	fba2 2303 	umull	r2, r3, r2, r3
 8006f02:	095b      	lsrs	r3, r3, #5
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	4443      	add	r3, r8
 8006f0e:	fa1f f883 	uxth.w	r8, r3
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	469b      	mov	fp, r3
 8006f16:	f04f 0c00 	mov.w	ip, #0
 8006f1a:	46d9      	mov	r9, fp
 8006f1c:	46e2      	mov	sl, ip
 8006f1e:	eb19 0309 	adds.w	r3, r9, r9
 8006f22:	eb4a 040a 	adc.w	r4, sl, sl
 8006f26:	4699      	mov	r9, r3
 8006f28:	46a2      	mov	sl, r4
 8006f2a:	eb19 090b 	adds.w	r9, r9, fp
 8006f2e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006f32:	f04f 0100 	mov.w	r1, #0
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f46:	4689      	mov	r9, r1
 8006f48:	4692      	mov	sl, r2
 8006f4a:	eb1b 0509 	adds.w	r5, fp, r9
 8006f4e:	eb4c 060a 	adc.w	r6, ip, sl
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	4619      	mov	r1, r3
 8006f56:	f04f 0200 	mov.w	r2, #0
 8006f5a:	f04f 0300 	mov.w	r3, #0
 8006f5e:	f04f 0400 	mov.w	r4, #0
 8006f62:	0094      	lsls	r4, r2, #2
 8006f64:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f68:	008b      	lsls	r3, r1, #2
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	4623      	mov	r3, r4
 8006f6e:	4628      	mov	r0, r5
 8006f70:	4631      	mov	r1, r6
 8006f72:	f7f9 f93f 	bl	80001f4 <__aeabi_uldivmod>
 8006f76:	4603      	mov	r3, r0
 8006f78:	460c      	mov	r4, r1
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	4b0d      	ldr	r3, [pc, #52]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	2164      	movs	r1, #100	; 0x64
 8006f86:	fb01 f303 	mul.w	r3, r1, r3
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	011b      	lsls	r3, r3, #4
 8006f8e:	3332      	adds	r3, #50	; 0x32
 8006f90:	4a08      	ldr	r2, [pc, #32]	; (8006fb4 <LL_USART_SetBaudRate+0x34c>)
 8006f92:	fba2 2303 	umull	r2, r3, r2, r3
 8006f96:	095b      	lsrs	r3, r3, #5
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	f003 030f 	and.w	r3, r3, #15
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	4443      	add	r3, r8
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	609a      	str	r2, [r3, #8]
}
 8006faa:	bf00      	nop
 8006fac:	3714      	adds	r7, #20
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb4:	51eb851f 	.word	0x51eb851f

08006fb8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b088      	sub	sp, #32
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7ff fe12 	bl	8006bf4 <LL_USART_IsEnabled>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d16c      	bne.n	80070b0 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006fde:	f023 030c 	bic.w	r3, r3, #12
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	6851      	ldr	r1, [r2, #4]
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	68d2      	ldr	r2, [r2, #12]
 8006fea:	4311      	orrs	r1, r2
 8006fec:	683a      	ldr	r2, [r7, #0]
 8006fee:	6912      	ldr	r2, [r2, #16]
 8006ff0:	4311      	orrs	r1, r2
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	6992      	ldr	r2, [r2, #24]
 8006ff6:	430a      	orrs	r2, r1
 8006ff8:	431a      	orrs	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	4619      	mov	r1, r3
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f7ff fe09 	bl	8006c1c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	4619      	mov	r1, r3
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f7ff fe16 	bl	8006c42 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8007016:	f107 0308 	add.w	r3, r7, #8
 800701a:	4618      	mov	r0, r3
 800701c:	f7ff fd22 	bl	8006a64 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a26      	ldr	r2, [pc, #152]	; (80070bc <LL_USART_Init+0x104>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d102      	bne.n	800702e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	61bb      	str	r3, [r7, #24]
 800702c:	e02f      	b.n	800708e <LL_USART_Init+0xd6>
    }
    else if (USARTx == USART2)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a23      	ldr	r2, [pc, #140]	; (80070c0 <LL_USART_Init+0x108>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d102      	bne.n	800703c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	61bb      	str	r3, [r7, #24]
 800703a:	e028      	b.n	800708e <LL_USART_Init+0xd6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a21      	ldr	r2, [pc, #132]	; (80070c4 <LL_USART_Init+0x10c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d102      	bne.n	800704a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	61bb      	str	r3, [r7, #24]
 8007048:	e021      	b.n	800708e <LL_USART_Init+0xd6>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a1e      	ldr	r2, [pc, #120]	; (80070c8 <LL_USART_Init+0x110>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d102      	bne.n	8007058 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	61bb      	str	r3, [r7, #24]
 8007056:	e01a      	b.n	800708e <LL_USART_Init+0xd6>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a1c      	ldr	r2, [pc, #112]	; (80070cc <LL_USART_Init+0x114>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d102      	bne.n	8007066 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	61bb      	str	r3, [r7, #24]
 8007064:	e013      	b.n	800708e <LL_USART_Init+0xd6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a19      	ldr	r2, [pc, #100]	; (80070d0 <LL_USART_Init+0x118>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d102      	bne.n	8007074 <LL_USART_Init+0xbc>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	61bb      	str	r3, [r7, #24]
 8007072:	e00c      	b.n	800708e <LL_USART_Init+0xd6>
    }
#endif /* UART5 */
#if defined(UART7)
    else if (USARTx == UART7)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a17      	ldr	r2, [pc, #92]	; (80070d4 <LL_USART_Init+0x11c>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d102      	bne.n	8007082 <LL_USART_Init+0xca>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	61bb      	str	r3, [r7, #24]
 8007080:	e005      	b.n	800708e <LL_USART_Init+0xd6>
    }
#endif /* UART7 */
#if defined(UART8)
    else if (USARTx == UART8)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a14      	ldr	r2, [pc, #80]	; (80070d8 <LL_USART_Init+0x120>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d101      	bne.n	800708e <LL_USART_Init+0xd6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00d      	beq.n	80070b0 <LL_USART_Init+0xf8>
        && (USART_InitStruct->BaudRate != 0U))
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <LL_USART_Init+0xf8>
    {
      status = SUCCESS;
 800709c:	2300      	movs	r3, #0
 800709e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	699a      	ldr	r2, [r3, #24]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	69b9      	ldr	r1, [r7, #24]
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f7ff fddc 	bl	8006c68 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80070b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3720      	adds	r7, #32
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	40011000 	.word	0x40011000
 80070c0:	40004400 	.word	0x40004400
 80070c4:	40004800 	.word	0x40004800
 80070c8:	40011400 	.word	0x40011400
 80070cc:	40004c00 	.word	0x40004c00
 80070d0:	40005000 	.word	0x40005000
 80070d4:	40007800 	.word	0x40007800
 80070d8:	40007c00 	.word	0x40007c00

080070dc <__libc_init_array>:
 80070dc:	b570      	push	{r4, r5, r6, lr}
 80070de:	4e0d      	ldr	r6, [pc, #52]	; (8007114 <__libc_init_array+0x38>)
 80070e0:	4c0d      	ldr	r4, [pc, #52]	; (8007118 <__libc_init_array+0x3c>)
 80070e2:	1ba4      	subs	r4, r4, r6
 80070e4:	10a4      	asrs	r4, r4, #2
 80070e6:	2500      	movs	r5, #0
 80070e8:	42a5      	cmp	r5, r4
 80070ea:	d109      	bne.n	8007100 <__libc_init_array+0x24>
 80070ec:	4e0b      	ldr	r6, [pc, #44]	; (800711c <__libc_init_array+0x40>)
 80070ee:	4c0c      	ldr	r4, [pc, #48]	; (8007120 <__libc_init_array+0x44>)
 80070f0:	f000 f818 	bl	8007124 <_init>
 80070f4:	1ba4      	subs	r4, r4, r6
 80070f6:	10a4      	asrs	r4, r4, #2
 80070f8:	2500      	movs	r5, #0
 80070fa:	42a5      	cmp	r5, r4
 80070fc:	d105      	bne.n	800710a <__libc_init_array+0x2e>
 80070fe:	bd70      	pop	{r4, r5, r6, pc}
 8007100:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007104:	4798      	blx	r3
 8007106:	3501      	adds	r5, #1
 8007108:	e7ee      	b.n	80070e8 <__libc_init_array+0xc>
 800710a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800710e:	4798      	blx	r3
 8007110:	3501      	adds	r5, #1
 8007112:	e7f2      	b.n	80070fa <__libc_init_array+0x1e>
 8007114:	08008fb0 	.word	0x08008fb0
 8007118:	08008fb0 	.word	0x08008fb0
 800711c:	08008fb0 	.word	0x08008fb0
 8007120:	08008fb4 	.word	0x08008fb4

08007124 <_init>:
 8007124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007126:	bf00      	nop
 8007128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800712a:	bc08      	pop	{r3}
 800712c:	469e      	mov	lr, r3
 800712e:	4770      	bx	lr

08007130 <_fini>:
 8007130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007132:	bf00      	nop
 8007134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007136:	bc08      	pop	{r3}
 8007138:	469e      	mov	lr, r3
 800713a:	4770      	bx	lr
