Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jul 25 17:43:49 2017
| Host         : CCW-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_system_wrapper_timing_summary_routed.rpt -rpx zynq_system_wrapper_timing_summary_routed.rpx
| Design       : zynq_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.480        0.000                      0                23403        0.015        0.000                      0                23403        1.100        0.000                       0                 10204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_fpga_0       {0.000 5.000}        10.000          100.000         
clk_fpga_1       {0.000 3.500}        7.000           142.857         
clk_fpga_2       {0.000 2.500}        5.000           200.000         
  mmcm_fb_clk_s  {0.000 27.500}       55.000          18.182          
hhclk            {0.000 3.365}        6.730           148.588         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             0.672        0.000                      0                 4800        0.031        0.000                      0                 4800        2.500        0.000                       0                  2602  
clk_fpga_1             0.480        0.000                      0                16033        0.015        0.000                      0                16033        2.250        0.000                       0                  6602  
clk_fpga_2                                                                                                                                                         1.100        0.000                       0                     2  
  mmcm_fb_clk_s                                                                                                                                                   45.000        0.000                       0                     3  
hhclk                  0.663        0.000                      0                 1541        0.049        0.000                      0                 1541        2.385        0.000                       0                   995  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.559        0.000                      0                  869        1.616        0.000                      0                  869  
**async_default**  clk_fpga_1         clk_fpga_1               2.004        0.000                      0                  160        0.307        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.450ns (16.237%)  route 7.480ns (83.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.737     3.031    zynq_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=20, routed)          7.480    11.961    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[0]
    SLICE_X28Y20         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.560    12.740    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X28Y20         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)       -0.067    12.633    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 1.574ns (17.726%)  route 7.305ns (82.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.737     3.031    zynq_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=20, routed)          7.305    11.786    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_wdata[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    11.910 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.910    zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata[0]_i_1_n_0
    SLICE_X43Y19         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.484    12.663    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X43Y19         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[0]/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X43Y19         FDCE (Setup_fdce_C_D)        0.029    12.653    zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 1.450ns (17.499%)  route 6.836ns (82.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.737     3.031    zynq_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=20, routed)          6.836    11.317    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[3]
    SLICE_X33Y23         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.480    12.660    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y23         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)       -0.061    12.559    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_iic_U/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 1.602ns (20.052%)  route 6.387ns (79.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.737     3.031    zynq_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=13, routed)          6.051    10.532    zynq_system_i/hdmitx_iic_U/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_wdata[0]
    SLICE_X67Y38         LUT4 (Prop_lut4_I0_O)        0.152    10.684 r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FIFO_RAM[1].SRL16E_I_i_1/O
                         net (fo=1, routed)           0.336    11.020    zynq_system_i/hdmitx_iic_U/U0/X_IIC/WRITE_FIFO_CTRL_I/ctrlFifoDin[1]
    SLICE_X66Y38         SRL16E                                       r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.554    12.734    zynq_system_i/hdmitx_iic_U/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X66Y38         SRL16E                                       r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X66Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.260    12.434    zynq_system_i/hdmitx_iic_U/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 1.602ns (19.683%)  route 6.537ns (80.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.737     3.031    zynq_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=20, routed)          6.537    11.018    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_wdata[2]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.152    11.170 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000    11.170    zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata[2]_i_1_n_0
    SLICE_X43Y19         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.484    12.663    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X43Y19         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[2]/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X43Y19         FDCE (Setup_fdce_C_D)        0.075    12.699    zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 3.101ns (37.695%)  route 5.125ns (62.305%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.669     2.963    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X41Y48         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=43, routed)          0.987     4.406    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.150     4.556 r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           2.801     7.357    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y97         LUT6 (Prop_lut6_I3_O)        0.328     7.685 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.842     8.526    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     8.650    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.200 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.200    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.534 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496    10.030    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.303    10.333 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000    10.333    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.866 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.866    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.189 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.189    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.479    12.658    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.109    12.728    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 3.093ns (37.635%)  route 5.125ns (62.365%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.669     2.963    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X41Y48         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=43, routed)          0.987     4.406    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.150     4.556 r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           2.801     7.357    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y97         LUT6 (Prop_lut6_I3_O)        0.328     7.685 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.842     8.526    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     8.650    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.200 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.200    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.534 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496    10.030    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.303    10.333 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000    10.333    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.866 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.866    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.181 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.181    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.479    12.658    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.109    12.728    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.450ns (18.365%)  route 6.446ns (81.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.737     3.031    zynq_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  zynq_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=20, routed)          6.446    10.926    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[2]
    SLICE_X33Y23         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.480    12.660    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y23         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)       -0.081    12.539    zynq_system_i/hdmitx_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 3.017ns (37.053%)  route 5.125ns (62.947%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.669     2.963    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X41Y48         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=43, routed)          0.987     4.406    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.150     4.556 r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           2.801     7.357    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y97         LUT6 (Prop_lut6_I3_O)        0.328     7.685 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.842     8.526    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     8.650    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.200 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.200    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.534 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496    10.030    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.303    10.333 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000    10.333    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.866 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.866    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.105 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.105    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.479    12.658    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.109    12.728    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 2.997ns (36.898%)  route 5.125ns (63.102%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.669     2.963    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X41Y48         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=43, routed)          0.987     4.406    zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.150     4.556 r  zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           2.801     7.357    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y97         LUT6 (Prop_lut6_I3_O)        0.328     7.685 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.842     8.526    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     8.650    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.200 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.200    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.534 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496    10.030    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.303    10.333 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000    10.333    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.866 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.866    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.085 r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.085    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.479    12.658    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.109    12.728    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.307%)  route 0.227ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.551     0.887    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/s_axi_aclk
    SLICE_X52Y18         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.227     1.255    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg_n_0
    SLICE_X49Y15         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.823     1.189    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/s_axi_aclk
    SLICE_X49Y15         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y15         FDCE (Hold_fdce_C_D)         0.070     1.224    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.796%)  route 0.178ns (58.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.555     0.890    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X49Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.128     1.018 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/Q
                         net (fo=5, routed)           0.178     1.197    zynq_system_i/hdmitx_U/inst/i_up/up_wdata_reg[31][26]
    SLICE_X50Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.817     1.183    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X50Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[10]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y32         FDCE (Hold_fdce_C_D)         0.006     1.154    zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_iic_U/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_iic_U/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.536%)  route 0.118ns (45.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.584     0.919    zynq_system_i/hdmitx_iic_U/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X69Y37         FDRE                                         r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.118     1.178    zynq_system_i/hdmitx_iic_U/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X66Y36         SRL16E                                       r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.848     1.214    zynq_system_i/hdmitx_iic_U/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X66Y36         SRL16E                                       r  zynq_system_i/hdmitx_iic_U/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.264     0.950    
    SLICE_X66Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.133    zynq_system_i/hdmitx_iic_U/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/up_vf_width_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.138%)  route 0.249ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.550     0.885    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X44Y26         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_vf_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  zynq_system_i/hdmitx_U/inst/i_up/up_vf_width_reg[15]/Q
                         net (fo=2, routed)           0.249     1.276    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/D[63]
    SLICE_X52Y28         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.813     1.179    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/s_axi_aclk
    SLICE_X52Y28         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[63]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.078     1.222    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/up_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.720%)  route 0.230ns (55.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.553     0.888    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X45Y29         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  zynq_system_i/hdmitx_U/inst/i_up/up_rdata_reg[5]/Q
                         net (fo=1, routed)           0.230     1.259    zynq_system_i/hdmitx_U/inst/i_up_axi/up_rdata_reg[31]_0[3]
    SLICE_X51Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.304 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.304    zynq_system_i/hdmitx_U/inst/i_up_axi/p_1_in[5]
    SLICE_X51Y35         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.820     1.186    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X51Y35         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y35         FDCE (Hold_fdce_C_D)         0.092     1.243    zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/up_vf_active_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.740%)  route 0.254ns (64.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.557     0.892    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X49Y36         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[27]/Q
                         net (fo=5, routed)           0.254     1.287    zynq_system_i/hdmitx_U/inst/i_up/up_wdata_reg[31][27]
    SLICE_X53Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_vf_active_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.817     1.183    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X53Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_vf_active_reg[11]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X53Y32         FDCE (Hold_fdce_C_D)         0.066     1.214    zynq_system_i/hdmitx_U/inst/i_up/up_vf_active_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/up_ve_max_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.557     0.892    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X49Y34         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_ve_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  zynq_system_i/hdmitx_U/inst/i_up/up_ve_max_reg[8]/Q
                         net (fo=2, routed)           0.255     1.288    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/D[24]
    SLICE_X52Y29         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.814     1.180    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/s_axi_aclk
    SLICE_X52Y29         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[24]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.066     1.211    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.029%)  route 0.227ns (63.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.555     0.890    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X49Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.128     1.018 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/Q
                         net (fo=5, routed)           0.227     1.246    zynq_system_i/hdmitx_U/inst/i_up/up_wdata_reg[31][26]
    SLICE_X52Y33         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.818     1.184    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X52Y33         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[26]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y33         FDCE (Hold_fdce_C_D)         0.017     1.166    zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.152%)  route 0.249ns (63.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.558     0.893    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X44Y34         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  zynq_system_i/hdmitx_U/inst/i_up/up_he_max_reg[15]/Q
                         net (fo=2, routed)           0.249     1.284    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/D[95]
    SLICE_X50Y31         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.816     1.182    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/s_axi_aclk
    SLICE_X50Y31         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[111]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.052     1.199    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/up_hl_active_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.718%)  route 0.230ns (64.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.555     0.890    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X49Y32         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.128     1.018 r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_wdata_reg[26]/Q
                         net (fo=5, routed)           0.230     1.249    zynq_system_i/hdmitx_U/inst/i_up/up_wdata_reg[31][26]
    SLICE_X53Y31         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_hl_active_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.816     1.182    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X53Y31         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_hl_active_reg[10]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.017     1.164    zynq_system_i/hdmitx_U/inst/i_up/up_hl_active_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X50Y40     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X50Y40     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X46Y39     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X52Y43     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X56Y50     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X56Y48     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X54Y50     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X50Y48     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X38Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X36Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X42Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X42Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X38Y83     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X38Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X42Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X36Y82     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/DCLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X46Y39     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X46Y39     zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X42Y86     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X26Y90     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X26Y90     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X26Y90     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X26Y90     zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X34Y100    zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.043ns (32.026%)  route 4.336ns (67.974%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 9.708 - 7.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.702     2.996    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X54Y67         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     3.474 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=9, routed)           0.867     4.341    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.296     4.637 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4/O
                         net (fo=5, routed)           0.334     4.971    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.124     5.095 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_3/O
                         net (fo=18, routed)          0.403     5.498    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.124     5.622 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2/O
                         net (fo=4, routed)           0.789     6.411    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2_n_0
    SLICE_X59Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_12/O
                         net (fo=1, routed)           0.000     6.535    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_12_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.936 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_5/CO[3]
                         net (fo=5, routed)           0.929     7.865    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X59Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.989 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[2]_i_3/O
                         net (fo=2, routed)           0.276     8.265    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[2]_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.389 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.577     8.965    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.124     9.089 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[0]_i_2/O
                         net (fo=1, routed)           0.162     9.251    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[0]_i_2_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.375 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.375    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_ns[0]
    SLICE_X60Y69         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.529     9.708    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X60Y69         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[0]/C
                         clock pessimism              0.229     9.937    
                         clock uncertainty           -0.111     9.826    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)        0.029     9.855    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 2.915ns (46.396%)  route 3.368ns (53.604%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 9.630 - 7.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.622     2.916    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X50Y72         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     3.434 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/Q
                         net (fo=6, routed)           0.834     4.268    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[1]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.124     4.392 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[4]_i_14/O
                         net (fo=1, routed)           0.000     4.392    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[4]_i_14_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.924    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]_i_4_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]_i_2/CO[3]
                         net (fo=23, routed)          0.959     5.997    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_in[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I2_O)        0.124     6.121 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_4/O
                         net (fo=1, routed)           0.000     6.121    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_4_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.519 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.633    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.585     7.531    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.306     7.837 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_12/O
                         net (fo=1, routed)           0.288     8.125    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_12_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.249 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9/O
                         net (fo=1, routed)           0.548     8.797    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_realign_btt_reg_reg[15]
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.154     9.075    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sm_ld_dre_cmd_reg
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124     9.199 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.199    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_12
    SLICE_X53Y73         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.451     9.630    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X53Y73         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.263     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.032     9.814    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 zynq_system_i/filter_top_U/inst/filter_core_U/r_Pix_1_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.792ns (44.640%)  route 3.462ns (55.360%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 9.825 - 7.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.825     3.119    zynq_system_i/filter_top_U/inst/filter_core_U/aclk
    SLICE_X6Y19          FDRE                                         r  zynq_system_i/filter_top_U/inst/filter_core_U/r_Pix_1_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.478     3.597 r  zynq_system_i/filter_top_U/inst/filter_core_U/r_Pix_1_1_reg[5]/Q
                         net (fo=5, routed)           0.861     4.458    zynq_system_i/filter_top_U/inst/filter_core_U/r_Pix_1_1[5]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.324     4.782 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[7]_i_18/O
                         net (fo=2, routed)           0.679     5.462    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[7]_i_18_n_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.331     5.793 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[7]_i_22/O
                         net (fo=1, routed)           0.000     5.793    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[7]_i_22_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.048 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[7]_i_12/O[3]
                         net (fo=4, routed)           0.506     6.553    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[7]_i_12_n_4
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.307     6.860 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[7]_i_17/O
                         net (fo=2, routed)           0.416     7.276    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[7]_i_17_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.400 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[10]_i_4/O
                         net (fo=2, routed)           0.505     7.905    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[10]_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.029 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[10]_i_7/O
                         net (fo=1, routed)           0.000     8.029    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[10]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.576 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.496     9.071    zynq_system_i/filter_top_U/inst/filter_core_U/s_sum_Gy0[10]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.302     9.373 r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[10]_i_1/O
                         net (fo=1, routed)           0.000     9.373    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy[10]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.646     9.825    zynq_system_i/filter_top_U/inst/filter_core_U/aclk
    SLICE_X5Y21          FDRE                                         r  zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[10]/C
                         clock pessimism              0.269    10.094    
                         clock uncertainty           -0.111     9.983    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.029    10.012    zynq_system_i/filter_top_U/inst/filter_core_U/sum_Gy_reg[10]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 2.542ns (41.260%)  route 3.619ns (58.740%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.702     2.996    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X54Y67         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     3.474 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=9, routed)           0.867     4.341    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.296     4.637 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4/O
                         net (fo=5, routed)           0.334     4.971    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.124     5.095 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_3/O
                         net (fo=18, routed)          0.473     5.568    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.692 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_20/O
                         net (fo=2, routed)           0.566     6.259    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_20_n_0
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_17/O
                         net (fo=1, routed)           0.000     6.383    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_17_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.933    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_7_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.090 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_4/CO[1]
                         net (fo=5, routed)           0.686     7.776    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.358     8.134 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3/O
                         net (fo=16, routed)          0.692     8.826    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3_n_0
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.331     9.157 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[14]_i_1/O
                         net (fo=1, routed)           0.000     9.157    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[14]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.526     9.705    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y69         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)        0.079     9.902    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.542ns (41.676%)  route 3.557ns (58.324%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.702     2.996    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X54Y67         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     3.474 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=9, routed)           0.867     4.341    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.296     4.637 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4/O
                         net (fo=5, routed)           0.334     4.971    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.124     5.095 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_3/O
                         net (fo=18, routed)          0.473     5.568    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.692 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_20/O
                         net (fo=2, routed)           0.566     6.259    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_20_n_0
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_17/O
                         net (fo=1, routed)           0.000     6.383    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_17_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.933    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_7_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.090 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_4/CO[1]
                         net (fo=5, routed)           0.686     7.776    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.358     8.134 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3/O
                         net (fo=16, routed)          0.631     8.764    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3_n_0
    SLICE_X56Y70         LUT4 (Prop_lut4_I0_O)        0.331     9.095 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]_i_1/O
                         net (fo=1, routed)           0.000     9.095    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]_i_1_n_0
    SLICE_X56Y70         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.526     9.705    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y70         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)        0.031     9.854    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.320ns (39.217%)  route 3.596ns (60.783%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 9.655 - 7.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.816     3.110    zynq_system_i/processing_system7_0/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP1ACLK_SAXIHP1WREADY)
                                                      1.234     4.344 r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP1WREADY
                         net (fo=3, routed)           1.052     5.396    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y63         LUT3 (Prop_lut3_I2_O)        0.150     5.546 r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.452     5.998    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.357     6.355 f  zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=15, routed)          0.704     7.059    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_1
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.331     7.390 f  zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.666     8.056    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[1]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.180 r  zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_i_2/O
                         net (fo=1, routed)           0.722     8.902    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd_n_251
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.026 r  zynq_system_i/axi_mem_intercon_1/xbar/inst/m_valid_i_i_1__3/O
                         net (fo=1, routed)           0.000     9.026    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_5
    SLICE_X39Y61         FDRE                                         r  zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.476     9.655    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y61         FDRE                                         r  zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.229     9.884    
                         clock uncertainty           -0.111     9.773    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029     9.802    zynq_system_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.537ns (41.212%)  route 3.619ns (58.788%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.702     2.996    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X54Y67         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     3.474 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=9, routed)           0.867     4.341    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.296     4.637 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4/O
                         net (fo=5, routed)           0.334     4.971    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_4_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.124     5.095 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]_i_3/O
                         net (fo=18, routed)          0.473     5.568    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.692 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_20/O
                         net (fo=2, routed)           0.566     6.259    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_20_n_0
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_17/O
                         net (fo=1, routed)           0.000     6.383    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_17_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.933    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_7_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.090 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]_i_4/CO[1]
                         net (fo=5, routed)           0.686     7.776    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.358     8.134 f  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3/O
                         net (fo=16, routed)          0.692     8.826    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3_n_0
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.326     9.152 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_1/O
                         net (fo=1, routed)           0.000     9.152    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.526     9.705    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y69         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)        0.118     9.941    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.671ns (29.586%)  route 3.977ns (70.414%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.820     3.114    zynq_system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.289 r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           1.559     5.849    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.124     5.973 r  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.728     6.700    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.824 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=4, routed)           0.425     7.249    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4_n_0
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.373 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_3/O
                         net (fo=16, routed)          0.603     7.976    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X13Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.100 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr[7]_i_1/O
                         net (fo=8, routed)           0.663     8.762    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12
    SLICE_X11Y38         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.578     9.757    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X11Y38         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[2]/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205     9.557    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.671ns (29.586%)  route 3.977ns (70.414%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.820     3.114    zynq_system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.289 r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           1.559     5.849    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.124     5.973 r  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.728     6.700    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.824 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=4, routed)           0.425     7.249    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4_n_0
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.373 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_3/O
                         net (fo=16, routed)          0.603     7.976    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X13Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.100 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr[7]_i_1/O
                         net (fo=8, routed)           0.663     8.762    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12
    SLICE_X11Y38         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.578     9.757    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X11Y38         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[5]/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205     9.557    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.671ns (29.586%)  route 3.977ns (70.414%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.820     3.114    zynq_system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.289 r  zynq_system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           1.559     5.849    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.124     5.973 r  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.728     6.700    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.824 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=4, routed)           0.425     7.249    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4_n_0
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.373 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_3/O
                         net (fo=16, routed)          0.603     7.976    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X13Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.100 r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr[7]_i_1/O
                         net (fo=8, routed)           0.663     8.762    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12
    SLICE_X11Y38         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.578     9.757    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X11Y38         FDRE                                         r  zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[6]/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205     9.557    zynq_system_i/hdmitx_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.481%)  route 0.213ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.553     0.889    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y62         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]/Q
                         net (fo=1, routed)           0.213     1.266    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X50Y60         SRL16E                                       r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.818     1.184    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y60         SRL16E                                       r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.251    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.540     0.876    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y73         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.040 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/Q
                         net (fo=1, routed)           0.216     1.256    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[4][2]
    SLICE_X46Y72         SRL16E                                       r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.811     1.177    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y72         SRL16E                                       r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.035     1.142    
    SLICE_X46Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.236    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.327ns (78.455%)  route 0.090ns (21.545%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.563     0.898    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X47Y49         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[10]/Q
                         net (fo=2, routed)           0.089     1.129    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid[10]
    SLICE_X46Y49         LUT2 (Prop_lut2_I0_O)        0.049     1.178 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[11]_i_5/O
                         net (fo=1, routed)           0.000     1.178    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[11]_i_5_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.262 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.262    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[12]_i_3_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.315 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[13]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.315    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/stride_vid_reg[12]
    SLICE_X46Y50         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.825     1.191    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X46Y50         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[12]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.340ns (79.107%)  route 0.090ns (20.893%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.563     0.898    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X47Y49         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[10]/Q
                         net (fo=2, routed)           0.089     1.129    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid[10]
    SLICE_X46Y49         LUT2 (Prop_lut2_I0_O)        0.049     1.178 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[11]_i_5/O
                         net (fo=1, routed)           0.000     1.178    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[11]_i_5_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.262 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.262    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[12]_i_3_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.328 r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[13]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.328    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/stride_vid_reg[14]
    SLICE_X46Y50         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.825     1.191    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X46Y50         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[14]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.564     0.900    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y45         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]/Q
                         net (fo=1, routed)           0.107     1.147    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[4]
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.872     1.238    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.113    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.564     0.900    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y46         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]/Q
                         net (fo=1, routed)           0.108     1.148    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[27]
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.872     1.238    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.113    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.565     0.900    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y48         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]/Q
                         net (fo=1, routed)           0.108     1.150    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[47]
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.872     1.238    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.113    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.565     0.900    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y48         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]/Q
                         net (fo=1, routed)           0.108     1.150    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[49]
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.872     1.238    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.113    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.202%)  route 0.244ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.552     0.888    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y63         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]/Q
                         net (fo=1, routed)           0.244     1.296    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X50Y60         SRL16E                                       r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.818     1.184    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y60         SRL16E                                       r  zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.258    zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.585%)  route 0.234ns (62.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.558     0.893    zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X53Y46         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zynq_system_i/filter_vdma_U/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]/Q
                         net (fo=7, routed)           0.234     1.269    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/D[4]
    SLICE_X49Y44         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.829     1.195    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X49Y44         FDRE                                         r  zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.070     1.230    zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y4   zynq_system_i/filter_top_U/inst/filter_core_U/filter_linebuf_i_U/i_lineRam_U0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y6   zynq_system_i/filter_top_U/inst/filter_core_U/filter_linebuf_i_U/i_lineRam_U1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y7   zynq_system_i/filter_top_U/inst/filter_core_U/filter_linebuf_i_U/i_lineRam_U2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y5   zynq_system_i/filter_top_U/inst/filter_core_U/filter_linebuf_i_U/i_lineRam_U3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y8   zynq_system_i/filter_top_U/inst/filter_core_U/filter_linebuf_o_U/o_lineRam_U0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y8   zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y8   zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y9   zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y9   zynq_system_i/filter_vdma_U/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y4   zynq_system_i/filter_top_U/inst/filter_core_U/filter_linebuf_i_U/i_lineRam_U0/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X36Y71  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y39  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y39  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y39  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y39  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y39  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y39  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y58  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y58  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y58  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X42Y58  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y74  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y74  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         55.000      52.845     BUFGCTRL_X0Y1    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_fb_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hhclk
  To Clock:  hhclk

Setup :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.389ns (43.898%)  route 3.053ns (56.102%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 10.024 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.656     9.083    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.478    10.024    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.289    10.313    
                         clock uncertainty           -0.138    10.175    
    SLICE_X48Y28         FDRE (Setup_fdre_C_R)       -0.429     9.746    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.389ns (43.898%)  route 3.053ns (56.102%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 10.024 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.656     9.083    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.478    10.024    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[13]/C
                         clock pessimism              0.289    10.313    
                         clock uncertainty           -0.138    10.175    
    SLICE_X48Y28         FDRE (Setup_fdre_C_R)       -0.429     9.746    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.389ns (43.898%)  route 3.053ns (56.102%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 10.024 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.656     9.083    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.478    10.024    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[14]/C
                         clock pessimism              0.289    10.313    
                         clock uncertainty           -0.138    10.175    
    SLICE_X48Y28         FDRE (Setup_fdre_C_R)       -0.429     9.746    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.389ns (43.898%)  route 3.053ns (56.102%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 10.024 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.656     9.083    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.478    10.024    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[15]/C
                         clock pessimism              0.289    10.313    
                         clock uncertainty           -0.138    10.175    
    SLICE_X48Y28         FDRE (Setup_fdre_C_R)       -0.429     9.746    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.389ns (44.722%)  route 2.953ns (55.278%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 10.021 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.555     8.983    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.475    10.021    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[4]/C
                         clock pessimism              0.289    10.310    
                         clock uncertainty           -0.138    10.172    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429     9.743    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.389ns (44.722%)  route 2.953ns (55.278%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 10.021 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.555     8.983    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.475    10.021    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[5]/C
                         clock pessimism              0.289    10.310    
                         clock uncertainty           -0.138    10.172    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429     9.743    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.389ns (44.722%)  route 2.953ns (55.278%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 10.021 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.555     8.983    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.475    10.021    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[6]/C
                         clock pessimism              0.289    10.310    
                         clock uncertainty           -0.138    10.172    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429     9.743    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.389ns (44.722%)  route 2.953ns (55.278%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 10.021 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.555     8.983    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.475    10.021    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y26         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[7]/C
                         clock pessimism              0.289    10.310    
                         clock uncertainty           -0.138    10.172    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429     9.743    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.389ns (45.043%)  route 2.915ns (54.957%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 10.022 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.517     8.945    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.476    10.022    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y27         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[10]/C
                         clock pessimism              0.289    10.311    
                         clock uncertainty           -0.138    10.173    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429     9.744    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hhclk rise@6.730ns - hhclk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.389ns (45.043%)  route 2.915ns (54.957%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 10.022 - 6.730 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.889     1.889    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.990 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.651     3.641    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X47Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     4.097 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.629     4.726    zynq_system_i/hdmitx_U/inst/i_tx_core/Q[112]
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.246 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.246    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.363    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.678 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.658     6.337    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hl_width_s[11]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.307     6.644 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.644    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.110     8.304    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.517     8.945    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count[0]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      6.730     6.730 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     6.730 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     8.455    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.546 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         1.476    10.022    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X48Y27         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[11]/C
                         clock pessimism              0.289    10.311    
                         clock uncertainty           -0.138    10.173    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429     9.744    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_data_e_reg/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.809%)  route 0.259ns (61.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.553     1.108    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X36Y18         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_data_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164     1.272 r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_data_e_reg/Q
                         net (fo=2, routed)           0.259     1.530    zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/hdmi_data_e
    SLICE_X50Y18         SRL16E                                       r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.814     1.419    zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/hdmi_clk
    SLICE_X50Y18         SRL16E                                       r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
                         clock pessimism             -0.055     1.364    
    SLICE_X50Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.481    zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.440%)  route 0.236ns (62.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.553     1.108    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X47Y31         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.249 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg[15]/Q
                         net (fo=2, routed)           0.236     1.484    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg_n_0_[15]
    SLICE_X52Y32         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.815     1.420    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X52Y32         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[15]/C
                         clock pessimism             -0.055     1.365    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.070     1.435    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.191%)  route 0.311ns (68.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.557     1.112    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X49Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]/Q
                         net (fo=1, routed)           0.311     1.564    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg_n_0_[12]
    SLICE_X56Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.848     1.453    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X56Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]/C
                         clock pessimism             -0.055     1.398    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.070     1.468    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.216%)  route 0.311ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.557     1.112    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X49Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]/Q
                         net (fo=1, routed)           0.311     1.563    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg_n_0_[9]
    SLICE_X56Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.848     1.453    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X56Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]/C
                         clock pessimism             -0.055     1.398    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.066     1.464    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.761%)  route 0.317ns (69.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.555     1.109    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y13         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.250 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[12]/Q
                         net (fo=1, routed)           0.317     1.568    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422_n_9
    SLICE_X56Y13         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.845     1.450    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X56Y13         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[12]/C
                         clock pessimism             -0.055     1.395    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.070     1.465    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_24_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.037%)  route 0.279ns (59.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.550     1.105    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X44Y21         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[186]/Q
                         net (fo=27, routed)          0.279     1.524    zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/d_data_cntrl_reg[186][0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.569 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/hdmi_24_vsync_i_1/O
                         net (fo=1, routed)           0.000     1.569    zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb_n_1
    SLICE_X51Y22         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_24_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.810     1.415    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X51Y22         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_24_vsync_reg/C
                         clock pessimism             -0.055     1.360    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.092     1.452    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_24_vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.550     1.105    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X47Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg[2]/Q
                         net (fo=2, routed)           0.065     1.311    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_reg_n_0_[2]
    SLICE_X46Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.815     1.420    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X46Y28         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[2]/C
                         clock pessimism             -0.303     1.118    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.076     1.194    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.609%)  route 0.335ns (70.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.557     1.112    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X49Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/Q
                         net (fo=1, routed)           0.335     1.588    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg_n_0_[8]
    SLICE_X56Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.848     1.453    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X56Y11         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/C
                         clock pessimism             -0.055     1.398    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.070     1.468    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.651%)  route 0.335ns (70.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.556     1.110    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y12         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.252 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[15]/Q
                         net (fo=1, routed)           0.335     1.586    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg_n_0_[15]
    SLICE_X56Y14         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.845     1.450    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X56Y14         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]/C
                         clock pessimism             -0.055     1.395    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.070     1.465    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by hhclk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hhclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hhclk rise@0.000ns - hhclk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.402%)  route 0.339ns (70.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.529     0.529    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.555 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.556     1.110    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X47Y14         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.252 r  zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_data_reg[15]/Q
                         net (fo=1, routed)           0.339     1.590    zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422_n_6
    SLICE_X60Y14         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hhclk rise edge)      0.000     0.000 r  
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.576     0.576    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.605 r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/O
                         net (fo=993, routed)         0.846     1.451    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_clk
    SLICE_X60Y14         FDRE                                         r  zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[15]/C
                         clock pessimism             -0.055     1.396    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.066     1.462    zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_16_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hhclk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X0Y5      zynq_system_i/hdmitx_U/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y0    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X1Y3       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X1Y2       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X1Y4       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X2Y4       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X2Y6       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X2Y7       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X2Y2       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.730       4.576      DSP48_X2Y3       zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.730       206.630    MMCME2_ADV_X1Y0  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y18     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X54Y21     zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X54Y21     zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y18     zynq_system_i/hdmitx_U/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y18     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y22     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y23     zynq_system_i/hdmitx_U/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y18     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y18     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y22     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y22     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y22     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y22     zynq_system_i/hdmitx_U/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 0.642ns (8.083%)  route 7.301ns (91.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.615    10.876    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X106Y5         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.700    12.880    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X106Y5         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state_reg[1]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X106Y5         FDCE (Recov_fdce_C_CLR)     -0.405    12.435    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_wdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 0.642ns (8.135%)  route 7.250ns (91.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.565    10.825    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X110Y1         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_wdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.703    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X110Y1         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_wdata_reg[0]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X110Y1         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.642ns (8.142%)  route 7.243ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.558    10.818    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X112Y2         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.703    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X112Y2         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[3]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y2         FDCE (Recov_fdce_C_CLR)     -0.361    12.482    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.642ns (8.142%)  route 7.243ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.558    10.818    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X112Y2         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.703    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X112Y2         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[5]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y2         FDCE (Recov_fdce_C_CLR)     -0.361    12.482    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.190%)  route 7.197ns (91.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.512    10.772    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X110Y4         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.702    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X110Y4         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[4]/C
                         clock pessimism              0.115    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X110Y4         FDCE (Recov_fdce_C_CLR)     -0.405    12.437    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.190%)  route 7.197ns (91.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.512    10.772    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X110Y4         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.702    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X110Y4         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[6]/C
                         clock pessimism              0.115    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X110Y4         FDCE (Recov_fdce_C_CLR)     -0.405    12.437    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.642ns (8.142%)  route 7.243ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.558    10.818    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X112Y2         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.703    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X112Y2         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[0]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y2         FDCE (Recov_fdce_C_CLR)     -0.319    12.524    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.642ns (8.142%)  route 7.243ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.558    10.818    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X112Y2         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.703    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X112Y2         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[1]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y2         FDCE (Recov_fdce_C_CLR)     -0.319    12.524    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.642ns (8.142%)  route 7.243ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.685     7.136    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ARESETN
    SLICE_X68Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.260 f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/FSM_sequential_mmcm_state[2]_i_2/O
                         net (fo=118, routed)         3.558    10.818    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_out_2_reg[8]_0
    SLICE_X112Y2         FDCE                                         f  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.703    12.882    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/S_AXI_ACLK
    SLICE_X112Y2         FDCE                                         r  zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[2]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y2         FDCE (Recov_fdce_C_CLR)     -0.319    12.524    zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.642ns (8.471%)  route 6.937ns (91.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.639     2.933    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          4.643     8.094    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/s_axi_aresetn
    SLICE_X43Y29         LUT1 (Prop_lut1_I0_O)        0.124     8.218 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_xfer_cntrl/up_axi_awready_i_2/O
                         net (fo=108, routed)         2.294    10.512    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X49Y15         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        1.487    12.667    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/s_axi_aclk
    SLICE_X49Y15         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X49Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.222    zynq_system_i/hdmitx_U/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.208ns (11.794%)  route 1.556ns (88.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.732     2.648    zynq_system_i/hdmitx_U/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X46Y40         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.828     1.194    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X46Y40         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[4]/C
                         clock pessimism             -0.030     1.164    
    SLICE_X46Y40         FDCE (Remov_fdce_C_CLR)     -0.132     1.032    zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.208ns (13.293%)  route 1.357ns (86.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.534     2.449    zynq_system_i/hdmitx_U/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y73         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.809     1.175    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X40Y73         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[9]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X40Y73         FDCE (Remov_fdce_C_CLR)     -0.157     0.754    zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.208ns (12.785%)  route 1.419ns (87.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.596     2.511    zynq_system_i/hdmitx_U/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y74         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.808     1.174    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X40Y74         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[10]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.157     0.753    zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.208ns (12.785%)  route 1.419ns (87.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.596     2.511    zynq_system_i/hdmitx_U/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y74         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.808     1.174    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X40Y74         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[11]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.157     0.753    zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.208ns (12.785%)  route 1.419ns (87.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.596     2.511    zynq_system_i/hdmitx_U/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y74         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.808     1.174    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X40Y74         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[12]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.157     0.753    zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.208ns (12.785%)  route 1.419ns (87.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.596     2.511    zynq_system_i/hdmitx_U/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y74         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.808     1.174    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aclk
    SLICE_X40Y74         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[13]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.157     0.753    zynq_system_i/hdmitx_U/inst/i_up_axi/up_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.208ns (11.004%)  route 1.682ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.859     2.775    zynq_system_i/hdmitx_U/inst/i_up/up_d_count_reg[31]
    SLICE_X47Y38         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.827     1.193    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X47Y38         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[24]/C
                         clock pessimism             -0.030     1.163    
    SLICE_X47Y38         FDCE (Remov_fdce_C_CLR)     -0.157     1.006    zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.208ns (11.004%)  route 1.682ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.823     1.872    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aresetn
    SLICE_X56Y69         LUT1 (Prop_lut1_I0_O)        0.044     1.916 f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_sel_i_2/O
                         net (fo=108, routed)         0.859     2.775    zynq_system_i/hdmitx_U/inst/i_up/up_d_count_reg[31]
    SLICE_X47Y38         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.827     1.193    zynq_system_i/hdmitx_U/inst/i_up/s_axi_aclk
    SLICE_X47Y38         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[31]/C
                         clock pessimism             -0.030     1.163    
    SLICE_X47Y38         FDCE (Remov_fdce_C_CLR)     -0.157     1.006    zynq_system_i/hdmitx_U/inst/i_up/up_scratch_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.209ns (10.409%)  route 1.799ns (89.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.653     2.701    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aresetn
    SLICE_X54Y33         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata[31]_i_3/O
                         net (fo=57, routed)          0.146     2.892    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X57Y33         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.845     1.211    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aclk
    SLICE_X57Y33         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[12]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X57Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.209ns (10.409%)  route 1.799ns (89.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.549     0.885    zynq_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  zynq_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.653     2.701    zynq_system_i/hdmitx_U/inst/i_up_axi/s_axi_aresetn
    SLICE_X54Y33         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  zynq_system_i/hdmitx_U/inst/i_up_axi/up_axi_rdata[31]_i_3/O
                         net (fo=57, routed)          0.146     2.892    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X57Y33         FDCE                                         f  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2602, routed)        0.845     1.211    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/s_axi_aclk
    SLICE_X57Y33         FDCE                                         r  zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[13]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X57Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    zynq_system_i/hdmitx_U/inst/i_up/i_hdmi_clock_mon/up_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  1.804    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.642ns (14.268%)  route 3.858ns (85.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.833 - 7.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.832     3.126    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.644 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          1.636     5.280    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/aresetn
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/state[0]_i_1/O
                         net (fo=142, routed)         2.222     7.626    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/SS[0]
    SLICE_X6Y37          FDPE                                         f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.654     9.833    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/S_AXIS_MM2S_ACLK
    SLICE_X6Y37          FDPE                                         r  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[0]/C
                         clock pessimism              0.269    10.102    
                         clock uncertainty           -0.111     9.991    
    SLICE_X6Y37          FDPE (Recov_fdpe_C_PRE)     -0.361     9.630    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[0]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.642ns (14.268%)  route 3.858ns (85.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.833 - 7.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.832     3.126    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.644 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          1.636     5.280    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/aresetn
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/state[0]_i_1/O
                         net (fo=142, routed)         2.222     7.626    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/SS[0]
    SLICE_X6Y37          FDPE                                         f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.654     9.833    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/S_AXIS_MM2S_ACLK
    SLICE_X6Y37          FDPE                                         r  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[1]/C
                         clock pessimism              0.269    10.102    
                         clock uncertainty           -0.111     9.991    
    SLICE_X6Y37          FDPE (Recov_fdpe_C_PRE)     -0.361     9.630    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[1]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.642ns (14.268%)  route 3.858ns (85.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.833 - 7.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.832     3.126    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.644 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          1.636     5.280    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/aresetn
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/state[0]_i_1/O
                         net (fo=142, routed)         2.222     7.626    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/SS[0]
    SLICE_X6Y37          FDPE                                         f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.654     9.833    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/S_AXIS_MM2S_ACLK
    SLICE_X6Y37          FDPE                                         r  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[2]/C
                         clock pessimism              0.269    10.102    
                         clock uncertainty           -0.111     9.991    
    SLICE_X6Y37          FDPE (Recov_fdpe_C_PRE)     -0.361     9.630    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.642ns (14.268%)  route 3.858ns (85.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.833 - 7.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.832     3.126    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.644 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=30, routed)          1.636     5.280    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/aresetn
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/state[0]_i_1/O
                         net (fo=142, routed)         2.222     7.626    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/SS[0]
    SLICE_X6Y37          FDPE                                         f  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.654     9.833    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/S_AXIS_MM2S_ACLK
    SLICE_X6Y37          FDPE                                         r  zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[3]/C
                         clock pessimism              0.269    10.102    
                         clock uncertainty           -0.111     9.991    
    SLICE_X6Y37          FDPE (Recov_fdpe_C_PRE)     -0.361     9.630    zynq_system_i/filter_top_U/inst/INPUT_STREAM_if_U/isif_fifo/index_reg[3]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.580ns (13.692%)  route 3.656ns (86.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.689 - 7.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.752     3.046    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.502 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          2.206     5.708    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=320, routed)         1.450     7.282    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y76         FDPE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.510     9.689    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y76         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.804    
                         clock uncertainty           -0.111     9.693    
    SLICE_X28Y76         FDPE (Recov_fdpe_C_PRE)     -0.359     9.334    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.580ns (13.692%)  route 3.656ns (86.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.689 - 7.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.752     3.046    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.502 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          2.206     5.708    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=320, routed)         1.450     7.282    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y76         FDPE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.510     9.689    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y76         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     9.804    
                         clock uncertainty           -0.111     9.693    
    SLICE_X28Y76         FDPE (Recov_fdpe_C_PRE)     -0.359     9.334    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.580ns (13.899%)  route 3.593ns (86.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 9.643 - 7.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.752     3.046    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.502 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          2.206     5.708    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=320, routed)         1.387     7.219    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X40Y76         FDPE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.464     9.643    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y76         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     9.758    
                         clock uncertainty           -0.111     9.647    
    SLICE_X40Y76         FDPE (Recov_fdpe_C_PRE)     -0.359     9.288    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.580ns (13.899%)  route 3.593ns (86.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 9.643 - 7.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.752     3.046    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.502 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          2.206     5.708    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=320, routed)         1.387     7.219    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X40Y76         FDPE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.464     9.643    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y76         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     9.758    
                         clock uncertainty           -0.111     9.647    
    SLICE_X40Y76         FDPE (Recov_fdpe_C_PRE)     -0.359     9.288    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.580ns (13.950%)  route 3.578ns (86.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.752     3.046    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.502 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          2.206     5.708    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=320, routed)         1.372     7.204    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y74         FDPE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.462     9.641    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y74         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.756    
                         clock uncertainty           -0.111     9.645    
    SLICE_X33Y74         FDPE (Recov_fdpe_C_PRE)     -0.359     9.286    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.580ns (13.950%)  route 3.578ns (86.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.752     3.046    zynq_system_i/rst_processing_system7_0_142M/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.502 r  zynq_system_i/rst_processing_system7_0_142M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          2.206     5.708    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=320, routed)         1.372     7.204    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y74         FDPE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        1.462     9.641    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y74         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     9.756    
                         clock uncertainty           -0.111     9.645    
    SLICE_X33Y74         FDPE (Recov_fdpe_C_PRE)     -0.359     9.286    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  2.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.146    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y60         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y60         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.169     1.199    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y61         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y61         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.554     0.890    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.169     1.199    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y61         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.822     1.188    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y61         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.401%)  route 0.143ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.561     0.897    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y76         FDPE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.143     1.204    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X26Y75         FDCE                                         f  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6603, routed)        0.827     1.193    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X26Y75         FDCE                                         r  zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.909    
    SLICE_X26Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    zynq_system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.362    





