[INF:CM0023] Creating log file ../../build/regression/DecValue/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<95> s<94> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<92> c<2> s<29> l<1:1> el<1:26>
n<> u<14> t<Data_type_or_implicit> p<24> s<23> l<2:14> el<2:14>
n<A> u<15> t<StringConst> p<22> s<21> l<2:14> el<2:15>
n<x> u<16> t<X> p<17> l<2:18> el<2:20>
n<> u<17> t<Primary_literal> p<18> c<16> l<2:18> el<2:20>
n<> u<18> t<Constant_primary> p<19> c<17> l<2:18> el<2:20>
n<> u<19> t<Constant_expression> p<20> c<18> l<2:18> el<2:20>
n<> u<20> t<Constant_mintypmax_expression> p<21> c<19> l<2:18> el<2:20>
n<> u<21> t<Constant_param_expression> p<22> c<20> l<2:18> el<2:20>
n<> u<22> t<Param_assignment> p<23> c<15> l<2:14> el<2:20>
n<> u<23> t<List_of_param_assignments> p<24> c<22> l<2:14> el<2:20>
n<> u<24> t<Parameter_declaration> p<25> c<14> l<2:4> el<2:20>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:4> el<2:21>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<2:4> el<2:21>
n<> u<27> t<Module_common_item> p<28> c<26> l<2:4> el<2:21>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<2:4> el<2:21>
n<> u<29> t<Non_port_module_item> p<92> c<28> s<45> l<2:4> el<2:21>
n<> u<30> t<Data_type_or_implicit> p<40> s<39> l<3:14> el<3:14>
n<B> u<31> t<StringConst> p<38> s<37> l<3:14> el<3:15>
n<x> u<32> t<X> p<33> l<3:18> el<3:20>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:18> el<3:20>
n<> u<34> t<Constant_primary> p<35> c<33> l<3:18> el<3:20>
n<> u<35> t<Constant_expression> p<36> c<34> l<3:18> el<3:20>
n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<3:18> el<3:20>
n<> u<37> t<Constant_param_expression> p<38> c<36> l<3:18> el<3:20>
n<> u<38> t<Param_assignment> p<39> c<31> l<3:14> el<3:20>
n<> u<39> t<List_of_param_assignments> p<40> c<38> l<3:14> el<3:20>
n<> u<40> t<Parameter_declaration> p<41> c<30> l<3:4> el<3:20>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:4> el<3:21>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:4> el<3:21>
n<> u<43> t<Module_common_item> p<44> c<42> l<3:4> el<3:21>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:4> el<3:21>
n<> u<45> t<Non_port_module_item> p<92> c<44> s<69> l<3:4> el<3:21>
n<> u<46> t<IntegerAtomType_Int> p<47> l<4:15> el<4:18>
n<> u<47> t<Data_type> p<48> c<46> l<4:15> el<4:18>
n<> u<48> t<Data_type_or_implicit> p<64> c<47> s<63> l<4:15> el<4:18>
n<C> u<49> t<StringConst> p<62> s<61> l<4:19> el<4:20>
n<A> u<50> t<StringConst> p<51> l<4:23> el<4:24>
n<> u<51> t<Primary_literal> p<52> c<50> l<4:23> el<4:24>
n<> u<52> t<Constant_primary> p<53> c<51> l<4:23> el<4:24>
n<> u<53> t<Constant_expression> p<59> c<52> s<58> l<4:23> el<4:24>
n<B> u<54> t<StringConst> p<55> l<4:27> el<4:28>
n<> u<55> t<Primary_literal> p<56> c<54> l<4:27> el<4:28>
n<> u<56> t<Constant_primary> p<57> c<55> l<4:27> el<4:28>
n<> u<57> t<Constant_expression> p<59> c<56> l<4:27> el<4:28>
n<> u<58> t<BinOp_Div> p<59> s<57> l<4:25> el<4:26>
n<> u<59> t<Constant_expression> p<60> c<53> l<4:23> el<4:28>
n<> u<60> t<Constant_mintypmax_expression> p<61> c<59> l<4:23> el<4:28>
n<> u<61> t<Constant_param_expression> p<62> c<60> l<4:23> el<4:28>
n<> u<62> t<Param_assignment> p<63> c<49> l<4:19> el<4:28>
n<> u<63> t<List_of_param_assignments> p<64> c<62> l<4:19> el<4:28>
n<> u<64> t<Local_parameter_declaration> p<65> c<48> l<4:4> el<4:28>
n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<4:4> el<4:29>
n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<4:4> el<4:29>
n<> u<67> t<Module_common_item> p<68> c<66> l<4:4> el<4:29>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<4:4> el<4:29>
n<> u<69> t<Non_port_module_item> p<92> c<68> s<91> l<4:4> el<4:29>
n<o> u<70> t<StringConst> p<71> l<6:11> el<6:12>
n<> u<71> t<Ps_or_hierarchical_identifier> p<74> c<70> s<73> l<6:11> el<6:12>
n<> u<72> t<Constant_bit_select> p<73> l<6:13> el<6:13>
n<> u<73> t<Constant_select> p<74> c<72> l<6:13> el<6:13>
n<> u<74> t<Net_lvalue> p<86> c<71> s<85> l<6:11> el<6:12>
n<> u<75> t<IntegerAtomType_Int> p<76> l<6:15> el<6:18>
n<> u<76> t<Integer_type> p<77> c<75> l<6:15> el<6:18>
n<> u<77> t<Simple_type> p<78> c<76> l<6:15> el<6:18>
n<> u<78> t<Casting_type> p<83> c<77> s<82> l<6:15> el<6:18>
n<C> u<79> t<StringConst> p<80> l<6:20> el<6:21>
n<> u<80> t<Primary_literal> p<81> c<79> l<6:20> el<6:21>
n<> u<81> t<Primary> p<82> c<80> l<6:20> el<6:21>
n<> u<82> t<Expression> p<83> c<81> l<6:20> el<6:21>
n<> u<83> t<Cast> p<84> c<78> l<6:15> el<6:22>
n<> u<84> t<Primary> p<85> c<83> l<6:15> el<6:22>
n<> u<85> t<Expression> p<86> c<84> l<6:15> el<6:22>
n<> u<86> t<Net_assignment> p<87> c<74> l<6:11> el<6:22>
n<> u<87> t<List_of_net_assignments> p<88> c<86> l<6:11> el<6:22>
n<> u<88> t<Continuous_assign> p<89> c<87> l<6:4> el<6:23>
n<> u<89> t<Module_common_item> p<90> c<88> l<6:4> el<6:23>
n<> u<90> t<Module_or_generate_item> p<91> c<89> l<6:4> el<6:23>
n<> u<91> t<Non_port_module_item> p<92> c<90> l<6:4> el<6:23>
n<> u<92> t<Module_declaration> p<93> c<13> l<1:1> el<7:10>
n<> u<93> t<Description> p<94> c<92> l<1:1> el<7:10>
n<> u<94> t<Source_text> p<95> c<93> l<1:1> el<7:10>
n<> u<95> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DecValue/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DecValue/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DecValue/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:36
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.A), id:0, line:2:14, endln:2:15, parent:work@top, parID:37
    |BIN:X
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_parameter: (work@top.B), id:4, line:3:14, endln:3:15, parent:work@top, parID:37
    |BIN:X
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParameter:
  \_parameter: (work@top.C), id:9, line:4:19, endln:4:20, parent:work@top, parID:37
    |vpiTypespec:
    \_int_typespec: , id:8, line:4:15, endln:4:18, parent:work@top.C, parID:9
      |vpiParent:
      \_parameter: (work@top.C), id:9, line:4:19, endln:4:20, parent:work@top, parID:37
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:C
    |vpiFullName:work@top.C
  |vpiParamAssign:
  \_param_assign: , id:1, line:2:14, endln:2:20, parent:work@top, parID:37
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiRhs:
    \_constant: , id:2, line:2:18, endln:2:20
      |vpiDecompile:'X
      |vpiSize:-1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.A), id:0, line:2:14, endln:2:15, parent:work@top, parID:37
  |vpiParamAssign:
  \_param_assign: , id:5, line:3:14, endln:3:20, parent:work@top, parID:37
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiRhs:
    \_constant: , id:6, line:3:18, endln:3:20
      |vpiDecompile:'X
      |vpiSize:-1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.B), id:4, line:3:14, endln:3:15, parent:work@top, parID:37
  |vpiParamAssign:
  \_param_assign: , id:10, line:4:19, endln:4:28, parent:work@top, parID:37
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiRhs:
    \_operation: , id:12, line:4:23, endln:4:28
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (A), id:11, line:4:23, endln:4:24, parID:12
        |vpiParent:
        \_operation: , id:12, line:4:23, endln:4:28
        |vpiName:A
      |vpiOperand:
      \_ref_obj: (B), id:13, line:4:27, endln:4:28, parID:12
        |vpiParent:
        \_operation: , id:12, line:4:23, endln:4:28
        |vpiName:B
    |vpiLhs:
    \_parameter: (work@top.C), id:9, line:4:19, endln:4:20, parent:work@top, parID:37
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), id:39, line:1:23, endln:1:24, parent:work@top, parID:37
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
  |vpiParent:
  \_design: (work@top), id:36
  |vpiPort:
  \_port: (o), id:38, line:1:23, endln:1:24, parent:work@top, parID:37
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:40
      |vpiActual:
      \_logic_net: (work@top.o), id:39, line:1:23, endln:1:24, parent:work@top, parID:37
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
  |vpiContAssign:
  \_cont_assign: , id:18, line:6:11, endln:6:22, parent:work@top, parID:37
    |vpiParent:
    \_module: work@top (work@top), id:37 dut.sv:1:1: , endln:7:10, parent:work@top, parID:36
    |vpiRhs:
    \_operation: , id:16, line:6:15, endln:6:22, parID:18
      |vpiTypespec:
      \_int_typespec: , id:17, line:6:15, endln:6:18
        |vpiSigned:1
      |vpiParent:
      \_cont_assign: , id:18, line:6:11, endln:6:22, parent:work@top, parID:37
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@top.C), id:15, line:6:20, endln:6:21, parID:16
        |vpiParent:
        \_operation: , id:16, line:6:15, endln:6:22, parID:18
        |vpiName:C
        |vpiFullName:work@top.C
    |vpiLhs:
    \_ref_obj: (work@top.o), id:14, line:6:11, endln:6:12, parID:18
      |vpiParent:
      \_cont_assign: , id:18, line:6:11, endln:6:22, parent:work@top, parID:37
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), id:34, line:1:23, endln:1:24, parent:work@top, parID:41
        |vpiTypespec:
        \_int_typespec: , id:33, line:1:19, endln:1:22
          |vpiSigned:1
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiSigned:1
        |vpiVisibility:1
        |vpiParent:
        \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
|uhdmtopModules:
\_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), id:34, line:1:23, endln:1:24, parent:work@top, parID:41
  |vpiParameter:
  \_parameter: (work@top.A), id:42, line:2:14, endln:2:15, parent:work@top, parID:41
    |BIN:X
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_parameter: (work@top.B), id:43, line:3:14, endln:3:15, parent:work@top, parID:41
    |BIN:X
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParameter:
  \_parameter: (work@top.C), id:44, line:4:19, endln:4:20, parent:work@top, parID:41
    |vpiTypespec:
    \_int_typespec: , id:45, line:4:15, endln:4:18, parent:work@top.C, parID:44
      |vpiParent:
      \_parameter: (work@top.C), id:44, line:4:19, endln:4:20, parent:work@top, parID:41
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:C
    |vpiFullName:work@top.C
  |vpiParamAssign:
  \_param_assign: , id:26, line:2:14, endln:2:20, parent:work@top, parID:41
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiRhs:
    \_constant: , id:27, line:2:18, endln:2:20
      |vpiDecompile:7200
      |UINT:7200
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.A), id:42, line:2:14, endln:2:15, parent:work@top, parID:41
  |vpiParamAssign:
  \_param_assign: , id:28, line:3:14, endln:3:20, parent:work@top, parID:41
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiRhs:
    \_constant: , id:29, line:3:18, endln:3:20
      |vpiDecompile:1800
      |UINT:1800
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.B), id:43, line:3:14, endln:3:15, parent:work@top, parID:41
  |vpiParamAssign:
  \_param_assign: , id:30, line:4:19, endln:4:28, parent:work@top, parID:41
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiRhs:
    \_constant: , id:31, line:4:23, endln:4:28
      |vpiDecompile:4
      |vpiSize:32
      |INT:4
      |vpiTypespec:
      \_int_typespec: , id:8, line:4:15, endln:4:18, parent:work@top.C, parID:9
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.C), id:44, line:4:19, endln:4:20, parent:work@top, parID:41
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), id:46, line:1:23, endln:1:24, parent:work@top, parID:41
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), id:47, line:1:23, endln:1:24, parent:o, parID:46
      |vpiParent:
      \_port: (o), id:46, line:1:23, endln:1:24, parent:work@top, parID:41
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), id:34, line:1:23, endln:1:24, parent:work@top, parID:41
    |vpiTypedef:
    \_int_typespec: , id:25, line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
  |vpiContAssign:
  \_cont_assign: , id:48, line:6:11, endln:6:22, parent:work@top, parID:41
    |vpiParent:
    \_module: work@top (work@top), id:41 dut.sv:1:1: , endln:7:10
    |vpiRhs:
    \_operation: , id:50, line:6:15, endln:6:22, parID:48
      |vpiTypespec:
      \_int_typespec: , id:17, line:6:15, endln:6:18
      |vpiParent:
      \_cont_assign: , id:48, line:6:11, endln:6:22, parent:work@top, parID:41
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@top.C), id:51, line:6:20, endln:6:21, parID:50
        |vpiParent:
        \_operation: , id:50, line:6:15, endln:6:22, parID:48
        |vpiName:C
        |vpiFullName:work@top.C
        |vpiActual:
        \_constant: , id:31, line:4:23, endln:4:28
    |vpiLhs:
    \_ref_obj: (work@top.o), id:49, line:6:11, endln:6:12, parID:48
      |vpiParent:
      \_cont_assign: , id:48, line:6:11, endln:6:22, parent:work@top, parID:41
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), id:34, line:1:23, endln:1:24, parent:work@top, parID:41
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DecValue/dut.sv | ${SURELOG_DIR}/build/regression/DecValue/roundtrip/dut_000.sv | 5 | 7 | 

