
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
11       C:\Users\markul4\Desktop\lab4 PLIS\impl1\source\cntr19 FPGA.vhd (2022-05-19 10:37:10)
0        C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd (2018-11-14 23:32:16)
1        C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 09:23:10)
2        C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 09:23:10)
3        C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 16:26:20)
4        C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 09:23:10)
5        C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 09:23:10)
6        C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 09:23:10)
7        C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 09:23:10)
8        C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 09:23:10)
9        C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 09:23:10)

*******************************************************************
Unchanged modules: 2
MID:  lib.cell.view
0        work.cnt19.rtl
1        work.cnt19.vhdl
