
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.375 ; gain = 2.020 ; free physical = 20761 ; free virtual = 330611
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2" "*.svh"]] 
# }
# synth_design -top atahost_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top atahost_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15069
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 1146 ; free virtual = 310064
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'atahost_top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'atahost_wb_slave' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_wb_slave.v:52]
	Parameter DeviceId bound to: 4'b0010 
	Parameter RevisionNo bound to: 4'b0000 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter DMA_mode0_Tm bound to: 0 - type: integer 
	Parameter DMA_mode0_Td bound to: 0 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'atahost_wb_slave' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_wb_slave.v:52]
INFO: [Synth 8-6157] synthesizing module 'atahost_controller' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_controller.v:58]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'atahost_pio_actrl' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_pio_actrl.v:51]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'atahost_pio_tctrl' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_pio_tctrl.v:91]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_MODE0_T1 bound to: 6 - type: integer 
	Parameter PIO_MODE0_T2 bound to: 28 - type: integer 
	Parameter PIO_MODE0_T4 bound to: 2 - type: integer 
	Parameter PIO_MODE0_Teoc bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ro_cnt' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ud_cnt' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ud_cnt' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ro_cnt' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
INFO: [Synth 8-6157] synthesizing module 'ro_cnt__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ud_cnt__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ud_cnt__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ro_cnt__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
INFO: [Synth 8-6157] synthesizing module 'ro_cnt__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ud_cnt__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ud_cnt__parameterized1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ro_cnt__parameterized1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
INFO: [Synth 8-6157] synthesizing module 'ro_cnt__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ud_cnt__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ud_cnt__parameterized2' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ud_cnt.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ro_cnt__parameterized2' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/ro_cnt.v:62]
INFO: [Synth 8-6155] done synthesizing module 'atahost_pio_tctrl' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_pio_tctrl.v:91]
INFO: [Synth 8-6155] done synthesizing module 'atahost_pio_actrl' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_pio_actrl.v:51]
INFO: [Synth 8-6155] done synthesizing module 'atahost_controller' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_controller.v:58]
INFO: [Synth 8-6155] done synthesizing module 'atahost_top' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/atahost_top.v:69]
WARNING: [Synth 8-7129] Port DMAack in module atahost_wb_slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 1828 ; free virtual = 300203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 2451 ; free virtual = 298310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 2867 ; free virtual = 298725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 5522 ; free virtual = 301398
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 13613 ; free virtual = 309675
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 13400 ; free virtual = 309480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 13082 ; free virtual = 309181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12284 ; free virtual = 308534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12271 ; free virtual = 308520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12291 ; free virtual = 308541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12289 ; free virtual = 308539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12318 ; free virtual = 308568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12348 ; free virtual = 308598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    63|
|4     |LUT3 |    15|
|5     |LUT4 |    47|
|6     |LUT5 |    61|
|7     |LUT6 |    82|
|8     |FDCE |   202|
|9     |FDPE |    45|
|10    |FDRE |    56|
|11    |IBUF |    65|
|12    |OBUF |    60|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-----------------------+------+
|      |Instance                    |Module                 |Cells |
+------+----------------------------+-----------------------+------+
|1     |top                         |                       |   698|
|2     |  u0                        |atahost_wb_slave       |   359|
|3     |  u1                        |atahost_controller     |   204|
|4     |    PIO_access_control      |atahost_pio_actrl      |   160|
|5     |      PIO_timing_controller |atahost_pio_tctrl      |   109|
|6     |        dhold_cnt           |ro_cnt__parameterized1 |    25|
|7     |          cnt               |ud_cnt__parameterized1 |    24|
|8     |        eoc_cnt             |ro_cnt__parameterized2 |    23|
|9     |          cnt               |ud_cnt__parameterized2 |    22|
|10    |        t1_cnt              |ro_cnt                 |    24|
|11    |          cnt               |ud_cnt                 |    23|
|12    |        t2_cnt              |ro_cnt__parameterized0 |    26|
|13    |          cnt               |ud_cnt__parameterized0 |    25|
+------+----------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12368 ; free virtual = 308618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12389 ; free virtual = 308639
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 12395 ; free virtual = 308645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 12569 ; free virtual = 308823
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 12755 ; free virtual = 309031
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33dd7407
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2882.484 ; gain = 29.109 ; free physical = 13190 ; free virtual = 309470
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/util_temp_atahost_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/timing_temp_atahost_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2965.152 ; gain = 82.668 ; free physical = 12223 ; free virtual = 308610
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/power_temp_atahost_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/ata_ocidec-2/power_temp_atahost_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:00:47 2022...
real 71.69
user 67.35
sys 9.67
