Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 16:39:56 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[4]:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.081
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.323
  Required (ns):           4.205
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[20].data_shifter[20]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.087
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 4
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_tmr3:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_q1_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.061
  Required (ns):           1.942
  Operating Conditions: fast_hv_lt

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[45]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.056
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[54]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.073
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[62]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[62]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.074
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[85]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.045
  Required (ns):           3.926
  Operating Conditions: fast_hv_lt

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.060
  Required (ns):           1.941
  Operating Conditions: fast_hv_lt

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.299
  Required (ns):           4.180
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[41]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[12]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.097
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/write_burst_first_reg_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_197/lat_n0.nonresettable.data_shifter[0]_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.083
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[10]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.104
  Required (ns):           3.985
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[30].data_shifter[30]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[29].data_shifter[29]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[16].data_shifter[16]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[15].data_shifter[15]_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_tmr3[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_tmr2[4]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.091
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.291
  Required (ns):           4.172
  Operating Conditions: fast_hv_lt

Path 18
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdDone_d2_tmr2:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdDone_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.079
  Required (ns):           1.960
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[16]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.045
  Required (ns):           3.926
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_122/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_122/MSC_i_124/MSC_i_128/s0:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.048
  Required (ns):           3.929
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/din_gray_r_tmr3[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_17/s0_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.078
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/din_gray_r_tmr3[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_31/s0_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.073
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_101/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_101/s1_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.085
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.101
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[93]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.091
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[26]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.063
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[41]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[31]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.063
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[10]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.074
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int_tmr3[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION_tmr2[10]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.070
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg[30]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.065
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[19]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[56]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[93]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.064
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[103]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[103]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.081
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[37].data_shifter[37]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[36].data_shifter[36]_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.102
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[36].data_shifter[36]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[35].data_shifter[35]_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.102
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_149/lat_n0.resettable.data_shifter_1__tmr3[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_149/lat_n0.resettable.data_shifter_2__tmr2[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_address_r1_tmr2[6]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.112
  Required (ns):           3.992
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr3[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr3[110]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.090
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[20]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.061
  Required (ns):           1.941
  Operating Conditions: fast_hv_lt

Path 44
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag_tmr3[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[20]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.088
  Required (ns):           1.968
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[120]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.076
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[118]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 47
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1_tmr2[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.065
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 48
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1_tmr3[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2_tmr2[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 49
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1_tmr3[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.074
  Required (ns):           1.954
  Operating Conditions: fast_hv_lt

Path 50
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_f1_tmr2:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_tmr2:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.092
  Required (ns):           1.972
  Operating Conditions: fast_hv_lt

Path 51
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_tmr2[3]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg_tmr2[3]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.052
  Required (ns):           1.932
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i_tmr3[18]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr2[18]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[28]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[12]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.098
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[125]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[125]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.058
  Required (ns):           3.938
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[35]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[35]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[127]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.050
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_0_[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr3[114]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.114
  Required (ns):           3.994
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr3[111]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.118
  Required (ns):           3.998
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[112]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[64]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[50]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.055
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[41]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.055
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[70]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[70]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.047
  Required (ns):           3.927
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[47]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.060
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[38]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.057
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[10]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[8]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.069
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[3]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.059
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.071
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[5]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[4]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.055
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[32]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[32]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[87]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.092
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[67]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[67]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[21]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[16]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[46]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[46]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[25]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.062
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[9]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[59]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.080
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[29]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[24]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[60]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/gen_dc_level.wr_aready_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_almost_full_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_85/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_85/s1_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.073
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[52]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[100]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.063
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[128]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[65]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/back_mux_sel_tmr2[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/and_mux_sel_queue.and_mux_sel_queue_ram2_[15]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.114
  Required (ns):           3.994
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[17]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.116
  Required (ns):           3.996
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[8].data_shifter[8]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[7].data_shifter[7]_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[5].data_shifter[5]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[4].data_shifter[4]_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 95
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1_tmr2[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2_tmr3[2]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            2.063
  Required (ns):           1.942
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[106]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i_tmr2[10]:D
  Delay (ns):              0.192
  Slack (ns):              0.121
  Arrival (ns):            4.079
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[37]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i_tmr3[5]:D
  Delay (ns):              0.188
  Slack (ns):              0.121
  Arrival (ns):            4.075
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i_tmr2[9]:D
  Delay (ns):              0.189
  Slack (ns):              0.121
  Arrival (ns):            4.073
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i_tmr2[27]:D
  Delay (ns):              0.192
  Slack (ns):              0.121
  Arrival (ns):            4.062
  Required (ns):           3.941
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr2[19]:D
  Delay (ns):              0.192
  Slack (ns):              0.121
  Arrival (ns):            4.069
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

