

Implementation tool: Xilinx Vivado v.2021.1
Project:             sigmoid_new
Solution:            PLAN8_8_200m
Device target:       xc7k325t-ffg676-2
Report date:         Tue Dec 07 15:55:37 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:           41
LUT:             99
FF:             114
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              9
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      2.236
CP achieved post-implementation: 2.127
Timing met
