<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.694</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7524049</Best-caseLatency>
            <Average-caseLatency>7524049</Average-caseLatency>
            <Worst-caseLatency>7524049</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.055 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.055 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>25.055 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>7524019</DataflowPipelineThroughput>
            <Interval-min>7524019</Interval-min>
            <Interval-max>7524019</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/k2mm.cpp:129</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>214</BRAM_18K>
            <DSP>26</DSP>
            <FF>3540</FF>
            <LUT>2795</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v48_address0</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_ce0</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_d0</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_q0</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_we0</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_address1</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_ce1</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_d1</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_q1</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v48_we1</name>
            <Object>v48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_address0</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_ce0</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_d0</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_q0</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_we0</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_address1</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_ce1</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_d1</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_q1</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v49_we1</name>
            <Object>v49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_address0</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_ce0</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_d0</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_q0</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_we0</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_address1</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_ce1</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_d1</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_q1</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v50_we1</name>
            <Object>v50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_address0</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_ce0</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_d0</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_q0</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_we0</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_address1</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_ce1</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_d1</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_q1</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v51_we1</name>
            <Object>v51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_address0</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_ce0</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_d0</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_q0</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_we0</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_address1</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_ce1</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_d1</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_q1</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v52_we1</name>
            <Object>v52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>68</ID>
                    <BindInstances>v38_U add_ln98_1_fu_201_p2 add_ln98_fu_344_p2 add_ln99_fu_272_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U3 mac_muladd_8ns_8ns_8ns_16_4_1_U3 mac_muladd_8ns_8ns_8ns_16_4_1_U4 mac_muladd_8ns_8ns_8ns_16_4_1_U4 mac_muladd_8ns_8ns_8ns_16_4_1_U5 mac_muladd_8ns_8ns_8ns_16_4_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 add_ln100_fu_325_p2 add_ln99_1_fu_213_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>77</ID>
                    <BindInstances>v22_U v23_U add_ln63_1_fu_213_p2 add_ln63_fu_317_p2 add_ln64_fu_337_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U16 mac_muladd_8ns_8ns_8ns_16_4_1_U16 mac_muladd_8ns_8ns_8ns_16_4_1_U17 mac_muladd_8ns_8ns_8ns_16_4_1_U17 mac_muladd_8ns_8ns_8ns_16_4_1_U15 mac_muladd_8ns_8ns_8ns_16_4_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U13 add_ln65_fu_276_p2 add_ln64_1_fu_282_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>85</ID>
                    <BindInstances>add_ln39_1_fu_130_p2 add_ln39_fu_176_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U25 mac_muladd_8ns_8ns_8ns_16_4_1_U25 fmul_32ns_32ns_32_4_max_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U22 add_ln40_fu_157_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>93</ID>
                    <BindInstances>add_ln21_1_fu_101_p2 add_ln21_fu_147_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U29 mac_muladd_8ns_8ns_8ns_16_4_1_U29 add_ln22_fu_128_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v55_U v54_U v53_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop7_loop8_loop9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7182018</Best-caseLatency>
                    <Average-caseLatency>7182018</Average-caseLatency>
                    <Worst-caseLatency>7182018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.916 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.916 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.916 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7182018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop7_loop8_loop9>
                        <Name>loop7_loop8_loop9</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7182000</TripCount>
                        <Latency>7182016</Latency>
                        <AbsoluteTimeLatency>23.916 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop7_loop8_loop9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop7_loop8_loop9>
                            <Name>loop7_loop8_loop9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.cpp:99</SourceLocation>
                        </loop7_loop8_loop9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>67</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1226</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>913</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="67" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v38_U" SOURCE="src/k2mm.cpp:97" STORAGESIZE="32 34200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_201_p2" SOURCE="src/k2mm.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_344_p2" SOURCE="src/k2mm.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_272_p2" SOURCE="src/k2mm.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U3" SOURCE="src/k2mm.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U3" SOURCE="src/k2mm.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U4" SOURCE="src/k2mm.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U4" SOURCE="src/k2mm.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U5" SOURCE="src/k2mm.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U5" SOURCE="src/k2mm.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop7_loop8_loop9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="src/k2mm.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="v45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop7_loop8_loop9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="src/k2mm.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="v46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_325_p2" SOURCE="src/k2mm.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_213_p2" SOURCE="src/k2mm.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop4_loop5_loop6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.689</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7524018</Best-caseLatency>
                    <Average-caseLatency>7524018</Average-caseLatency>
                    <Worst-caseLatency>7524018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.055 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.055 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.055 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7524018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop4_loop5_loop6>
                        <Name>loop4_loop5_loop6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7524000</TripCount>
                        <Latency>7524016</Latency>
                        <AbsoluteTimeLatency>25.055 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop4_loop5_loop6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop4_loop5_loop6>
                            <Name>loop4_loop5_loop6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.cpp:64</SourceLocation>
                        </loop4_loop5_loop6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>144</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1115</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>845</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="77" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v22_U" SOURCE="src/k2mm.cpp:61" STORAGESIZE="32 39600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="storage" BRAM="67" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v23_U" SOURCE="src/k2mm.cpp:62" STORAGESIZE="32 34200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_213_p2" SOURCE="src/k2mm.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_317_p2" SOURCE="src/k2mm.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_337_p2" SOURCE="src/k2mm.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U16" SOURCE="src/k2mm.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U16" SOURCE="src/k2mm.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U17" SOURCE="src/k2mm.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U17" SOURCE="src/k2mm.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U15" SOURCE="src/k2mm.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U15" SOURCE="src/k2mm.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U14" SOURCE="src/k2mm.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="v31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop4_loop5_loop6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="src/k2mm.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="v32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_276_p2" SOURCE="src/k2mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_282_p2" SOURCE="src/k2mm.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop2_loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39617</Best-caseLatency>
                    <Average-caseLatency>39617</Average-caseLatency>
                    <Worst-caseLatency>39617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39617</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_loop3>
                        <Name>loop2_loop3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>39600</TripCount>
                        <Latency>39615</Latency>
                        <AbsoluteTimeLatency>0.132 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_loop3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_loop3>
                            <Name>loop2_loop3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.cpp:39</SourceLocation>
                        </loop2_loop3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>836</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>566</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_130_p2" SOURCE="src/k2mm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_176_p2" SOURCE="src/k2mm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop2_loop3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U25" SOURCE="src/k2mm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U25" SOURCE="src/k2mm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2_loop3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U23" SOURCE="src/k2mm.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="v15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2_loop3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U24" SOURCE="src/k2mm.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="v16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop2_loop3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="src/k2mm.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_157_p2" SOURCE="src/k2mm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39604</Best-caseLatency>
                    <Average-caseLatency>39604</Average-caseLatency>
                    <Worst-caseLatency>39604</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39604</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1>
                        <Name>loop0_loop1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>39600</TripCount>
                        <Latency>39602</Latency>
                        <AbsoluteTimeLatency>0.132 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1>
                            <Name>loop0_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.cpp:21</SourceLocation>
                        </loop0_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>75</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>194</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_101_p2" SOURCE="src/k2mm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_147_p2" SOURCE="src/k2mm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U29" SOURCE="src/k2mm.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U29" SOURCE="src/k2mm.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_128_p2" SOURCE="src/k2mm.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7524049</Best-caseLatency>
                    <Average-caseLatency>7524049</Average-caseLatency>
                    <Worst-caseLatency>7524049</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.055 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.055 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.055 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>7524019</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>7524019</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.cpp:129</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>214</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3540</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2795</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v55_U" SOURCE="src/k2mm.cpp:134" STORAGESIZE="32 34200 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_U" SOURCE="src/k2mm.cpp:132" STORAGESIZE="32 39600 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v53_U" SOURCE="src/k2mm.cpp:130" STORAGESIZE="32 39600 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v53"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v55_U</Name>
            <ParentInst/>
            <StaticDepth>34200</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_U</Name>
            <ParentInst/>
            <StaticDepth>39600</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v53_U</Name>
            <ParentInst/>
            <StaticDepth>39600</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v48" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v48_address0" name="v48_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v48_ce0" name="v48_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v48_d0" name="v48_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v48_q0" name="v48_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v48_we0" name="v48_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v48_address1" name="v48_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v48_ce1" name="v48_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v48_d1" name="v48_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v48_q1" name="v48_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v48_we1" name="v48_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v49" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v49_address0" name="v49_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v49_ce0" name="v49_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v49_d0" name="v49_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v49_q0" name="v49_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v49_we0" name="v49_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v49_address1" name="v49_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v49_ce1" name="v49_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v49_d1" name="v49_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v49_q1" name="v49_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v49_we1" name="v49_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v50" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v50_address0" name="v50_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v50_ce0" name="v50_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v50_d0" name="v50_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v50_q0" name="v50_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v50_we0" name="v50_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v50_address1" name="v50_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v50_ce1" name="v50_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v50_d1" name="v50_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v50_q1" name="v50_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v50_we1" name="v50_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v51" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v51_address0" name="v51_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v51_ce0" name="v51_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v51_d0" name="v51_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v51_q0" name="v51_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v51_we0" name="v51_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v51_address1" name="v51_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v51_ce1" name="v51_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v51_d1" name="v51_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v51_q1" name="v51_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v51_we1" name="v51_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v52" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v52_address0" name="v52_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v52_ce0" name="v52_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v52_d0" name="v52_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v52_q0" name="v52_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v52_we0" name="v52_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v52_address1" name="v52_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v52_ce1" name="v52_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v52_d1" name="v52_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v52_q1" name="v52_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v52_we1" name="v52_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v48_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v48_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v48_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v48_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v48_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v48_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v48_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v48_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v48_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v48_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v48_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v48_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v48_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v48_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v48_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v48_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v48_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v48_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v49_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v49_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v49_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v49"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v49_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v49_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v49_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v49"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v49_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v49_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v49_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v49"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v49_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v49_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v49_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v49"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v49_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v49_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v49_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v49"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v49_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v49_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v49_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v49"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v50_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v50_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v50_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v50"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v50_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v50_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v50_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v50"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v50_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v50_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v50_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v50"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v50_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v50_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v50_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v50"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v50_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v50_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v50_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v50"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v50_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v50_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v50_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v50"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v51_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v51_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v51_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v51"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v51_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v51_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v51_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v51"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v51_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v51_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v51_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v51"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v51_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v51_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v51_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v51"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v51_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v51_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v51_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v51"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v51_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v51_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v51_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v51"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v52_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v52_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v52_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v52"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v52_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v52_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v52_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v52"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v52_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v52_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v52_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v52"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v52_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v52_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v52_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v52"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v52_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v52_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v52_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v52"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v52_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v52_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v52_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v52"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v48_address0">out, 16</column>
                    <column name="v48_address1">out, 16</column>
                    <column name="v48_d0">out, 32</column>
                    <column name="v48_d1">out, 32</column>
                    <column name="v48_q0">in, 32</column>
                    <column name="v48_q1">in, 32</column>
                    <column name="v49_address0">out, 16</column>
                    <column name="v49_address1">out, 16</column>
                    <column name="v49_d0">out, 32</column>
                    <column name="v49_d1">out, 32</column>
                    <column name="v49_q0">in, 32</column>
                    <column name="v49_q1">in, 32</column>
                    <column name="v50_address0">out, 16</column>
                    <column name="v50_address1">out, 16</column>
                    <column name="v50_d0">out, 32</column>
                    <column name="v50_d1">out, 32</column>
                    <column name="v50_q0">in, 32</column>
                    <column name="v50_q1">in, 32</column>
                    <column name="v51_address0">out, 16</column>
                    <column name="v51_address1">out, 16</column>
                    <column name="v51_d0">out, 32</column>
                    <column name="v51_d1">out, 32</column>
                    <column name="v51_q0">in, 32</column>
                    <column name="v51_q1">in, 32</column>
                    <column name="v52_address0">out, 16</column>
                    <column name="v52_address1">out, 16</column>
                    <column name="v52_d0">out, 32</column>
                    <column name="v52_d1">out, 32</column>
                    <column name="v52_q0">in, 32</column>
                    <column name="v52_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v48">in, float*</column>
                    <column name="v49">in, float*</column>
                    <column name="v50">in, float*</column>
                    <column name="v51">in, float*</column>
                    <column name="v52">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v48">v48_address0, port, offset</column>
                    <column name="v48">v48_ce0, port, </column>
                    <column name="v48">v48_d0, port, </column>
                    <column name="v48">v48_q0, port, </column>
                    <column name="v48">v48_we0, port, </column>
                    <column name="v48">v48_address1, port, offset</column>
                    <column name="v48">v48_ce1, port, </column>
                    <column name="v48">v48_d1, port, </column>
                    <column name="v48">v48_q1, port, </column>
                    <column name="v48">v48_we1, port, </column>
                    <column name="v49">v49_address0, port, offset</column>
                    <column name="v49">v49_ce0, port, </column>
                    <column name="v49">v49_d0, port, </column>
                    <column name="v49">v49_q0, port, </column>
                    <column name="v49">v49_we0, port, </column>
                    <column name="v49">v49_address1, port, offset</column>
                    <column name="v49">v49_ce1, port, </column>
                    <column name="v49">v49_d1, port, </column>
                    <column name="v49">v49_q1, port, </column>
                    <column name="v49">v49_we1, port, </column>
                    <column name="v50">v50_address0, port, offset</column>
                    <column name="v50">v50_ce0, port, </column>
                    <column name="v50">v50_d0, port, </column>
                    <column name="v50">v50_q0, port, </column>
                    <column name="v50">v50_we0, port, </column>
                    <column name="v50">v50_address1, port, offset</column>
                    <column name="v50">v50_ce1, port, </column>
                    <column name="v50">v50_d1, port, </column>
                    <column name="v50">v50_q1, port, </column>
                    <column name="v50">v50_we1, port, </column>
                    <column name="v51">v51_address0, port, offset</column>
                    <column name="v51">v51_ce0, port, </column>
                    <column name="v51">v51_d0, port, </column>
                    <column name="v51">v51_q0, port, </column>
                    <column name="v51">v51_we0, port, </column>
                    <column name="v51">v51_address1, port, offset</column>
                    <column name="v51">v51_ce1, port, </column>
                    <column name="v51">v51_d1, port, </column>
                    <column name="v51">v51_q1, port, </column>
                    <column name="v51">v51_we1, port, </column>
                    <column name="v52">v52_address0, port, offset</column>
                    <column name="v52">v52_ce0, port, </column>
                    <column name="v52">v52_d0, port, </column>
                    <column name="v52">v52_q0, port, </column>
                    <column name="v52">v52_we0, port, </column>
                    <column name="v52">v52_address1, port, offset</column>
                    <column name="v52">v52_ce1, port, </column>
                    <column name="v52">v52_d1, port, </column>
                    <column name="v52">v52_q1, port, </column>
                    <column name="v52">v52_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/k2mm.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k2mm.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k2mm.cpp:41" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k2mm.cpp:42" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k2mm.cpp:66" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k2mm.cpp:67" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k2mm.cpp:101" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k2mm.cpp:102" status="valid" parentFunction="node3" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/k2mm.cpp:129" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/k2mm.cpp:131" status="valid" parentFunction="forward" variable="v53" isDirective="0" options="variable=v53 depth=39600"/>
        <Pragma type="stream" location="src/k2mm.cpp:133" status="valid" parentFunction="forward" variable="v54" isDirective="0" options="variable=v54 depth=39600"/>
        <Pragma type="stream" location="src/k2mm.cpp:135" status="valid" parentFunction="forward" variable="v55" isDirective="0" options="variable=v55 depth=34200"/>
    </PragmaReport>
</profile>

