 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : register_ref
Version: T-2022.03-SP2
Date   : Wed May 14 19:08:51 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: write_addr[4]
              (input port)
  Endpoint: registers_reg_14__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[4] (in)                       0.00      0.00       0.00 f
  write_addr[4] (net)           11                   0.00       0.00 f
  U4520/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4851 (net)                    2                   0.00       0.03 r
  U2695/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n3116 (net)                    9                   0.00       0.10 r
  U4556/ZN (AND2_X1)                       0.01      0.06       0.15 r
  n4897 (net)                    2                   0.00       0.15 r
  U4485/ZN (INV_X1)                        0.01      0.03       0.18 f
  n4771 (net)                    3                   0.00       0.18 f
  U2295/Z (CLKBUF_X1)                      0.02      0.06       0.24 f
  n2193 (net)                    5                   0.00       0.24 f
  U5106/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1734 (net)                    1                   0.00       0.29 r
  registers_reg_14__30_/D (DFFR_X1)        0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[4]
              (input port)
  Endpoint: registers_reg_14__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[4] (in)                       0.00      0.00       0.00 f
  write_addr[4] (net)           11                   0.00       0.00 f
  U4520/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4851 (net)                    2                   0.00       0.03 r
  U2695/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n3116 (net)                    9                   0.00       0.10 r
  U4556/ZN (AND2_X1)                       0.01      0.06       0.15 r
  n4897 (net)                    2                   0.00       0.15 r
  U4485/ZN (INV_X1)                        0.01      0.03       0.18 f
  n4771 (net)                    3                   0.00       0.18 f
  U2295/Z (CLKBUF_X1)                      0.02      0.06       0.24 f
  n2193 (net)                    5                   0.00       0.24 f
  U5114/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1726 (net)                    1                   0.00       0.29 r
  registers_reg_14__22_/D (DFFR_X1)        0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[4]
              (input port)
  Endpoint: registers_reg_14__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[4] (in)                       0.00      0.00       0.00 f
  write_addr[4] (net)           11                   0.00       0.00 f
  U4520/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4851 (net)                    2                   0.00       0.03 r
  U2695/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n3116 (net)                    9                   0.00       0.10 r
  U4556/ZN (AND2_X1)                       0.01      0.06       0.15 r
  n4897 (net)                    2                   0.00       0.15 r
  U4485/ZN (INV_X1)                        0.01      0.03       0.18 f
  n4771 (net)                    3                   0.00       0.18 f
  U2295/Z (CLKBUF_X1)                      0.02      0.06       0.24 f
  n2193 (net)                    5                   0.00       0.24 f
  U5121/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1719 (net)                    1                   0.00       0.29 r
  registers_reg_14__15_/D (DFFR_X1)        0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[4]
              (input port)
  Endpoint: registers_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[4] (in)                       0.00      0.00       0.00 f
  write_addr[4] (net)           11                   0.00       0.00 f
  U4520/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4851 (net)                    2                   0.00       0.03 r
  U2695/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n3116 (net)                    9                   0.00       0.10 r
  U4556/ZN (AND2_X1)                       0.01      0.06       0.15 r
  n4897 (net)                    2                   0.00       0.15 r
  U4485/ZN (INV_X1)                        0.01      0.03       0.18 f
  n4771 (net)                    3                   0.00       0.18 f
  U2295/Z (CLKBUF_X1)                      0.02      0.06       0.24 f
  n2193 (net)                    5                   0.00       0.24 f
  U5130/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1710 (net)                    1                   0.00       0.29 r
  registers_reg_14__6_/D (DFFR_X1)         0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[4]
              (input port)
  Endpoint: registers_reg_14__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[4] (in)                       0.00      0.00       0.00 f
  write_addr[4] (net)           11                   0.00       0.00 f
  U4520/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4851 (net)                    2                   0.00       0.03 r
  U2695/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n3116 (net)                    9                   0.00       0.10 r
  U4556/ZN (AND2_X1)                       0.01      0.06       0.15 r
  n4897 (net)                    2                   0.00       0.15 r
  U4485/ZN (INV_X1)                        0.01      0.03       0.18 f
  n4771 (net)                    3                   0.00       0.18 f
  U2295/Z (CLKBUF_X1)                      0.02      0.06       0.24 f
  n2193 (net)                    5                   0.00       0.24 f
  U5105/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1735 (net)                    1                   0.00       0.29 r
  registers_reg_14__31_/D (DFFR_X1)        0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[2]
              (input port)
  Endpoint: registers_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[2] (in)                       0.00      0.00       0.00 f
  write_addr[2] (net)           12                   0.00       0.00 f
  U4519/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4850 (net)                    2                   0.00       0.03 r
  U2770/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n4824 (net)                   11                   0.00       0.10 r
  U4555/ZN (AND2_X1)                       0.02      0.06       0.16 r
  n4896 (net)                    4                   0.00       0.16 r
  U4501/Z (CLKBUF_X1)                      0.01      0.05       0.21 r
  n4793 (net)                    2                   0.00       0.21 r
  U5325/Z (MUX2_X1)                        0.01      0.07       0.29 f
  n1897 (net)                    1                   0.00       0.29 f
  registers_reg_8__1_/D (DFFR_X1)          0.01      0.01       0.30 f
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[2]
              (input port)
  Endpoint: registers_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[2] (in)                       0.00      0.00       0.00 f
  write_addr[2] (net)           12                   0.00       0.00 f
  U4519/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4850 (net)                    2                   0.00       0.03 r
  U2770/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n4824 (net)                   11                   0.00       0.10 r
  U4555/ZN (AND2_X1)                       0.02      0.06       0.16 r
  n4896 (net)                    4                   0.00       0.16 r
  U4501/Z (CLKBUF_X1)                      0.01      0.05       0.21 r
  n4793 (net)                    2                   0.00       0.21 r
  U5326/Z (MUX2_X1)                        0.01      0.07       0.29 f
  n1896 (net)                    1                   0.00       0.29 f
  registers_reg_8__0_/D (DFFR_X1)          0.01      0.01       0.30 f
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[2]
              (input port)
  Endpoint: registers_reg_9__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[2] (in)                       0.00      0.00       0.00 f
  write_addr[2] (net)           12                   0.00       0.00 f
  U4519/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4850 (net)                    2                   0.00       0.03 r
  U2770/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n4824 (net)                   11                   0.00       0.10 r
  U2707/Z (BUF_X1)                         0.01      0.04       0.15 r
  n3126 (net)                    2                   0.00       0.15 r
  U2974/ZN (NAND2_X1)                      0.02      0.04       0.18 f
  n3226 (net)                    5                   0.00       0.18 f
  U4521/Z (BUF_X1)                         0.02      0.06       0.24 f
  n4928 (net)                    6                   0.00       0.24 f
  U5282/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1876 (net)                    1                   0.00       0.29 r
  registers_reg_9__12_/D (DFFR_X1)         0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[2]
              (input port)
  Endpoint: registers_reg_9__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[2] (in)                       0.00      0.00       0.00 f
  write_addr[2] (net)           12                   0.00       0.00 f
  U4519/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4850 (net)                    2                   0.00       0.03 r
  U2770/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n4824 (net)                   11                   0.00       0.10 r
  U2707/Z (BUF_X1)                         0.01      0.04       0.15 r
  n3126 (net)                    2                   0.00       0.15 r
  U2974/ZN (NAND2_X1)                      0.02      0.04       0.18 f
  n3226 (net)                    5                   0.00       0.18 f
  U4521/Z (BUF_X1)                         0.02      0.06       0.24 f
  n4928 (net)                    6                   0.00       0.24 f
  U5272/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1886 (net)                    1                   0.00       0.29 r
  registers_reg_9__22_/D (DFFR_X1)         0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: write_addr[2]
              (input port)
  Endpoint: registers_reg_9__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  write_addr[2] (in)                       0.00      0.00       0.00 f
  write_addr[2] (net)           12                   0.00       0.00 f
  U4519/ZN (INV_X1)                        0.01      0.03       0.03 r
  n4850 (net)                    2                   0.00       0.03 r
  U2770/ZN (AND3_X2)                       0.02      0.07       0.10 r
  n4824 (net)                   11                   0.00       0.10 r
  U2707/Z (BUF_X1)                         0.01      0.04       0.15 r
  n3126 (net)                    2                   0.00       0.15 r
  U2974/ZN (NAND2_X1)                      0.02      0.04       0.18 f
  n3226 (net)                    5                   0.00       0.18 f
  U4521/Z (BUF_X1)                         0.02      0.06       0.24 f
  n4928 (net)                    6                   0.00       0.24 f
  U5284/ZN (OAI22_X1)                      0.03      0.05       0.29 r
  n1874 (net)                    1                   0.00       0.29 r
  registers_reg_9__10_/D (DFFR_X1)         0.03      0.01       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U2293/ZN (AND2_X1)                       0.01      0.05       0.11 f
  n3219 (net)                    3                   0.00       0.11 f
  U2382/Z (BUF_X2)                         0.02      0.07       0.17 f
  n3148 (net)                   17                   0.00       0.17 f
  U3210/ZN (AOI22_X1)                      0.03      0.08       0.25 r
  n3375 (net)                    1                   0.00       0.25 r
  U3208/ZN (NAND4_X1)                      0.02      0.05       0.30 f
  n3362 (net)                    1                   0.00       0.30 f
  U3197/ZN (AOI211_X1)                     0.04      0.06       0.36 r
  n3361 (net)                    1                   0.00       0.36 r
  U3196/ZN (OAI21_X1)                      0.02      0.04       0.39 f
  N52 (net)                      1                   0.00       0.39 f
  U5649/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5182 (net)                    1                   0.00       0.45 r
  U5650/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[4] (net)            1                   0.00       0.47 f
  read_data1[4] (out)                      0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U2293/ZN (AND2_X1)                       0.01      0.05       0.11 f
  n3219 (net)                    3                   0.00       0.11 f
  U2382/Z (BUF_X2)                         0.02      0.07       0.17 f
  n3148 (net)                   17                   0.00       0.17 f
  U3130/ZN (AOI22_X1)                      0.03      0.08       0.25 r
  n3291 (net)                    1                   0.00       0.25 r
  U3128/ZN (NAND4_X1)                      0.02      0.05       0.30 f
  n3271 (net)                    1                   0.00       0.30 f
  U3117/ZN (AOI211_X1)                     0.04      0.06       0.36 r
  n3270 (net)                    1                   0.00       0.36 r
  U3116/ZN (OAI21_X1)                      0.02      0.04       0.39 f
  N56 (net)                      1                   0.00       0.39 f
  U5641/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5178 (net)                    1                   0.00       0.45 r
  U5642/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[0] (net)            1                   0.00       0.47 f
  read_data1[0] (out)                      0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U2293/ZN (AND2_X1)                       0.01      0.05       0.11 f
  n3219 (net)                    3                   0.00       0.11 f
  U2382/Z (BUF_X2)                         0.02      0.07       0.17 f
  n3148 (net)                   17                   0.00       0.17 f
  U3230/ZN (AOI22_X1)                      0.03      0.08       0.25 r
  n3396 (net)                    1                   0.00       0.25 r
  U3228/ZN (NAND4_X1)                      0.02      0.05       0.30 f
  n3383 (net)                    1                   0.00       0.30 f
  U3217/ZN (AOI211_X1)                     0.04      0.06       0.36 r
  n3382 (net)                    1                   0.00       0.36 r
  U3216/ZN (OAI21_X1)                      0.02      0.04       0.39 f
  N51 (net)                      1                   0.00       0.39 f
  U5651/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5183 (net)                    1                   0.00       0.45 r
  U5652/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[5] (net)            1                   0.00       0.47 f
  read_data1[5] (out)                      0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U2293/ZN (AND2_X1)                       0.01      0.05       0.11 f
  n3219 (net)                    3                   0.00       0.11 f
  U2382/Z (BUF_X2)                         0.02      0.07       0.17 f
  n3148 (net)                   17                   0.00       0.17 f
  U3170/ZN (AOI22_X1)                      0.03      0.08       0.25 r
  n3333 (net)                    1                   0.00       0.25 r
  U3168/ZN (NAND4_X1)                      0.02      0.05       0.30 f
  n3320 (net)                    1                   0.00       0.30 f
  U3157/ZN (AOI211_X1)                     0.04      0.06       0.36 r
  n3319 (net)                    1                   0.00       0.36 r
  U3156/ZN (OAI21_X1)                      0.02      0.04       0.39 f
  N54 (net)                      1                   0.00       0.39 f
  U5645/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5180 (net)                    1                   0.00       0.45 r
  U5646/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[2] (net)            1                   0.00       0.47 f
  read_data1[2] (out)                      0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U3745/ZN (NAND3_X1)                      0.02      0.04       0.10 r
  n3946 (net)                    3                   0.00       0.10 r
  U2653/ZN (INV_X1)                        0.02      0.05       0.16 f
  n3077 (net)                   11                   0.00       0.16 f
  U3244/ZN (AOI22_X1)                      0.03      0.07       0.23 r
  n3414 (net)                    1                   0.00       0.23 r
  U3243/ZN (NAND4_X1)                      0.02      0.04       0.27 f
  n3405 (net)                    1                   0.00       0.27 f
  U3237/ZN (AOI211_X1)                     0.04      0.08       0.36 r
  n3403 (net)                    1                   0.00       0.36 r
  U3236/ZN (OAI21_X1)                      0.02      0.04       0.39 f
  N50 (net)                      1                   0.00       0.39 f
  U5653/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5184 (net)                    1                   0.00       0.45 r
  U5654/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[6] (net)            1                   0.00       0.47 f
  read_data1[6] (out)                      0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[8]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U3745/ZN (NAND3_X1)                      0.02      0.04       0.10 r
  n3946 (net)                    3                   0.00       0.10 r
  U2653/ZN (INV_X1)                        0.02      0.05       0.16 f
  n3077 (net)                   11                   0.00       0.16 f
  U3284/ZN (AOI22_X1)                      0.03      0.07       0.23 r
  n3456 (net)                    1                   0.00       0.23 r
  U3283/ZN (NAND4_X1)                      0.02      0.05       0.27 f
  n3447 (net)                    1                   0.00       0.27 f
  U3277/ZN (AOI211_X1)                     0.04      0.08       0.36 r
  n3445 (net)                    1                   0.00       0.36 r
  U3276/ZN (OAI21_X1)                      0.01      0.04       0.39 f
  N48 (net)                      1                   0.00       0.39 f
  U5657/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5186 (net)                    1                   0.00       0.45 r
  U5658/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[8] (net)            1                   0.00       0.47 f
  read_data1[8] (out)                      0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[14]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U3744/ZN (NAND3_X1)                      0.02      0.04       0.10 r
  n3945 (net)                    3                   0.00       0.10 r
  U2681/ZN (INV_X1)                        0.02      0.05       0.15 f
  n3102 (net)                   10                   0.00       0.15 f
  U3403/ZN (AOI22_X1)                      0.03      0.07       0.23 r
  n3582 (net)                    1                   0.00       0.23 r
  U3402/ZN (NAND4_X1)                      0.02      0.05       0.27 f
  n3573 (net)                    1                   0.00       0.27 f
  U3396/ZN (AOI211_X1)                     0.04      0.08       0.36 r
  n3571 (net)                    1                   0.00       0.36 r
  U3395/ZN (OAI21_X1)                      0.01      0.04       0.39 f
  N42 (net)                      1                   0.00       0.39 f
  U5669/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5192 (net)                    1                   0.00       0.45 r
  U5670/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[14] (net)           1                   0.00       0.47 f
  read_data1[14] (out)                     0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[11]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U3744/ZN (NAND3_X1)                      0.02      0.04       0.10 r
  n3945 (net)                    3                   0.00       0.10 r
  U2681/ZN (INV_X1)                        0.02      0.05       0.15 f
  n3102 (net)                   10                   0.00       0.15 f
  U3344/ZN (AOI22_X1)                      0.03      0.07       0.23 r
  n3519 (net)                    1                   0.00       0.23 r
  U3343/ZN (NAND4_X1)                      0.02      0.05       0.27 f
  n3510 (net)                    1                   0.00       0.27 f
  U3337/ZN (AOI211_X1)                     0.04      0.08       0.36 r
  n3508 (net)                    1                   0.00       0.36 r
  U3336/ZN (OAI21_X1)                      0.01      0.04       0.39 f
  N45 (net)                      1                   0.00       0.39 f
  U5663/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5189 (net)                    1                   0.00       0.45 r
  U5664/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[11] (net)           1                   0.00       0.47 f
  read_data1[11] (out)                     0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[15]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U3744/ZN (NAND3_X1)                      0.02      0.04       0.10 r
  n3945 (net)                    3                   0.00       0.10 r
  U2681/ZN (INV_X1)                        0.02      0.05       0.15 f
  n3102 (net)                   10                   0.00       0.15 f
  U3423/ZN (AOI22_X1)                      0.03      0.07       0.23 r
  n3603 (net)                    1                   0.00       0.23 r
  U3422/ZN (NAND4_X1)                      0.02      0.05       0.27 f
  n3594 (net)                    1                   0.00       0.27 f
  U3416/ZN (AOI211_X1)                     0.04      0.08       0.36 r
  n3592 (net)                    1                   0.00       0.36 r
  U3415/ZN (OAI21_X1)                      0.01      0.04       0.39 f
  N41 (net)                      1                   0.00       0.39 f
  U5671/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5193 (net)                    1                   0.00       0.45 r
  U5672/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[15] (net)           1                   0.00       0.47 f
  read_data1[15] (out)                     0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[18]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr1[0] (in)                       0.00      0.00       0.00 f
  read_addr1[0] (net)           11                   0.00       0.00 f
  U2508/ZN (INV_X1)                        0.01      0.03       0.03 r
  n2965 (net)                    2                   0.00       0.03 r
  U2507/ZN (NOR2_X1)                       0.01      0.03       0.06 f
  n3242 (net)                    3                   0.00       0.06 f
  U3744/ZN (NAND3_X1)                      0.02      0.04       0.10 r
  n3945 (net)                    3                   0.00       0.10 r
  U2681/ZN (INV_X1)                        0.02      0.05       0.15 f
  n3102 (net)                   10                   0.00       0.15 f
  U3483/ZN (AOI22_X1)                      0.03      0.07       0.23 r
  n3666 (net)                    1                   0.00       0.23 r
  U3482/ZN (NAND4_X1)                      0.02      0.05       0.27 f
  n3657 (net)                    1                   0.00       0.27 f
  U3476/ZN (AOI211_X1)                     0.04      0.08       0.36 r
  n3655 (net)                    1                   0.00       0.36 r
  U3475/ZN (OAI21_X1)                      0.01      0.04       0.39 f
  N38 (net)                      1                   0.00       0.39 f
  U5677/ZN (AOI22_X1)                      0.03      0.06       0.45 r
  n5196 (net)                    1                   0.00       0.45 r
  U5678/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[18] (net)           1                   0.00       0.47 f
  read_data1[18] (out)                     0.01      0.00       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


1
