// Seed: 2242502204
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign id_4 = id_1;
  assign id_4 = id_2;
  supply0 id_5 = id_0;
  assign module_1.type_26 = 0;
  assign id_4 = 1'h0;
  if (1) wire id_6;
  assign id_4 = 1;
  wire id_8;
  wor  id_9;
  assign id_8 = 1;
  id_10 :
  assert property (@(posedge 1'b0, 1 == id_4 < (id_9) or posedge 1) 1'h0)
  else;
  wire id_11;
  assign id_9 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    output wor id_5,
    output wor id_6,
    input wire id_7,
    output supply0 id_8
    , id_15,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    input supply1 id_12
    , id_16,
    output uwire id_13
);
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2
  );
  id_17 :
  assert property (@(1'b0 or posedge id_10) id_2)
  else;
  wire id_18;
  assign id_6 = 1;
endmodule
