[{"DBLP title": "NoCMsg: A Scalable Message-Passing Abstraction for Network-on-Chips.", "DBLP authors": ["Christopher Zimmer", "Frank Mueller"], "year": 2015, "MAG papers": [{"PaperId": 2005163625, "PaperTitle": "nocmsg a scalable message passing abstraction for network on chips", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating Divergent Applications on SIMD Architectures Using Neural Networks.", "DBLP authors": ["Beayna Grigorian", "Glenn Reinman"], "year": 2015, "MAG papers": [{"PaperId": 1984506768, "PaperTitle": "accelerating divergent applications on simd architectures using neural networks", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Performance-Energy Considerations for Shared Cache Management in a Heterogeneous Multicore Processor.", "DBLP authors": ["Anup Holey", "Vineeth Mekkat", "Pen-Chung Yew", "Antonia Zhai"], "year": 2015, "MAG papers": [{"PaperId": 2054065039, "PaperTitle": "performance energy considerations for shared cache management in a heterogeneous multicore processor", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 2.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic MIPS Rate Stabilization for Complex Processors.", "DBLP authors": ["Jinho Suh", "Chieh-Ting Huang", "Michel Dubois"], "year": 2015, "MAG papers": [{"PaperId": 2006928869, "PaperTitle": "dynamic mips rate stabilization for complex processors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "MAGIC: Malicious Aging in Circuits/Cores.", "DBLP authors": ["Naghmeh Karimi", "Arun Karthik Kanuparthi", "Xueyang Wang", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2015, "MAG papers": [{"PaperId": 2106075707, "PaperTitle": "magic malicious aging in circuits cores", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"new york university": 3.0, "new york university abu dhabi": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "CERE: LLVM-Based Codelet Extractor and REplayer for Piecewise Benchmarking and Optimization.", "DBLP authors": ["Pablo de Oliveira Castro", "Chadi Akel", "Eric Petit", "Mihail Popov", "William Jalby"], "year": 2015, "MAG papers": [{"PaperId": 2114669797, "PaperTitle": "cere llvm based codelet extractor and replayer for piecewise benchmarking and optimization", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"versailles saint quentin en yvelines university": 3.0}}], "source": "ES"}, {"DBLP title": "HRF-Relaxed: Adapting HRF to the Complexities of Industrial Heterogeneous Memory Models.", "DBLP authors": ["Benedict R. Gaster", "Derek Hower", "Lee W. Howes"], "year": 2015, "MAG papers": [{"PaperId": 2083780331, "PaperTitle": "hrf relaxed adapting hrf to the complexities of industrial heterogeneous memory models", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "Generalized Task Parallelism.", "DBLP authors": ["Kevin Streit", "Johannes Doerfert", "Clemens Hammacher", "Andreas Zeller", "Sebastian Hack"], "year": 2015, "MAG papers": [{"PaperId": 2019119315, "PaperTitle": "generalized task parallelism", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"saarland university": 5.0}}], "source": "ES"}, {"DBLP title": "A Joint SW/HW Approach for Reducing Register File Vulnerability.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2015, "MAG papers": [{"PaperId": 2264351132, "PaperTitle": "a joint sw hw approach for reducing register file vulnerability", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Reliable Integrity Checking in Multicore Processors.", "DBLP authors": ["Arun K. Kanuparthi", "Ramesh Karri"], "year": 2015, "MAG papers": [{"PaperId": 2294522909, "PaperTitle": "reliable integrity checking in multicore processors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "A New Memory-Disk Integrated System with HW Optimizer.", "DBLP authors": ["Do-Heon Lee", "Su-Kyung Yoon", "Jung-Geun Kim", "Charles C. Weems", "Shin-Dug Kim"], "year": 2015, "MAG papers": [{"PaperId": 2240976812, "PaperTitle": "a new memory disk integrated system with hw optimizer", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"yonsei university": 4.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems.", "DBLP authors": ["Morteza Mohajjel Kafshdooz", "Alireza Ejlali"], "year": 2015, "MAG papers": [{"PaperId": 2258033970, "PaperTitle": "dynamic shared spm reuse for real time multicore embedded systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "GPU Performance and Power Tuning Using Regression Trees.", "DBLP authors": ["Wenhao Jia", "Elba Garza", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 1442104222, "PaperTitle": "gpu performance and power tuning using regression trees", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"princeton university": 3.0, "university of richmond": 1.0}}], "source": "ES"}, {"DBLP title": "An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations.", "DBLP authors": ["Irshad Pananilath", "Aravind Acharya", "Vinay Vasista", "Uday Bondhugula"], "year": 2015, "MAG papers": [{"PaperId": 1751458545, "PaperTitle": "an optimizing code generator for a class of lattice boltzmann computations", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of science": 4.0}}], "source": "ES"}, {"DBLP title": "Practical Iterative Optimization for the Data Center.", "DBLP authors": ["Shuangde Fang", "Wenwen Xu", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Yunji Chen", "Chengyong Wu", "Xiaobing Feng"], "year": 2015, "MAG papers": [{"PaperId": 1451759955, "PaperTitle": "practical iterative optimization for the data center", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"microsoft": 1.0, "french institute for research in computer science and automation": 1.0, "chinese academy of sciences": 2.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Buddy SM: Sharing Pipeline Front-End for Improved Energy Efficiency in GPGPUs.", "DBLP authors": ["Tao Zhang", "Naifeng Jing", "Kaiming Jiang", "Wei Shu", "Min-You Wu", "Xiaoyao Liang"], "year": 2015, "MAG papers": [{"PaperId": 2203504382, "PaperTitle": "buddy sm sharing pipeline front end for improved energy efficiency in gpgpus", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"shanghai jiao tong university": 6.0}}], "source": "ES"}, {"DBLP title": "EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors.", "DBLP authors": ["Hsiang-Yun Cheng", "Matt Poremba", "Narges Shahidi", "Ivan Stalev", "Mary Jane Irwin", "Mahmut T. Kandemir", "Jack Sampson", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 2250920975, "PaperTitle": "eecache a comprehensive study on the architectural design for energy efficient last level caches in chip multiprocessors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pennsylvania state university": 7.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Locality-Aware Work Stealing Based on Online Profiling and Auto-Tuning for Multisocket Multicore Architectures.", "DBLP authors": ["Quan Chen", "Minyi Guo"], "year": 2015, "MAG papers": [{"PaperId": 2202621926, "PaperTitle": "locality aware work stealing based on online profiling and auto tuning for multisocket multicore architectures", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "Aging-Aware Compilation for GP-GPUs.", "DBLP authors": ["Atieh Lotfi", "Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2015, "MAG papers": [{"PaperId": 1459415741, "PaperTitle": "aging aware compilation for gp gpus", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 3.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Contech: Efficiently Generating Dynamic Task Graphs for Arbitrary Parallel Programs.", "DBLP authors": ["Brian P. Railing", "Eric R. Hein", "Thomas M. Conte"], "year": 2015, "MAG papers": [{"PaperId": 1037867572, "PaperTitle": "contech efficiently generating dynamic task graphs for arbitrary parallel programs", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence.", "DBLP authors": ["Mahdad Davari", "Alberto Ros", "Erik Hagersten", "Stefanos Kaxiras"], "year": 2015, "MAG papers": [{"PaperId": 2033726722, "PaperTitle": "the effects of granularity and adaptivity on private shared classification for coherence", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of murcia": 1.0, "uppsala university": 3.0}}], "source": "ES"}, {"DBLP title": "DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era.", "DBLP authors": ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "year": 2015, "MAG papers": [{"PaperId": 2016391673, "PaperTitle": "dpcs dynamic power capacity scaling for sram caches in the nanoscale era", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california irvine": 3.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Revisiting Clustered Microarchitecture for Future Superscalar Cores: A Case for Wide Issue Clusters.", "DBLP authors": ["Pierre Michaud", "Andrea Mondelli", "Andr\u00e9 Seznec"], "year": 2015, "MAG papers": [{"PaperId": 2001501073, "PaperTitle": "revisiting clustered microarchitecture for future superscalar cores a case for wide issue clusters", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging Transactional Execution for Memory Consistency Model Emulation.", "DBLP authors": ["Ragavendra Natarajan", "Antonia Zhai"], "year": 2015, "MAG papers": [{"PaperId": 2088634313, "PaperTitle": "leveraging transactional execution for memory consistency model emulation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "CAFFEINE: A Utility-Driven Prefetcher Aggressiveness Engine for Multicores.", "DBLP authors": ["Biswabandan Panda", "Shankar Balachandran"], "year": 2015, "MAG papers": [{"PaperId": 2014790243, "PaperTitle": "caffeine a utility driven prefetcher aggressiveness engine for multicores", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Buri: Scaling Big-Memory Computing with Hardware-Based Memory Expansion.", "DBLP authors": ["Jishen Zhao", "Sheng Li", "Jichuan Chang", "John L. Byrne", "Laura L. Ramirez", "Kevin T. Lim", "Yuan Xie", "Paolo Faraboschi"], "year": 2015, "MAG papers": [{"PaperId": 2053425642, "PaperTitle": "buri scaling big memory computing with hardware based memory expansion", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"hewlett packard": 7.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Spatiotemporal SIMT and Scalarization for Improving GPU Efficiency.", "DBLP authors": ["Jan Lucas", "Michael Andersch", "Mauricio Alvarez-Mesa", "Ben H. H. Juurlink"], "year": 2015, "MAG papers": [{"PaperId": 1997432558, "PaperTitle": "spatiotemporal simt and scalarization for improving gpu efficiency", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technical university of berlin": 4.0}}], "source": "ES"}, {"DBLP title": "Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning.", "DBLP authors": ["Alessandro Cilardo", "Luca Gallo"], "year": 2015, "MAG papers": [{"PaperId": 2000031176, "PaperTitle": "improving multibank memory access parallelism with lattice based partitioning", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 57, "Affiliations": {"university of naples federico ii": 2.0}}], "source": "ES"}, {"DBLP title": "The Effects of Parameter Tuning in Software Thread-Level Speculation in JavaScript Engines.", "DBLP authors": ["Jan Kasper Martinsen", "H\u00e5kan Grahn", "Anders Isberg"], "year": 2015, "MAG papers": [{"PaperId": 2166503548, "PaperTitle": "the effects of parameter tuning in software thread level speculation in javascript engines", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"blekinge institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Studying Optimal Spilling in the Light of SSA.", "DBLP authors": ["Quentin Colombet", "Florian Brandner", "Alain Darte"], "year": 2015, "MAG papers": [{"PaperId": 2057472978, "PaperTitle": "studying optimal spilling in the light of ssa", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ecole normale superieure de lyon": 2.0, "superior national school of advanced techniques": 1.0}}], "source": "ES"}, {"DBLP title": "Compiler-Directed Power Management for Superscalars.", "DBLP authors": ["Jawad Haj-Yihia", "Yosi Ben-Asher", "Efraim Rotem", "Ahmad Yasin", "Ran Ginosar"], "year": 2015, "MAG papers": [{"PaperId": 1980255621, "PaperTitle": "compiler directed power management for superscalars", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of haifa": 1.0, "intel": 3.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Data Encoding for Convolutional Neural Network application.", "DBLP authors": ["Hong-Phuc Trinh", "Marc Duranton", "Michel Paindavoine"], "year": 2015, "MAG papers": [{"PaperId": 2131117478, "PaperTitle": "efficient data encoding for convolutional neural network application", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance.", "DBLP authors": ["Maximilien Breughe", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2015, "MAG papers": [{"PaperId": 2087838646, "PaperTitle": "mechanistic analytical modeling of superscalar in order processor performance", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Mitigating Prefetcher-Caused Pollution Using Informed Caching Policies for Prefetched Blocks.", "DBLP authors": ["Vivek Seshadri", "Samihan Yedkar", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2015, "MAG papers": [{"PaperId": 2067510835, "PaperTitle": "mitigating prefetcher caused pollution using informed caching policies for prefetched blocks", "Year": 2015, "CitationCount": 47, "EstimatedCitation": 63, "Affiliations": {"intel": 2.0, "carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "Architectural Support for Data-Driven Execution.", "DBLP authors": ["George Matheou", "Paraskevas Evripidou"], "year": 2015, "MAG papers": [{"PaperId": 2057506192, "PaperTitle": "architectural support for data driven execution", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of cyprus": 2.0}}], "source": "ES"}, {"DBLP title": "GP-SIMD Processing-in-Memory.", "DBLP authors": ["Amir Morad", "Leonid Yavits", "Ran Ginosar"], "year": 2015, "MAG papers": [{"PaperId": 2056118148, "PaperTitle": "gp simd processing in memory", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Impact of the SIMD Width on Control-Flow and Memory Divergence.", "DBLP authors": ["Thomas Schaub", "Simon Moll", "Ralf Karrenberg", "Sebastian Hack"], "year": 2015, "MAG papers": [{"PaperId": 1965061255, "PaperTitle": "the impact of the simd width on control flow and memory divergence", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"saarland university": 4.0}}], "source": "ES"}, {"DBLP title": "Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking.", "DBLP authors": ["Zhenman Fang", "Sanyam Mehta", "Pen-Chung Yew", "Antonia Zhai", "James B. S. G. Greensky", "Gautham Beeraka", "Binyu Zang"], "year": 2015, "MAG papers": [{"PaperId": 2112532446, "PaperTitle": "measuring microarchitectural details of multi and many core memory systems through microbenchmarking", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"intel": 2.0, "university of minnesota": 3.0, "shanghai jiao tong university": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power High-Efficiency Video Decoding using General-Purpose Processors.", "DBLP authors": ["Chi Ching Chi", "Mauricio Alvarez-Mesa", "Ben H. H. Juurlink"], "year": 2015, "MAG papers": [{"PaperId": 2056321415, "PaperTitle": "low power high efficiency video decoding using general purpose processors", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"technical university of berlin": 3.0}}], "source": "ES"}, {"DBLP title": "Cross-Loop Optimization of Arithmetic Intensity for Finite Element Local Assembly.", "DBLP authors": ["Fabio Luporini", "Ana Lucia Varbanescu", "Florian Rathgeber", "Gheorghe-Teodor Bercea", "J. Ramanujam", "David A. Ham", "Paul H. J. Kelly"], "year": 2015, "MAG papers": [{"PaperId": 3100990548, "PaperTitle": "cross loop optimization of arithmetic intensity for finite element local assembly", "Year": 2015, "CitationCount": 46, "EstimatedCitation": 76, "Affiliations": {"imperial college london": 5.0, "louisiana state university": 1.0, "university of amsterdam": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal Parallelogram Selection for Hierarchical Tiling.", "DBLP authors": ["Xing Zhou", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "David A. Padua"], "year": 2015, "MAG papers": [{"PaperId": 2019557157, "PaperTitle": "optimal parallelogram selection for hierarchical tiling", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Making the Most of SMT in HPC: System- and Application-Level Perspectives.", "DBLP authors": ["Leo Porter", "Michael A. Laurenzano", "Ananta Tiwari", "Adam Jundt", "William A. Ward Jr.", "Roy L. Campbell", "Laura Carrington"], "year": 2015, "MAG papers": [{"PaperId": 2087055960, "PaperTitle": "making the most of smt in hpc system and application level perspectives", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of michigan": 1.0, "san diego supercomputer center": 2.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Memory Translation Emulation in Full System Emulators.", "DBLP authors": ["Xin Tong", "Toshihiko Koju", "Motohiro Kawahito", "Andreas Moshovos"], "year": 2015, "MAG papers": [{"PaperId": 2091873788, "PaperTitle": "optimizing memory translation emulation in full system emulators", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 2.0, "university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Compiler/Runtime Framework for Dynamic Dataflow Parallelization of Tiled Programs.", "DBLP authors": ["Martin Kong", "Antoniu Pop", "Louis-No\u00ebl Pouchet", "R. Govindarajan", "Albert Cohen", "P. Sadayappan"], "year": 2015, "MAG papers": [{"PaperId": 2050626467, "PaperTitle": "compiler runtime framework for dynamic dataflow parallelization of tiled programs", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ohio state university": 3.0, "university of manchester": 1.0, "indian institute of science": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Crown Scheduling Heuristics for Energy-Efficient Mapping and Scaling of Moldable Streaming Tasks on Manycore Systems.", "DBLP authors": ["Nicolas Melot", "Christoph W. Ke\u00dfler", "J\u00f6rg Keller", "Patrick Eitschberger"], "year": 2015, "MAG papers": [{"PaperId": 3016676131, "PaperTitle": "fast crown scheduling heuristics for energy efficient mapping and scaling of moldable streaming tasks on manycore systems", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Transactional Read-Modify-Write Without Aborts.", "DBLP authors": ["Wenjia Ruan", "Yujie Liu", "Michael F. Spear"], "year": 2015, "MAG papers": [{"PaperId": 1972170503, "PaperTitle": "transactional read modify write without aborts", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"lehigh university": 3.0}}], "source": "ES"}, {"DBLP title": "Using Template Matching to Infer Parallel Design Patterns.", "DBLP authors": ["Zia Ul Huda", "Ali Jannesari", "Felix Wolf"], "year": 2015, "MAG papers": [{"PaperId": 2140131713, "PaperTitle": "using template matching to infer parallel design patterns", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"rwth aachen university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Correction of Anomalies in Snapshot Isolation Transactions.", "DBLP authors": ["Heiner Litz", "Ricardo J. Dias", "David R. Cheriton"], "year": 2015, "MAG papers": [{"PaperId": 2082484926, "PaperTitle": "efficient correction of anomalies in snapshot isolation transactions", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"stanford university": 2.0, "university of lisbon": 1.0}}], "source": "ES"}, {"DBLP title": "Perfect Reconstructability of Control Flow from Demand Dependence Graphs.", "DBLP authors": ["Helge Bahmann", "Nico Reissmann", "Magnus Jahre", "Jan Christian Meyer"], "year": 2015, "MAG papers": [{"PaperId": 2026352419, "PaperTitle": "perfect reconstructability of control flow from demand dependence graphs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"google": 1.0, "norwegian university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "On Using the Roofline Model with Lower Bounds on Data Movement.", "DBLP authors": ["Venmugil Elango", "Naser Sedaghati", "Fabrice Rastello", "Louis-No\u00ebl Pouchet", "J. Ramanujam", "Radu Teodorescu", "P. Sadayappan"], "year": 2015, "MAG papers": [{"PaperId": 2091421236, "PaperTitle": "on using the roofline model with lower bounds on data movement", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ohio state university": 5.0, "louisiana state university": 1.0}}], "source": "ES"}]