{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:09:57 2006 " "Info: Processing started: Thu Nov 16 17:09:57 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ozy_eval EP2C5Q208C7 " "Info: Selected device EP2C5Q208C7 for design \"ozy_eval\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C7 " "Info: Device EP2C8Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FX2_CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node FX2_CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "txfifoclr  " "Info: Automatically promoted node txfifoclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~19 " "Info: Destination node Selector0~19" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 350 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Selector0~19" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Selector0~19 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Selector0~19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 54 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "txfifoclr" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { txfifoclr } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { txfifoclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:03 " "Info: Finished register packing: elapsed time is 00:00:03" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Embedded multiplier block " "Extra Info: Packed 96 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Info: Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.555 ns memory register " "Info: Estimated most critical path is memory to register delay of 12.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg3 1 MEM M4K_X23_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a0~portb_address_reg3'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_7pi1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_7pi1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|q_b\[0\] 2 MEM M4K_X23_Y7 2 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X23_Y7; Fanout = 2; MEM Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.374 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_7pi1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_7pi1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.517 ns) 4.936 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[0\]~35 3 COMB LAB_X22_Y10 2 " "Info: 3: + IC(1.045 ns) + CELL(0.517 ns) = 4.936 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[0\]~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.562 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[0] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[0]~35 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.016 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[1\]~37 4 COMB LAB_X22_Y10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 5.016 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[1\]~37'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[0]~35 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[1]~37 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.096 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[2\]~39 5 COMB LAB_X22_Y10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.096 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[2\]~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[1]~37 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[2]~39 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.176 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[3\]~41 6 COMB LAB_X22_Y10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.176 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[3\]~41'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[2]~39 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[3]~41 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.256 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[4\]~43 7 COMB LAB_X22_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.256 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[4\]~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[3]~41 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.336 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[5\]~45 8 COMB LAB_X22_Y10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.336 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[5\]~45'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.416 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[6\]~47 9 COMB LAB_X22_Y10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.416 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[6\]~47'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.496 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[7\]~49 10 COMB LAB_X22_Y10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.496 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[7\]~49'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 5.674 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[8\]~51 11 COMB LAB_X22_Y9 2 " "Info: 11: + IC(0.098 ns) + CELL(0.080 ns) = 5.674 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[8\]~51'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.178 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.754 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[9\]~53 12 COMB LAB_X22_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.754 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[9\]~53'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.834 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[10\]~55 13 COMB LAB_X22_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.834 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[10\]~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.914 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[11\]~57 14 COMB LAB_X22_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.914 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[11\]~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.994 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[12\]~59 15 COMB LAB_X22_Y9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.994 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[12\]~59'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.074 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[13\]~61 16 COMB LAB_X22_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.074 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[13\]~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.154 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[14\]~63 17 COMB LAB_X22_Y9 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.154 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[14\]~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.234 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[15\]~65 18 COMB LAB_X22_Y9 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 6.234 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[15\]~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.692 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[16\]~66 19 COMB LAB_X22_Y9 2 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 6.692 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum_int\[16\]~66'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 7.367 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum~0 20 COMB LAB_X22_Y9 31 " "Info: 20: + IC(0.131 ns) + CELL(0.544 ns) = 7.367 ns; Loc. = LAB_X22_Y9; Fanout = 31; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.675 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.517 ns) 9.274 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[0\]~88 21 COMB LAB_X17_Y11 2 " "Info: 21: + IC(1.390 ns) + CELL(0.517 ns) = 9.274 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[0\]~88'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.907 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.354 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[1\]~89 22 COMB LAB_X17_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.354 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[1\]~89'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.434 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[2\]~90 23 COMB LAB_X17_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.434 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[2\]~90'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.514 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[3\]~91 24 COMB LAB_X17_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.514 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[3\]~91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.594 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[4\]~92 25 COMB LAB_X17_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.594 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[4\]~92'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.674 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[5\]~93 26 COMB LAB_X17_Y11 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.674 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[5\]~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.754 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[6\]~94 27 COMB LAB_X17_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.754 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[6\]~94'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.834 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[7\]~95 28 COMB LAB_X17_Y11 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 9.834 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[7\]~95'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.914 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[8\]~96 29 COMB LAB_X17_Y11 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 9.914 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[8\]~96'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.994 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[9\]~97 30 COMB LAB_X17_Y11 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 9.994 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[9\]~97'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.074 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[10\]~98 31 COMB LAB_X17_Y11 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.074 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[10\]~98'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.154 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[11\]~99 32 COMB LAB_X17_Y11 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 10.154 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[11\]~99'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.234 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[12\]~100 33 COMB LAB_X17_Y11 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 10.234 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[12\]~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.314 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[13\]~101 34 COMB LAB_X17_Y11 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 10.314 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[13\]~101'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.394 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]~102 35 COMB LAB_X17_Y11 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 10.394 ns; Loc. = LAB_X17_Y11; Fanout = 1; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[14\]~102'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~102 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.852 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[15\]~65 36 COMB LAB_X17_Y11 1 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 10.852 ns; Loc. = LAB_X17_Y11; Fanout = 1; COMB Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[15\]~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~102 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]~65 } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(1.185 ns) 12.555 ns halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[15\] 37 REG DSPMULT_X16_Y11_N0 17 " "Info: 37: + IC(0.518 ns) + CELL(1.185 ns) = 12.555 ns; Loc. = DSPMULT_X16_Y11_N0; Fanout = 17; REG Node = 'halfband_decim:hb_q\|ram16_2sum:ram16_even\|sum\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.703 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15] } "NODE_NAME" } } { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ram16_2sum.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.373 ns ( 74.66 % ) " "Info: Total cell delay = 9.373 ns ( 74.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.182 ns ( 25.34 % ) " "Info: Total interconnect delay = 3.182 ns ( 25.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.555 ns" { halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[0] halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[0]~35 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[1]~37 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[2]~39 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[3]~41 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66 halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~102 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]~65 halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 33 " "Info: Average interconnect usage is 27% of the available device resources. Peak interconnect usage is 33%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x14_y0 x28_y14 " "Info: The peak interconnect region extends from location x14_y0 to location x28_y14" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Info: Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "9 " "Info: Fitter merged 9 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y10 " "Info: Physical RAM block M4K_X23_Y10 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_1\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q3\|ram16:ram16_odd\|altsyncram:ram_array_rtl_0\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y5 " "Info: Physical RAM block M4K_X23_Y5 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_5\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q2\|ram16:ram16_odd\|altsyncram:ram_array_rtl_2\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y2 " "Info: Physical RAM block M4K_X11_Y2 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i\|ram16:ram16_odd\|altsyncram:ram_array_rtl_11\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q\|ram16:ram16_odd\|altsyncram:ram_array_rtl_8\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y12 " "Info: Physical RAM block M4K_X23_Y12 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_7\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_4\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y11 " "Info: Physical RAM block M4K_X23_Y11 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_6\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q3\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_3\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y2 " "Info: Physical RAM block M4K_X23_Y2 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_13\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_10\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y3 " "Info: Physical RAM block M4K_X23_Y3 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_12\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q2\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_9\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y7 " "Info: Physical RAM block M4K_X23_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_17\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array_rtl_15\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y9 " "Info: Physical RAM block M4K_X23_Y9 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_i\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_16\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a0 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a1 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a2 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a3 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a4 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a5 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a6 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a7 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a8 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a9 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a10 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a11 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a12 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a13 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a14 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a15 " "Info: RAM slice: halfband_decim:hb_q\|ram16_2sum:ram16_even\|altsyncram:ram_array__dual_rtl_14\|altsyncram_7pi1:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0}  } {  } 2 0 "Fitter merged %1!d! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[0\] 0 " "Info: Pin \"FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[1\] 0 " "Info: Pin \"FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[2\] 0 " "Info: Pin \"FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[3\] 0 " "Info: Pin \"FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[4\] 0 " "Info: Pin \"FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[5\] 0 " "Info: Pin \"FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[6\] 0 " "Info: Pin \"FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[7\] 0 " "Info: Pin \"FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[8\] 0 " "Info: Pin \"FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[9\] 0 " "Info: Pin \"FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[10\] 0 " "Info: Pin \"FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[11\] 0 " "Info: Pin \"FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[12\] 0 " "Info: Pin \"FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[13\] 0 " "Info: Pin \"FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[14\] 0 " "Info: Pin \"FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[15\] 0 " "Info: Pin \"FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Info: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Info: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Info: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Info: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Info: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO1 0 " "Info: Pin \"GPIO1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO2 0 " "Info: Pin \"GPIO2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO3 0 " "Info: Pin \"GPIO3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO4 0 " "Info: Pin \"GPIO4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO5 0 " "Info: Pin \"GPIO5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO6 0 " "Info: Pin \"GPIO6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO7 0 " "Info: Pin \"GPIO7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EVALPIN39 0 " "Info: Pin \"EVALPIN39\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SO 0 " "Info: Pin \"SO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SLRD VCC " "Info: Pin SLRD has VCC driving its datain port" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 33 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLRD" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SLOE VCC " "Info: Pin SLOE has VCC driving its datain port" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 34 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLOE" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SLOE } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SLOE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[0\] GND " "Info: Pin FIFO_ADR\[0\] has GND driving its datain port" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 35 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FIFO_ADR\[0\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[1\] VCC " "Info: Pin FIFO_ADR\[1\] has VCC driving its datain port" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 35 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FIFO_ADR\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EVALPIN39 VCC " "Info: Pin EVALPIN39 has VCC driving its datain port" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 47 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EVALPIN39" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EVALPIN39 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EVALPIN39 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SPI_REGS:spi_regs\|sRd " "Info: Following pins have the same output enable: SPI_REGS:spi_regs\|sRd" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SO LVTTL " "Info: Type bidirectional pin SO uses the LVTTL I/O standard" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 51 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SO" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SO } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SO } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:12:01 2006 " "Info: Processing ended: Thu Nov 16 17:12:01 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Info: Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_eval.fit.smsg " "Info: Generated suppressed messages file C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_eval.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
