<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › musb › tusb6010_omap.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tusb6010_omap.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TUSB6010 USB 2.0 OTG Dual Role controller OMAP DMA interface</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Nokia Corporation</span>
<span class="cm"> * Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/usb.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;plat/dma.h&gt;</span>
<span class="cp">#include &lt;plat/mux.h&gt;</span>

<span class="cp">#include &quot;musb_core.h&quot;</span>
<span class="cp">#include &quot;tusb6010.h&quot;</span>

<span class="cp">#define to_chdat(c)		((struct tusb_omap_dma_ch *)(c)-&gt;private_data)</span>

<span class="cp">#define MAX_DMAREQ		5	</span><span class="cm">/* REVISIT: Really 6, but req5 not OK */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">tbase</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">phys_offset</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">epnum</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">tx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span><span class="p">;</span>

	<span class="kt">int</span>			<span class="n">ch</span><span class="p">;</span>
	<span class="n">s8</span>			<span class="n">dmareq</span><span class="p">;</span>
	<span class="n">s8</span>			<span class="n">sync_dev</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span><span class="p">;</span>

	<span class="n">dma_addr_t</span>		<span class="n">dma_addr</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">len</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">packet_sz</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">transfer_packet_sz</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">transfer_len</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">completed_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tusb_omap_dma</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_controller</span>		<span class="n">controller</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>			<span class="o">*</span><span class="n">musb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">tbase</span><span class="p">;</span>

	<span class="kt">int</span>				<span class="n">ch</span><span class="p">;</span>
	<span class="n">s8</span>				<span class="n">dmareq</span><span class="p">;</span>
	<span class="n">s8</span>				<span class="n">sync_dev</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">multichannel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tusb_omap_dma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_controller</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span><span class="p">;</span>

	<span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tusb_omap_dma</span><span class="p">,</span> <span class="n">controller</span><span class="p">);</span>

	<span class="cm">/* dev_dbg(musb-&gt;controller, &quot;ep%i ch: %i\n&quot;, chdat-&gt;epnum, chdat-&gt;ch); */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tusb_omap_dma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_controller</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span><span class="p">;</span>

	<span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tusb_omap_dma</span><span class="p">,</span> <span class="n">controller</span><span class="p">);</span>

	<span class="cm">/* dev_dbg(musb-&gt;controller, &quot;ep%i ch: %i\n&quot;, chdat-&gt;epnum, chdat-&gt;ch); */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Allocate dmareq0 to the current channel unless it&#39;s already taken</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tusb_omap_use_shared_dmareq</span><span class="p">(</span><span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span> <span class="o">*</span><span class="n">chdat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span>		<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i dmareq0 is busy for ep%i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">;</span>

	<span class="n">musb_writel</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tusb_omap_free_shared_dmareq</span><span class="p">(</span><span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span> <span class="o">*</span><span class="n">chdat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span>		<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">!=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;ep%i trying to release dmareq0 for ep%i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * See also musb_dma_completion in plat_uds.c and musb_g_[tx|rx]() in</span>
<span class="cm"> * musb_gadget.c.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tusb_omap_dma_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">lch</span><span class="p">,</span> <span class="n">u16</span> <span class="n">ch_status</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">channel</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span>	<span class="o">*</span><span class="n">chdat</span> <span class="o">=</span> <span class="n">to_chdat</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tusb_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">ep_conf</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">remaining</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="n">pio</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">ch</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span><span class="p">)</span>
		<span class="n">ch</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ch</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch_status</span> <span class="o">!=</span> <span class="n">OMAP_DMA_BLOCK_IRQ</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;TUSB DMA error status: %i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ch_status</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i %s dma callback ch: %i status: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">,</span>
		<span class="n">ch</span><span class="p">,</span> <span class="n">ch_status</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">remaining</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_TX_OFFSET</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">remaining</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_RX_OFFSET</span><span class="p">);</span>

	<span class="n">remaining</span> <span class="o">=</span> <span class="n">TUSB_EP_CONFIG_XFR_SIZE</span><span class="p">(</span><span class="n">remaining</span><span class="p">);</span>

	<span class="cm">/* HW issue #10: XFR_SIZE may get corrupt on DMA (both async &amp; sync) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">remaining</span> <span class="o">&gt;</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Corrupt %s dma ch%i XFR_SIZE: 0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">,</span>
			<span class="n">remaining</span><span class="p">);</span>
		<span class="n">remaining</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span> <span class="o">-</span> <span class="n">remaining</span><span class="p">;</span>
	<span class="n">pio</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;DMA remaining %lu/%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">remaining</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">);</span>

	<span class="cm">/* Transfer remaining 1 - 31 bytes */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pio</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">pio</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span>	<span class="o">*</span><span class="n">buf</span><span class="p">;</span>

		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Using PIO for remaining %lu bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pio</span><span class="p">);</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">phys_to_virt</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dma_addr</span><span class="p">)</span> <span class="o">+</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dma_addr</span><span class="p">,</span>
						<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">,</span>
						<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="n">musb_write_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">pio</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dma_addr</span><span class="p">,</span>
						<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">,</span>
						<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
			<span class="n">musb_read_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">pio</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">channel</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">+=</span> <span class="n">pio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span><span class="p">)</span>
		<span class="n">tusb_omap_free_shared_dmareq</span><span class="p">(</span><span class="n">chdat</span><span class="p">);</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_FREE</span><span class="p">;</span>

	<span class="cm">/* Handle only RX callbacks here. TX callbacks must be handled based</span>
<span class="cm">	 * on the TUSB DMA status interrupt.</span>
<span class="cm">	 * REVISIT: Use both TUSB DMA status interrupt and OMAP DMA callback</span>
<span class="cm">	 * interrupt for RX and TX.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">musb_dma_completion</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">);</span>

	<span class="cm">/* We must terminate short tx transfers manually by setting TXPKTRDY.</span>
<span class="cm">	 * REVISIT: This same problem may occur with other MUSB dma as well.</span>
<span class="cm">	 * Easy to test with g_ether by pinging the MUSB board with ping -s54.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span> <span class="o">&lt;</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">packet_sz</span><span class="p">)</span>
			<span class="o">||</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span> <span class="o">%</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">packet_sz</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u16</span>	<span class="n">csr</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;terminating short tx packet</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
			<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
			<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_MODE</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span>
				<span class="o">|</span> <span class="n">MUSB_TXCSR_P_WZC_BITS</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tusb_omap_dma_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u16</span> <span class="n">packet_sz</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">rndis_mode</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dma_addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span>		<span class="o">*</span><span class="n">chdat</span> <span class="o">=</span> <span class="n">to_chdat</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>		<span class="o">*</span><span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tusb_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>			<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>			<span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>		<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">ep_conf</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">fifo</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">fifo_sync</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">omap_dma_channel_params</span>	<span class="n">dma_params</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">dma_remaining</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">src_burst</span><span class="p">,</span> <span class="n">dst_burst</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">csr</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">ch</span><span class="p">;</span>
	<span class="n">s8</span>				<span class="n">dmareq</span><span class="p">;</span>
	<span class="n">s8</span>				<span class="n">sync_dev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">dma_addr</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">packet_sz</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * HW issue #10: Async dma will eventually corrupt the XFR_SIZE</span>
<span class="cm">	 * register which will cause missed DMA interrupt. We could try to</span>
<span class="cm">	 * use a timer for the callback, but it is unsafe as the XFR_SIZE</span>
<span class="cm">	 * register is corrupt, and we won&#39;t know if the DMA worked.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_addr</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Because of HW issue #10, it seems like mixing sync DMA and async</span>
<span class="cm">	 * PIO access can confuse the DMA. Make sure XFR_SIZE is reset before</span>
<span class="cm">	 * using the channel for DMA.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">dma_remaining</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_TX_OFFSET</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_remaining</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_RX_OFFSET</span><span class="p">);</span>

	<span class="n">dma_remaining</span> <span class="o">=</span> <span class="n">TUSB_EP_CONFIG_XFR_SIZE</span><span class="p">(</span><span class="n">dma_remaining</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_remaining</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Busy %s dma ch%i, not using: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">,</span>
			<span class="n">dma_remaining</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span> <span class="o">=</span> <span class="n">len</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x1f</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="n">packet_sz</span><span class="p">)</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_packet_sz</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_packet_sz</span> <span class="o">=</span> <span class="n">packet_sz</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ch</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">;</span>
		<span class="n">dmareq</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span><span class="p">;</span>
		<span class="n">sync_dev</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">sync_dev</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tusb_omap_use_shared_dmareq</span><span class="p">(</span><span class="n">chdat</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;could not get dma for ep%i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* REVISIT: This should get blocked earlier, happens</span>
<span class="cm">			 * with MSC ErrorRecoveryTest</span>
<span class="cm">			 */</span>
			<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ch</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">;</span>
		<span class="n">dmareq</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">dmareq</span><span class="p">;</span>
		<span class="n">sync_dev</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">sync_dev</span><span class="p">;</span>
		<span class="n">omap_set_dma_callback</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">tusb_omap_dma_cb</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">packet_sz</span> <span class="o">=</span> <span class="n">packet_sz</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dma_addr</span> <span class="o">=</span> <span class="n">dma_addr</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">;</span>

	<span class="cm">/* Since we&#39;re recycling dma areas, we need to clean or invalidate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">dma_map_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">phys_to_virt</span><span class="p">(</span><span class="n">dma_addr</span><span class="p">),</span> <span class="n">len</span><span class="p">,</span>
				<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_map_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">phys_to_virt</span><span class="p">(</span><span class="n">dma_addr</span><span class="p">),</span> <span class="n">len</span><span class="p">,</span>
				<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

	<span class="cm">/* Use 16-bit transfer if dma_addr is not 32-bit aligned */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dma_addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">data_type</span> <span class="o">=</span> <span class="n">OMAP_DMA_DATA_TYPE_S32</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">elem_count</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* Elements in frame */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">data_type</span> <span class="o">=</span> <span class="n">OMAP_DMA_DATA_TYPE_S16</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">elem_count</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* Elements in frame */</span>
		<span class="n">fifo</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">fifo_async</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma_params</span><span class="p">.</span><span class="n">frame_count</span>	<span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span> <span class="cm">/* Burst sz frame */</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i %s dma ch%i dma: %08x len: %u(%u) packet_sz: %i(%i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">,</span>
		<span class="n">ch</span><span class="p">,</span> <span class="n">dma_addr</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_packet_sz</span><span class="p">,</span> <span class="n">packet_sz</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Prepare omap DMA for transfer</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_amode</span>	<span class="o">=</span> <span class="n">OMAP_DMA_AMODE_POST_INC</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_start</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dma_addr</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_ei</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_fi</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_amode</span>	<span class="o">=</span> <span class="n">OMAP_DMA_AMODE_DOUBLE_IDX</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_start</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">fifo</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_ei</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_fi</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">31</span><span class="p">;</span>	<span class="cm">/* Loop 32 byte window */</span>

		<span class="n">dma_params</span><span class="p">.</span><span class="n">trigger</span>	<span class="o">=</span> <span class="n">sync_dev</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">sync_mode</span>	<span class="o">=</span> <span class="n">OMAP_DMA_SYNC_FRAME</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_or_dst_synch</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Dest sync */</span>

		<span class="n">src_burst</span> <span class="o">=</span> <span class="n">OMAP_DMA_DATA_BURST_16</span><span class="p">;</span>	<span class="cm">/* 16x32 read */</span>
		<span class="n">dst_burst</span> <span class="o">=</span> <span class="n">OMAP_DMA_DATA_BURST_8</span><span class="p">;</span>	<span class="cm">/* 8x32 write */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_amode</span>	<span class="o">=</span> <span class="n">OMAP_DMA_AMODE_DOUBLE_IDX</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_start</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">fifo</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_ei</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_fi</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">31</span><span class="p">;</span>	<span class="cm">/* Loop 32 byte window */</span>

		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_amode</span>	<span class="o">=</span> <span class="n">OMAP_DMA_AMODE_POST_INC</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_start</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dma_addr</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_ei</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">dst_fi</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dma_params</span><span class="p">.</span><span class="n">trigger</span>	<span class="o">=</span> <span class="n">sync_dev</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">sync_mode</span>	<span class="o">=</span> <span class="n">OMAP_DMA_SYNC_FRAME</span><span class="p">;</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_or_dst_synch</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Source sync */</span>

		<span class="n">src_burst</span> <span class="o">=</span> <span class="n">OMAP_DMA_DATA_BURST_8</span><span class="p">;</span>	<span class="cm">/* 8x32 read */</span>
		<span class="n">dst_burst</span> <span class="o">=</span> <span class="n">OMAP_DMA_DATA_BURST_16</span><span class="p">;</span>	<span class="cm">/* 16x32 write */</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i %s using %i-bit %s dma from 0x%08lx to 0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">dma_params</span><span class="p">.</span><span class="n">data_type</span> <span class="o">==</span> <span class="n">OMAP_DMA_DATA_TYPE_S32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">32</span> <span class="o">:</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">((</span><span class="n">dma_addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;sync&quot;</span> <span class="o">:</span> <span class="s">&quot;async&quot;</span><span class="p">,</span>
		<span class="n">dma_params</span><span class="p">.</span><span class="n">src_start</span><span class="p">,</span> <span class="n">dma_params</span><span class="p">.</span><span class="n">dst_start</span><span class="p">);</span>

	<span class="n">omap_set_dma_params</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_params</span><span class="p">);</span>
	<span class="n">omap_set_dma_src_burst_mode</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">src_burst</span><span class="p">);</span>
	<span class="n">omap_set_dma_dest_burst_mode</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">dst_burst</span><span class="p">);</span>
	<span class="n">omap_set_dma_write_mode</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">OMAP_DMA_WRITE_LAST_NON_POSTED</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Prepare MUSB for DMA transfer</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">MUSB_TXCSR_AUTOSET</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_DMAENAB</span>
			<span class="o">|</span> <span class="n">MUSB_TXCSR_DMAMODE</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_MODE</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_TXCSR_P_UNDERRUN</span><span class="p">;</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_DMAENAB</span><span class="p">;</span>
		<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_RXCSR_AUTOCLEAR</span> <span class="o">|</span> <span class="n">MUSB_RXCSR_DMAMODE</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span>
			<span class="n">csr</span> <span class="o">|</span> <span class="n">MUSB_RXCSR_P_WZC_BITS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start DMA transfer</span>
<span class="cm">	 */</span>
	<span class="n">omap_start_dma</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Send transfer_packet_sz packets at a time */</span>
		<span class="n">musb_writel</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_MAX_PACKET_SIZE_OFFSET</span><span class="p">,</span>
			<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_packet_sz</span><span class="p">);</span>

		<span class="n">musb_writel</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_TX_OFFSET</span><span class="p">,</span>
			<span class="n">TUSB_EP_CONFIG_XFR_SIZE</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Receive transfer_packet_sz packets at a time */</span>
		<span class="n">musb_writel</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_MAX_PACKET_SIZE_OFFSET</span><span class="p">,</span>
			<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_packet_sz</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

		<span class="n">musb_writel</span><span class="p">(</span><span class="n">ep_conf</span><span class="p">,</span> <span class="n">TUSB_EP_RX_OFFSET</span><span class="p">,</span>
			<span class="n">TUSB_EP_CONFIG_XFR_SIZE</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">transfer_len</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tusb_omap_dma_abort</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span>	<span class="o">*</span><span class="n">chdat</span> <span class="o">=</span> <span class="n">to_chdat</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tusb_dma</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">omap_stop_dma</span><span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
			<span class="n">omap_free_dma</span><span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
			<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_FREE</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tusb_omap_dma_allocate_dmareq</span><span class="p">(</span><span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span> <span class="o">*</span><span class="n">chdat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span>		<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="n">i</span><span class="p">,</span> <span class="n">dmareq_nr</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">const</span> <span class="kt">int</span> <span class="n">sync_dev</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">OMAP24XX_DMA_EXT_DMAREQ0</span><span class="p">,</span>
		<span class="n">OMAP24XX_DMA_EXT_DMAREQ1</span><span class="p">,</span>
		<span class="n">OMAP242X_DMA_EXT_DMAREQ2</span><span class="p">,</span>
		<span class="n">OMAP242X_DMA_EXT_DMAREQ3</span><span class="p">,</span>
		<span class="n">OMAP242X_DMA_EXT_DMAREQ4</span><span class="p">,</span>
		<span class="n">OMAP242X_DMA_EXT_DMAREQ5</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMAREQ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">cur</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">5</span><span class="p">)))</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">5</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cur</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dmareq_nr</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmareq_nr</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dmareq_nr</span> <span class="o">*</span> <span class="mi">5</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dmareq_nr</span> <span class="o">*</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="n">dmareq_nr</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">=</span> <span class="n">sync_dev</span><span class="p">[</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span><span class="p">];</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tusb_omap_dma_free_dmareq</span><span class="p">(</span><span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span> <span class="o">*</span><span class="n">chdat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chdat</span> <span class="o">||</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1f</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">*</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">dma_channel_pool</span><span class="p">[</span><span class="n">MAX_DMAREQ</span><span class="p">];</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span>
<span class="nf">tusb_omap_dma_allocate</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_controller</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">hw_ep</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">dev_name</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">tbase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span>	<span class="o">*</span><span class="n">chdat</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">reg</span><span class="p">;</span>

	<span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tusb_omap_dma</span><span class="p">,</span> <span class="n">controller</span><span class="p">);</span>
	<span class="n">musb</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="n">tbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ctrl_base</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">+</span> <span class="mi">15</span><span class="p">));</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_MASK</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/* REVISIT: Why does dmareq5 not work? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Not allowing DMA for ep0 %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMAREQ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="n">dma_channel_pool</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_UNKNOWN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ch</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_FREE</span><span class="p">;</span>
			<span class="n">channel</span> <span class="o">=</span> <span class="n">ch</span><span class="p">;</span>
			<span class="n">chdat</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">channel</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_name</span> <span class="o">=</span> <span class="s">&quot;TUSB transmit&quot;</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev_name</span> <span class="o">=</span> <span class="s">&quot;TUSB receive&quot;</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">musb</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tbase</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">tbase</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">completed_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">tusb_dma</span><span class="p">;</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">max_len</span> <span class="o">=</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">desired_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">tusb_omap_dma_allocate_dmareq</span><span class="p">(</span><span class="n">chdat</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">free_dmareq</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">omap_request_dma</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">sync_dev</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">,</span>
				<span class="n">tusb_omap_dma_cb</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">free_dmareq</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">=</span> <span class="n">OMAP24XX_DMA_EXT_DMAREQ0</span><span class="p">;</span>

		<span class="cm">/* Callback data gets set later in the shared dmareq case */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">omap_request_dma</span><span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">sync_dev</span><span class="p">,</span> <span class="s">&quot;TUSB shared&quot;</span><span class="p">,</span>
				<span class="n">tusb_omap_dma_cb</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">free_dmareq</span><span class="p">;</span>

		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i %s dma: %s dma%i dmareq%i sync%i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">?</span> <span class="s">&quot;tx&quot;</span> <span class="o">:</span> <span class="s">&quot;rx&quot;</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">?</span> <span class="s">&quot;dedicated&quot;</span> <span class="o">:</span> <span class="s">&quot;shared&quot;</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">:</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">:</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">dmareq</span><span class="p">,</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">:</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">sync_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">channel</span><span class="p">;</span>

<span class="nl">free_dmareq:</span>
	<span class="n">tusb_omap_dma_free_dmareq</span><span class="p">(</span><span class="n">chdat</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i: Could not get a DMA channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_UNKNOWN</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tusb_omap_dma_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span>	<span class="o">*</span><span class="n">chdat</span> <span class="o">=</span> <span class="n">to_chdat</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">tbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ctrl_base</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">reg</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep%i ch%i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">+</span> <span class="mi">15</span><span class="p">));</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_MASK</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">musb_readl</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">+</span> <span class="mi">15</span><span class="p">));</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_CLEAR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_UNKNOWN</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">omap_stop_dma</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
		<span class="n">omap_free_dma</span><span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
		<span class="n">chdat</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chdat</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">tusb_omap_dma_free_dmareq</span><span class="p">(</span><span class="n">chdat</span><span class="p">);</span>

	<span class="n">channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dma_controller_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_controller</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">i</span><span class="p">;</span>

	<span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tusb_omap_dma</span><span class="p">,</span> <span class="n">controller</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMAREQ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="n">dma_channel_pool</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tusb_dma</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span> <span class="o">&amp;&amp;</span> <span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">omap_free_dma</span><span class="p">(</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">tusb_dma</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dma_controller</span> <span class="o">*</span><span class="n">__init</span>
<span class="nf">dma_controller_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">tbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ctrl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tusb_omap_dma</span>	<span class="o">*</span><span class="n">tusb_dma</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">i</span><span class="p">;</span>

	<span class="cm">/* REVISIT: Get dmareq lines used from board-*.c */</span>

	<span class="n">musb_writel</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">ctrl_base</span><span class="p">,</span> <span class="n">TUSB_DMA_INT_MASK</span><span class="p">,</span> <span class="mh">0x7fffffff</span><span class="p">);</span>
	<span class="n">musb_writel</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">ctrl_base</span><span class="p">,</span> <span class="n">TUSB_DMA_EP_MAP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">musb_writel</span><span class="p">(</span><span class="n">tbase</span><span class="p">,</span> <span class="n">TUSB_DMA_REQ_CONF</span><span class="p">,</span>
		<span class="n">TUSB_DMA_REQ_CONF_BURST_SIZE</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">TUSB_DMA_REQ_CONF_DMA_REQ_EN</span><span class="p">(</span><span class="mh">0x3f</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">TUSB_DMA_REQ_CONF_DMA_REQ_ASSER</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>

	<span class="n">tusb_dma</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tusb_omap_dma</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tusb_dma</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">musb</span> <span class="o">=</span> <span class="n">musb</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">tbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ctrl_base</span><span class="p">;</span>

	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">ch</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">dmareq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">sync_dev</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">tusb_omap_dma_start</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">.</span><span class="n">stop</span> <span class="o">=</span> <span class="n">tusb_omap_dma_stop</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">.</span><span class="n">channel_alloc</span> <span class="o">=</span> <span class="n">tusb_omap_dma_allocate</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">.</span><span class="n">channel_release</span> <span class="o">=</span> <span class="n">tusb_omap_dma_release</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">.</span><span class="n">channel_program</span> <span class="o">=</span> <span class="n">tusb_omap_dma_program</span><span class="p">;</span>
	<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">.</span><span class="n">channel_abort</span> <span class="o">=</span> <span class="n">tusb_omap_dma_abort</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tusb_get_revision</span><span class="p">(</span><span class="n">musb</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">TUSB_REV_30</span><span class="p">)</span>
		<span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">multichannel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMAREQ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">ch</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span>	<span class="o">*</span><span class="n">chdat</span><span class="p">;</span>

		<span class="n">ch</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_channel</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ch</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>

		<span class="n">dma_channel_pool</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">ch</span><span class="p">;</span>

		<span class="n">chdat</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tusb_omap_dma_ch</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chdat</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>

		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_UNKNOWN</span><span class="p">;</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">chdat</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">;</span>

<span class="nl">cleanup:</span>
	<span class="n">dma_controller_destroy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tusb_dma</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
