Analysis & Synthesis Status : Successful - Mon Jan  5 12:17:09 2026
Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
Revision Name : uart_fullduplex
Top-level Entity Name : uart_full_duplex_top
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 196
Total pins : 40
Total virtual pins : 0
Total block memory bits : 256
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
