{
  "300917352":
  {
    "nodes":
    [
      {
        "name":"kernel_2mm.B0.runOnce"
        , "id":300966496
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":322236416
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_2mm.B1.start"
        , "id":300966576
        , "start":"2"
        , "end":"4"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":305507728
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_kernel_2mms_c0_enter15_kernel_2mm0"
                , "Cluster Type":"Stall-Enable"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"0"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":306546864
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"?"
            , "id":349201584
            , "start":"3"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":15
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":320918176
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"320 bits"
                , "Depth":"0"
                , "Stream Name":"call.kernel_2mm"
                , "Stall-free":"No"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":15
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":346257616
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":322020880
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":321837408
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":321833216
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":321831968
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":321830720
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_2mm.B3"
        , "id":301014208
        , "start":"4"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":305860800
            , "start":"5"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_2mms_c0_enter18216_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":350521104
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350523536
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":351853600
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B5"
        , "id":300957024
        , "start":"9"
        , "end":"46"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":306191328
            , "start":"10"
            , "end":"13"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter18719_kernel_2mm1"
                , "Cluster Type":"Stall-Enable"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":350559248
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350607008
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350553744
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350599024
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":31
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350595136
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350585648
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":29
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350576160
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":28
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350567200
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":350602912
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":31
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":349256400
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350564352
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":350571088
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350573312
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":28
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":350580576
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350582800
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":29
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":350589536
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350591760
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":351006448
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":320913184
            , "start":"13"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Start Cycle":"4"
                , "Latency":"32"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":29
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":313232208
            , "start":"45"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Start Cycle":"36"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":29
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":320001808
            , "start":"13"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Start Cycle":"4"
                , "Latency":"32"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":28
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":321490496
            , "start":"45"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Start Cycle":"36"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":28
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":313850816
            , "start":"13"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Start Cycle":"4"
                , "Latency":"32"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":30
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":313249040
            , "start":"45"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Start Cycle":"36"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":30
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":313373520
            , "start":"13"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Start Cycle":"4"
                , "Latency":"32"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":27
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":312996224
            , "start":"45"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Start Cycle":"36"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":27
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_2mm.B4"
        , "id":301014288
        , "start":"46"
        , "end":"46"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B2"
        , "id":301014128
        , "start":"46"
        , "end":"46"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"Fused loop kernel_2mm.B6"
        , "id":300957104
        , "start":"46"
        , "end":"51"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":307536144
            , "start":"47"
            , "end":"51"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body51_kernel_2mms_c0_enter19717_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i,i'"
                , "id":350136720
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i,i'"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350139680
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":351030784
                , "start":"48"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B8"
        , "id":300957264
        , "start":"51"
        , "end":"61"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":307833568
            , "start":"52"
            , "end":"61"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body56_kernel_2mms_c0_enter20920_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":350156848
                , "start":"54"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":37
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350182288
                , "start":"54"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":37
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350153536
                , "start":"53"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350159632
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350163520
                , "start":"54"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":350316784
                , "start":"58"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"384"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B10"
        , "id":300957424
        , "start":"61"
        , "end":"78"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":308464352
            , "start":"62"
            , "end":"78"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body64_kernel_2mms_c0_enter23723_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"16"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"tmp_local"
                , "id":350297472
                , "start":"63"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350291792
                , "start":"63"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"D_local"
                , "id":350285808
                , "start":"63"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"D_local"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":47
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"tmp_local"
                , "id":350262336
                , "start":"74"
                , "end":"74"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"B_local"
                , "id":350247488
                , "start":"63"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"B_local"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350231056
                , "start":"63"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":350228272
                , "start":"64"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350267840
                , "start":"64"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350252640
                , "start":"63"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350235568
                , "start":"63"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350256528
                , "start":"67"
                , "end":"71"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350239456
                , "start":"64"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":350244912
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":350247136
                , "start":"68"
                , "end":"71"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":350261984
                , "start":"71"
                , "end":"74"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"10"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350264768
                , "start":"75"
                , "end":"75"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":350350208
                , "start":"75"
                , "end":"78"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"320"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B9"
        , "id":300957344
        , "start":"78"
        , "end":"79"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"ST"
            , "id":321278880
            , "start":"78"
            , "end":"79"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Start Cycle":"0"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":43
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_2mm.B7"
        , "id":300957184
        , "start":"79"
        , "end":"79"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B13"
        , "id":300926656
        , "start":"79"
        , "end":"92"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":309481856
            , "start":"80"
            , "end":"92"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body96_kernel_2mms_c0_enter26321_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"12"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"?"
                , "id":350698080
                , "start":"82"
                , "end":"82"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":47
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350666816
                , "start":"81"
                , "end":"81"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":350664032
                , "start":"82"
                , "end":"82"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":49
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350694480
                , "start":"82"
                , "end":"82"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":49
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350669248
                , "start":"81"
                , "end":"82"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350673136
                , "start":"82"
                , "end":"86"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":350678272
                , "start":"86"
                , "end":"86"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":350681024
                , "start":"86"
                , "end":"89"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":350368864
                , "start":"89"
                , "end":"92"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"10"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"448"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B15"
        , "id":300926816
        , "start":"92"
        , "end":"106"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":310109472
            , "start":"93"
            , "end":"106"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body107_kernel_2mms_c0_enter29524_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"D_local"
                , "id":350801312
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"D_local"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350794800
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":47
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"D_local"
                , "id":350771328
                , "start":"102"
                , "end":"102"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"D_local"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"C_local"
                , "id":350756480
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"C_local"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"tmp_local"
                , "id":350741984
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":350739552
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350776832
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350761632
                , "start":"94"
                , "end":"95"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":53
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350747136
                , "start":"94"
                , "end":"95"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":53
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350765520
                , "start":"95"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":53
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350751552
                , "start":"95"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":53
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":350770976
                , "start":"99"
                , "end":"102"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":53
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350773760
                , "start":"103"
                , "end":"103"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":53
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":350399184
                , "start":"103"
                , "end":"106"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"384"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B14"
        , "id":300926736
        , "start":"106"
        , "end":"107"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"ST"
            , "id":349702176
            , "start":"106"
            , "end":"107"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Start Cycle":"0"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":55
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_2mm.B12"
        , "id":300926576
        , "start":"107"
        , "end":"107"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B11"
        , "id":300926496
        , "start":"107"
        , "end":"107"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B16"
        , "id":300926896
        , "start":"107"
        , "end":"112"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 8"
            , "id":310969424
            , "start":"108"
            , "end":"112"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond137_preheader_kernel_2mms_c0_enter32318_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":350839056
                , "start":"109"
                , "end":"109"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":59
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350841488
                , "start":"109"
                , "end":"109"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":59
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":350411936
                , "start":"109"
                , "end":"112"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B19"
        , "id":300927136
        , "start":"112"
        , "end":"127"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 9"
            , "id":311391216
            , "start":"113"
            , "end":"127"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body140_kernel_2mms_c0_enter33522_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"14"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":350877568
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":61
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":350898864
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":61
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":350872064
                , "start":"114"
                , "end":"114"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":59
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350880352
                , "start":"115"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":63
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":350884240
                , "start":"116"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"4"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":63
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":350889696
                , "start":"116"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":350891920
                , "start":"115"
                , "end":"116"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":63
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":350894768
                , "start":"120"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"Yes"
                    , "Start Cycle":"8"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":63
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":350499488
                , "start":"124"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"32"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B18"
        , "id":300927056
        , "start":"127"
        , "end":"127"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B17"
        , "id":300926976
        , "start":"127"
        , "end":"128"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"WR"
            , "id":349680448
            , "start":"127"
            , "end":"127"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"1 bit"
                , "Depth":"0"
                , "Stream Name":"return.kernel_2mm"
                , "Stall-free":"No"
                , "Start Cycle":"0"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":66
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":350891920
        , "to":350894768
      }
      , {
        "from":350889696
        , "to":350891920
      }
      , {
        "from":350872064
        , "to":350880352
      }
      , {
        "from":350872064
        , "to":350891920
      }
      , {
        "from":350884240
        , "to":350894768
      }
      , {
        "from":350839056
        , "to":350411936
      }
      , {
        "from":350839056
        , "to":350841488
      }
      , {
        "from":300926896
        , "to":300927136
      }
      , {
        "from":350773760
        , "to":350399184
      }
      , {
        "from":350751552
        , "to":350770976
      }
      , {
        "from":350765520
        , "to":350770976
      }
      , {
        "from":350761632
        , "to":350765520
      }
      , {
        "from":350739552
        , "to":350747136
      }
      , {
        "from":350739552
        , "to":350761632
      }
      , {
        "from":350739552
        , "to":350776832
      }
      , {
        "from":350741984
        , "to":350747136
      }
      , {
        "from":300926736
        , "to":300926656
      }
      , {
        "from":300926736
        , "to":300926576
      }
      , {
        "from":350771328
        , "to":350773760
      }
      , {
        "from":350794800
        , "to":350399184
      }
      , {
        "from":350801312
        , "to":350399184
      }
      , {
        "from":300926816
        , "to":300926736
      }
      , {
        "from":350681024
        , "to":350368864
      }
      , {
        "from":350678272
        , "to":350681024
      }
      , {
        "from":350673136
        , "to":350681024
      }
      , {
        "from":300926576
        , "to":300926496
      }
      , {
        "from":300926576
        , "to":300957104
      }
      , {
        "from":350664032
        , "to":350368864
      }
      , {
        "from":350664032
        , "to":350669248
      }
      , {
        "from":350664032
        , "to":350694480
      }
      , {
        "from":350698080
        , "to":350368864
      }
      , {
        "from":300926656
        , "to":300926816
      }
      , {
        "from":350264768
        , "to":350350208
      }
      , {
        "from":301014288
        , "to":301014208
      }
      , {
        "from":301014288
        , "to":301014128
      }
      , {
        "from":349256400
        , "to":350564352
      }
      , {
        "from":300957424
        , "to":300957344
      }
      , {
        "from":306191328
        , "to":312996224
      }
      , {
        "from":306191328
        , "to":313232208
      }
      , {
        "from":306191328
        , "to":313249040
      }
      , {
        "from":306191328
        , "to":313373520
      }
      , {
        "from":306191328
        , "to":313850816
      }
      , {
        "from":306191328
        , "to":320001808
      }
      , {
        "from":306191328
        , "to":320913184
      }
      , {
        "from":306191328
        , "to":321490496
      }
      , {
        "from":300927136
        , "to":300927056
      }
      , {
        "from":350559248
        , "to":350564352
      }
      , {
        "from":350559248
        , "to":350567200
      }
      , {
        "from":350559248
        , "to":350573312
      }
      , {
        "from":350559248
        , "to":350576160
      }
      , {
        "from":350559248
        , "to":350582800
      }
      , {
        "from":350559248
        , "to":350585648
      }
      , {
        "from":350559248
        , "to":350591760
      }
      , {
        "from":350559248
        , "to":350595136
      }
      , {
        "from":350559248
        , "to":350599024
      }
      , {
        "from":350559248
        , "to":350607008
      }
      , {
        "from":350747136
        , "to":350751552
      }
      , {
        "from":350239456
        , "to":350247136
      }
      , {
        "from":300957344
        , "to":300957184
      }
      , {
        "from":300957344
        , "to":300957264
      }
      , {
        "from":300957024
        , "to":301014288
      }
      , {
        "from":320918176
        , "to":321830720
      }
      , {
        "from":320918176
        , "to":321831968
      }
      , {
        "from":320918176
        , "to":321833216
      }
      , {
        "from":320918176
        , "to":321837408
      }
      , {
        "from":320918176
        , "to":322020880
      }
      , {
        "from":320918176
        , "to":346257616
      }
      , {
        "from":349201584
        , "to":320918176
      }
      , {
        "from":350297472
        , "to":350350208
      }
      , {
        "from":320913184
        , "to":313232208
      }
      , {
        "from":350573312
        , "to":351006448
      }
      , {
        "from":300966576
        , "to":301014208
      }
      , {
        "from":350247136
        , "to":350261984
      }
      , {
        "from":350576160
        , "to":351006448
      }
      , {
        "from":350521104
        , "to":350523536
      }
      , {
        "from":350521104
        , "to":351853600
      }
      , {
        "from":350261984
        , "to":350264768
      }
      , {
        "from":350589536
        , "to":350591760
      }
      , {
        "from":300966496
        , "to":300966576
      }
      , {
        "from":350564352
        , "to":351006448
      }
      , {
        "from":320001808
        , "to":321490496
      }
      , {
        "from":301014208
        , "to":300957024
      }
      , {
        "from":350247488
        , "to":350252640
      }
      , {
        "from":350880352
        , "to":350884240
      }
      , {
        "from":350231056
        , "to":350235568
      }
      , {
        "from":350231056
        , "to":350350208
      }
      , {
        "from":350770976
        , "to":350773760
      }
      , {
        "from":350666816
        , "to":350368864
      }
      , {
        "from":350666816
        , "to":350669248
      }
      , {
        "from":300957184
        , "to":300926656
      }
      , {
        "from":350153536
        , "to":350159632
      }
      , {
        "from":350153536
        , "to":350316784
      }
      , {
        "from":350599024
        , "to":350602912
      }
      , {
        "from":350669248
        , "to":350368864
      }
      , {
        "from":350669248
        , "to":350673136
      }
      , {
        "from":301014128
        , "to":300957104
      }
      , {
        "from":350591760
        , "to":351006448
      }
      , {
        "from":350136720
        , "to":350139680
      }
      , {
        "from":350136720
        , "to":351030784
      }
      , {
        "from":300926496
        , "to":300926896
      }
      , {
        "from":350156848
        , "to":350159632
      }
      , {
        "from":350156848
        , "to":350182288
      }
      , {
        "from":350156848
        , "to":350316784
      }
      , {
        "from":300926976
        , "to":300966576
      }
      , {
        "from":350756480
        , "to":350761632
      }
      , {
        "from":350582800
        , "to":351006448
      }
      , {
        "from":313850816
        , "to":313249040
      }
      , {
        "from":300957264
        , "to":300957424
      }
      , {
        "from":350252640
        , "to":350256528
      }
      , {
        "from":313373520
        , "to":312996224
      }
      , {
        "from":300927056
        , "to":300926896
      }
      , {
        "from":300927056
        , "to":300926976
      }
      , {
        "from":350580576
        , "to":350582800
      }
      , {
        "from":300957104
        , "to":300957264
      }
      , {
        "from":350877568
        , "to":350880352
      }
      , {
        "from":350877568
        , "to":350891920
      }
      , {
        "from":350877568
        , "to":350898864
      }
      , {
        "from":350228272
        , "to":350235568
      }
      , {
        "from":350228272
        , "to":350252640
      }
      , {
        "from":350228272
        , "to":350267840
      }
      , {
        "from":350567200
        , "to":351006448
      }
      , {
        "from":350159632
        , "to":350163520
      }
      , {
        "from":350159632
        , "to":350316784
      }
      , {
        "from":350163520
        , "to":350316784
      }
      , {
        "from":350235568
        , "to":350239456
      }
      , {
        "from":350571088
        , "to":350573312
      }
      , {
        "from":350595136
        , "to":351006448
      }
      , {
        "from":350285808
        , "to":350350208
      }
      , {
        "from":350585648
        , "to":351006448
      }
      , {
        "from":350262336
        , "to":350264768
      }
      , {
        "from":350553744
        , "to":350564352
      }
      , {
        "from":350553744
        , "to":350567200
      }
      , {
        "from":350553744
        , "to":350573312
      }
      , {
        "from":350553744
        , "to":350576160
      }
      , {
        "from":350553744
        , "to":350582800
      }
      , {
        "from":350553744
        , "to":350585648
      }
      , {
        "from":350553744
        , "to":350591760
      }
      , {
        "from":350553744
        , "to":350595136
      }
      , {
        "from":350553744
        , "to":350599024
      }
      , {
        "from":350256528
        , "to":350261984
      }
      , {
        "from":350244912
        , "to":350247136
      }
    ]
  }
}
