// Seed: 2277532631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  assign module_1.id_8 = 0;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_19 = -1'b0;
endmodule
module module_1 #(
    parameter id_18 = 32'd39,
    parameter id_6  = 32'd0,
    parameter id_8  = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18
);
  output wire _id_18;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_2,
      id_2,
      id_10,
      id_3,
      id_3,
      id_2,
      id_10,
      id_3,
      id_10,
      id_11,
      id_11,
      id_4,
      id_4,
      id_10,
      id_11,
      id_11
  );
  inout logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire _id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19;
  localparam id_20 = ~1;
endmodule
