# Dadda_multiplier_4bit
VHDL code for a fast and efficient multiplier (4bits).
-(Can be reproduced)
-Author name(Yash Karundia, yashkarundia@gmail.com) needs to be duly recognised in the reproduced work


Works properly for only the bits from 00 to 0xFF. Tested on a FPGA Spartan6 board  

Fixes Left
-Needs code optimization..
