module d_ff_tb;
  reg d,clk;
  wire q;
  
  d_ff DUT(
    .d(d),
    .clk(clk),
    .q(q));
  
  initial clk=0;
    always #5 clk = ~clk;
  
  initial begin
    $monitor("d=%b, clk=%b, q=%b",d,clk,q);
    d=0; #10;
    d=1; #10;
    $finish;
  end
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, d_ff_tb);
  end
endmodule
