Analysis & Synthesis report for M_Top
Fri Nov 17 17:15:23 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0|shift_taps_jkm:auto_generated|altsyncram_b961:altsyncram4
 14. Parameter Settings for Inferred Entity Instance: M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0
 15. Parameter Settings for User Entity Instance: M_ClkPll:U_M_ClkPll_0|altpll:altpll_component
 16. Partition Dependent Files
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "M_ClkPll:U_M_ClkPll_0"
 21. SignalTap II Logic Analyzer Settings
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 17 17:15:23 2017       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; M_Top                                       ;
; Top-level Entity Name              ; M_Top                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; M_Top              ; M_Top              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; src/M_UartTop.vhd                                                  ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartTop.vhd                                                  ;             ;
; src/M_UartSend.vhd                                                 ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartSend.vhd                                                 ;             ;
; src/M_UartRecvTop.vhd                                              ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartRecvTop.vhd                                              ;             ;
; src/M_RecvVol.vhd                                                  ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvVol.vhd                                                  ;             ;
; src/M_RecvCurt.vhd                                                 ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvCurt.vhd                                                 ;             ;
; src/M_RecvCmd.vhd                                                  ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvCmd.vhd                                                  ;             ;
; src/M_FpgaType.vhd                                                 ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_FpgaType.vhd                                                 ;             ;
; src/M_CmparVol.vhd                                                 ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparVol.vhd                                                 ;             ;
; src/M_CmparCurt.vhd                                                ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparCurt.vhd                                                ;             ;
; src/M_CmdParse.vhd                                                 ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmdParse.vhd                                                 ;             ;
; src/M_Top.vhd                                                      ; yes             ; User VHDL File                     ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd                                                      ;             ;
; ip/M_ClkPll.vhd                                                    ; yes             ; User Wizard-Generated File         ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/ip/M_ClkPll.vhd                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                           ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                    ;             ;
; db/m_clkpll_altpll.v                                               ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/m_clkpll_altpll.v                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_l124.tdf                                             ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/altsyncram_l124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                         ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                      ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; d:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                              ;             ;
; db/cntr_2ii.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_2ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sldbe7d4d23/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |M_Top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |M_Top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |M_Top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |M_Top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |M_Top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |M_Top|M_ClkPll:U_M_ClkPll_0                                                                                                                                                                        ; ip/M_ClkPll.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------+
; Partition Status Summary                                           ;
+--------------------------------+-------------+---------------------+
; Partition Name                 ; Synthesized ; Reason              ;
+--------------------------------+-------------+---------------------+
; Top                            ; no          ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes ;
; sld_hub:auto_hub               ; no          ; No relevant changes ;
+--------------------------------+-------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; |M_Top                                       ; 1644 (1)          ; 1305 (0)     ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top                                                                                                                          ; work         ;
;    |M_ClkPll:U_M_ClkPll_0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_ClkPll:U_M_ClkPll_0                                                                                                    ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_ClkPll:U_M_ClkPll_0|altpll:altpll_component                                                                            ; work         ;
;          |M_ClkPll_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_ClkPll:U_M_ClkPll_0|altpll:altpll_component|M_ClkPll_altpll:auto_generated                                             ; work         ;
;    |M_CmdParse:U_M_CmdParse_0|               ; 56 (56)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmdParse:U_M_CmdParse_0                                                                                                ; work         ;
;    |M_CmparCurt:U_M_CmparCurt_0|             ; 516 (516)         ; 356 (356)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparCurt:U_M_CmparCurt_0                                                                                              ; work         ;
;    |M_CmparVol:U_M_CmparVol_0|               ; 648 (639)         ; 370 (364)    ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparVol:U_M_CmparVol_0                                                                                                ; work         ;
;       |altshift_taps:CpSl_CmpVolVld_o_rtl_0| ; 9 (0)             ; 6 (0)        ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0                                                           ; work         ;
;          |shift_taps_jkm:auto_generated|     ; 9 (2)             ; 6 (3)        ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0|shift_taps_jkm:auto_generated                             ; work         ;
;             |altsyncram_b961:altsyncram4|    ; 0 (0)             ; 0 (0)        ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0|shift_taps_jkm:auto_generated|altsyncram_b961:altsyncram4 ; work         ;
;             |cntr_6pf:cntr1|                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0|shift_taps_jkm:auto_generated|cntr_6pf:cntr1              ; work         ;
;             |cntr_p8h:cntr5|                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0|shift_taps_jkm:auto_generated|cntr_p8h:cntr5              ; work         ;
;    |M_FpgaType:U_M_FpgaType_0|               ; 145 (145)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_FpgaType:U_M_FpgaType_0                                                                                                ; work         ;
;    |M_UartTop:U_M_UartTop_0|                 ; 278 (0)           ; 433 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_UartTop:U_M_UartTop_0                                                                                                  ; work         ;
;       |M_UartRecvTop:U_M_UartRecvTop|        ; 160 (0)           ; 372 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop                                                                    ; work         ;
;          |M_RecvCmd:U_M_RecvCmd|             ; 91 (91)           ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd                                              ; work         ;
;          |M_RecvCurt:U_M_RecvCurt|           ; 31 (31)           ; 151 (151)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt                                            ; work         ;
;          |M_RecvVol:U_M_RecvVol|             ; 38 (38)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol                                              ; work         ;
;       |M_UartSend:U_M_UartSend|              ; 118 (118)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend                                                                          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                                          ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; M_CmparCurt:U_M_CmparCurt_0|PrSv_CtrlRelay_s[4]                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparVol:U_M_CmparVol_0|CpSv_CmpVolData_o[4..7]                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; M_ClkPll:U_M_ClkPll_0|altpll:altpll_component|M_ClkPll_altpll:auto_generated|pll_lock_sync          ; Stuck at VCC due to stuck port data_in                                                                      ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_CmpVolVldDly1_s                                ; Merged with M_CmparCurt:U_M_CmparCurt_0|PrSl_CmpVolVldDly1_s                                                ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_CmpVolVldDly2_s                                ; Merged with M_CmparCurt:U_M_CmparCurt_0|PrSl_CmpVolVldDly2_s                                                ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_CmpVolVldDly3_s                                ; Merged with M_CmparCurt:U_M_CmparCurt_0|PrSl_CmpVolVldDly3_s                                                ;
; M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[6]                                                   ; Merged with M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[7]                                               ;
; M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[4]                                                   ; Merged with M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[5]                                               ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_FpgaVldDly1_s                                  ; Merged with M_CmparVol:U_M_CmparVol_0|PrSl_FpgaVldDly1_s                                                    ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_FpgaVldDly2_s                                  ; Merged with M_CmparVol:U_M_CmparVol_0|PrSl_FpgaVldDly2_s                                                    ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_FpgaVldDly3_s                                  ; Merged with M_CmparVol:U_M_CmparVol_0|PrSl_FpgaVldDly3_s                                                    ;
; M_CmparVol:U_M_CmparVol_0|CpSv_CmpVolData_o[10]                                                     ; Merged with M_CmparVol:U_M_CmparVol_0|CpSv_VoltageResult_o[6]                                               ;
; M_CmparVol:U_M_CmparVol_0|CpSv_CmpVolData_o[9]                                                      ; Merged with M_CmparVol:U_M_CmparVol_0|CpSv_VoltageResult_o[5]                                               ;
; M_CmparVol:U_M_CmparVol_0|CpSv_CmpVolData_o[8]                                                      ; Merged with M_CmparVol:U_M_CmparVol_0|CpSv_VoltageResult_o[4]                                               ;
; M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[6]                                                        ; Merged with M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[7]                                                    ;
; M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[4]                                                        ; Merged with M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[5]                                                    ;
; M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[5]                                                   ; Merged with M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[7]                                               ;
; M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[4]                                                        ; Merged with M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[5]                                                    ;
; M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[6]                                                        ; Merged with M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[7]                                                    ;
; M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigData_s[1,3,7,8,10,14,15]                                    ; Merged with M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigData_s[0]                                               ;
; M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigData_s[2,4..6,9]                                            ; Merged with M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigData_s[11]                                              ;
; M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigData_s[1,3,6..10,14,15]                                   ; Merged with M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigData_s[0]                                             ;
; M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigData_s[2,4,5]                                             ; Merged with M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigData_s[11]                                            ;
; M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[5]                                                        ; Merged with M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[3]                                                    ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc5V_s[13..15]                                                      ; Merged with M_CmparVol:U_M_CmparVol_0|PrSv_Adc5V_s[12]                                                      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[0]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[0] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[0]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[0] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSl_RxPalDvld_s      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxPalDvld_s    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSl_RxPalDvld_s        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxPalDvld_s    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[7]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[7] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[7]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[7] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[6]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[6] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[6]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[6] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[5]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[5] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[5]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[5] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[4]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[4] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[4]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[4] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[3]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[3] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[3]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[3] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[2]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[2] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[2]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[2] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RxShifter_s[1]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[1] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RxShifter_s[1]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RxShifter_s[1] ;
; M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[5]                                                        ; Merged with M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[3]                                                    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSl_CapEn_s          ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_CapEn_s        ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSl_CapEn_s            ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_CapEn_s        ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RecvState_s[1]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[1] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RecvState_s[1]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[1] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RecvState_s[2]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[2] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RecvState_s[2]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[2] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[15]    ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[15]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[15]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[15]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[14]    ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[14]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[14]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[14]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[13]    ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[13]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[13]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[13]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[12]    ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[12]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[12]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[12]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[11]    ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[11]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[11]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[11]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[10]    ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[10]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[10]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[10]  ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[9]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[9]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[9]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[9]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[8]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[8]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[8]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[8]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[7]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[7]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[7]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[7]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[6]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[6]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[6]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[6]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[5]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[5]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[5]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[5]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[4]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[4]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[4]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[4]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[3]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[3]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[3]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[3]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[2]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[2]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[2]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[2]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[1]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[1]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[1]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[1]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_BaudCnt_s[0]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[0]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_BaudCnt_s[0]       ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[0]   ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSl_RxDDly2_s        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxDDly2_s      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSl_RxDDly2_s          ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxDDly2_s      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSl_RxDDly3_s        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxDDly3_s      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSl_RxDDly3_s          ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxDDly3_s      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_NumCnt_s[3]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[3]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_NumCnt_s[3]        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[3]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_NumCnt_s[2]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[2]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_NumCnt_s[2]        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[2]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_NumCnt_s[1]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[1]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_NumCnt_s[1]        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[1]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_NumCnt_s[0]      ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[0]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_NumCnt_s[0]        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_NumCnt_s[0]    ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_RecvState_s[0]   ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[0] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_RecvState_s[0]     ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[0] ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSl_RxDDly1_s        ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxDDly1_s      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSl_RxDDly1_s          ; Merged with M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSl_RxDDly1_s      ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc3V3_s[13..15]                                                     ; Merged with M_CmparVol:U_M_CmparVol_0|PrSv_Adc3V3_s[12]                                                     ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc2V5_s[13..15]                                                     ; Merged with M_CmparVol:U_M_CmparVol_0|PrSv_Adc2V5_s[12]                                                     ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc1V5_s[12..15]                                                     ; Merged with M_CmparVol:U_M_CmparVol_0|PrSv_Adc1V5_s[11]                                                     ;
; M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[7]                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[3]                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[3]                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigData_s[11]                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigData_s[11]                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc5V_s[12]                                                          ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc3V3_s[12]                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc2V5_s[12]                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; M_CmparVol:U_M_CmparVol_0|PrSv_Adc1V5_s[11]                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_FrameStrate_s[2] ; Stuck at GND due to stuck port data_in                                                                      ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_FrameStrate_s[2]   ; Stuck at GND due to stuck port data_in                                                                      ;
; Total Number of Removed Registers = 144                                                             ;                                                                                                             ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                               ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; M_ClkPll:U_M_ClkPll_0|altpll:altpll_component|M_ClkPll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC              ; M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[7],                                                   ;
;                                                                                            ; due to stuck port data_in ; M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[3],                                                        ;
;                                                                                            ;                           ; M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[3],                                                        ;
;                                                                                            ;                           ; M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigData_s[11],                                                ;
;                                                                                            ;                           ; M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigData_s[11],                                                  ;
;                                                                                            ;                           ; M_CmparVol:U_M_CmparVol_0|PrSv_Adc5V_s[12],                                                          ;
;                                                                                            ;                           ; M_CmparVol:U_M_CmparVol_0|PrSv_Adc3V3_s[12],                                                         ;
;                                                                                            ;                           ; M_CmparVol:U_M_CmparVol_0|PrSv_Adc2V5_s[12],                                                         ;
;                                                                                            ;                           ; M_CmparVol:U_M_CmparVol_0|PrSv_Adc1V5_s[11],                                                         ;
;                                                                                            ;                           ; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_FrameStrate_s[2], ;
;                                                                                            ;                           ; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_FrameStrate_s[2]    ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------+------------+
; Register Name                                                                                     ; Megafunction                                     ; Type       ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------+------------+
; M_CmparCurt:U_M_CmparCurt_0|PrSl_CmpVolVldDly2_s                                                  ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparCurt:U_M_CmparCurt_0|PrSl_CmpVolVldDly1_s                                                  ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o                                                        ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_CmpCurtDly2_s                                ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSl_CmpCurtDly1_s                                ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparCurt:U_M_CmparCurt_0|CpSl_CmpCurtVld_o                                                     ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparVol:U_M_CmparVol_0|PrSl_VolDVldDly2_s                                                      ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparVol:U_M_CmparVol_0|PrSl_VolDVldDly1_s                                                      ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|CpSl_VolDvld_o        ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparVol:U_M_CmparVol_0|PrSl_VolDataDly2_s[0..71]                                               ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_CmparVol:U_M_CmparVol_0|PrSl_VolDataDly1_s[0..71]                                               ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
; M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|CpSv_VolData_o[0..71] ; M_CmparVol:U_M_CmparVol_0|CpSl_CmpVolVld_o_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSl_AdcSclkNum_s[5]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSl_AdcSclkNum_s[7]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcStart_s[5]                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigNum_s[4]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigEnd_s[6]                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcConfigCmdNum_s[4]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcRst_s[15]                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcWait_s[9]                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcRecNum_s[0]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcStop_s[11]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_CapVolNum_s[0]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcStart_s[5]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigCmdNum_s[0]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigEnd_s[5]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcConfigNum_s[3]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcRst_s[5]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcWait_s[8]                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcRecNum_s[3]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcStop_s[2]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcEnd_s[7]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_Cnt1us_s[5]                                                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcVolRelay_s[19]                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |M_Top|M_CmdParse:U_M_CmdParse_0|PrSv_JtagRstCnt_s[11]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M_Top|M_CmdParse:U_M_CmdParse_0|PrSv_JtagRstEndCnt_s[2]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_BaudCnt_s[6]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxFrameCnt_s[2]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcEnd_s[8]                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_CurtCapCycle_s[1]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_Cnt1us_s[7]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_JtagCmdCnt[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M_Top|M_FpgaType:U_M_FpgaType_0|CpSv_FpgaType_o[2]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|CpSv_CmpCurtData_o[10]                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcVolStartCap_s[19]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_Adc5V_s[11]                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_Adc3V3_s[10]                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_Adc2V5_s[5]                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_Adc1V5_s[10]                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |M_Top|M_FpgaType:U_M_FpgaType_0|PrSv_TestCnt_s[10]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M_Top|M_FpgaType:U_M_FpgaType_0|PrSv_FpgaType_s[2]                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |M_Top|M_FpgaType:U_M_FpgaType_0|PrSv_GpioCheckNum_s[17]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M_Top|M_FpgaType:U_M_FpgaType_0|PrSv_GpioDly1_s[0]                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcCurtVadj_s[11]                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcCurt3V3_s[11]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcCurt2V5_s[11]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcCurt1V5_s[2]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_BaudCnt_s[13]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|CpSv_RelayVol_o[3]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxTrigCnt_s[2]                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxData_s[7]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_CapCurtNum_s[2]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_CmpIndCnt_s[4]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_TestPallData[4]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_TestPallData[15]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_TestPallData[17]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_JtagPallData[23]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_JtagPallData[12]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_JtagPallData[0]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[43] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[39] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[10] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[64] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[49] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[58] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[20] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_CurtPallData[31] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[48]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[56]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[33]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[40]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[23]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[24]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[0]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[10]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_VolPallData[68]    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |M_Top|M_CmdParse:U_M_CmdParse_0|PrSv_JtagState_s[1]                                                       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt|PrSv_FrameStrate_s[0] ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol|PrSv_FrameStrate_s[0]   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxDataState_s[1]                               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_CmpState_s[0]                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_CmpState_s[0]                                                      ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_RecvState_s[2]     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd|PrSv_FrameStrate_s[2]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_CmpCurtResult_s[0]                                                 ;
; 258:1              ; 2 bits    ; 344 LEs       ; 24 LEs               ; 320 LEs                ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_TestBoard_s[1]                                                     ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_CmpVolResult_s[0]                                                    ;
; 25:1               ; 3 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|PrSv_AdcState_s[3]                                                        ;
; 25:1               ; 3 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSv_AdcState_s[0]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M_Top|M_FpgaType:U_M_FpgaType_0|PrSv_GpioDly2_s[0]                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |M_Top|M_CmparVol:U_M_CmparVol_0|CpSl_AdcCS1_o                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxFrameData_s[4]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxFrameData_s[7]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxFrameData_s[3]                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |M_Top|M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend|PrSv_TxFrameData_s[2]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0|shift_taps_jkm:auto_generated|altsyncram_b961:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_CmparVol:U_M_CmparVol_0|altshift_taps:CpSl_CmpVolVld_o_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                       ;
; WIDTH          ; 75             ; Untyped                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_jkm ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M_ClkPll:U_M_ClkPll_0|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------+
; Parameter Name                ; Value                      ; Type                          ;
+-------------------------------+----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=M_ClkPll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 25000                      ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                       ;
; LOCK_LOW                      ; 1                          ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                       ;
; BANDWIDTH                     ; 0                          ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 5                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 2                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; VCO_MIN                       ; 0                          ; Untyped                       ;
; VCO_MAX                       ; 0                          ; Untyped                       ;
; VCO_CENTER                    ; 0                          ; Untyped                       ;
; PFD_MIN                       ; 0                          ; Untyped                       ;
; PFD_MAX                       ; 0                          ; Untyped                       ;
; M_INITIAL                     ; 0                          ; Untyped                       ;
; M                             ; 0                          ; Untyped                       ;
; N                             ; 1                          ; Untyped                       ;
; M2                            ; 1                          ; Untyped                       ;
; N2                            ; 1                          ; Untyped                       ;
; SS                            ; 1                          ; Untyped                       ;
; C0_HIGH                       ; 0                          ; Untyped                       ;
; C1_HIGH                       ; 0                          ; Untyped                       ;
; C2_HIGH                       ; 0                          ; Untyped                       ;
; C3_HIGH                       ; 0                          ; Untyped                       ;
; C4_HIGH                       ; 0                          ; Untyped                       ;
; C5_HIGH                       ; 0                          ; Untyped                       ;
; C6_HIGH                       ; 0                          ; Untyped                       ;
; C7_HIGH                       ; 0                          ; Untyped                       ;
; C8_HIGH                       ; 0                          ; Untyped                       ;
; C9_HIGH                       ; 0                          ; Untyped                       ;
; C0_LOW                        ; 0                          ; Untyped                       ;
; C1_LOW                        ; 0                          ; Untyped                       ;
; C2_LOW                        ; 0                          ; Untyped                       ;
; C3_LOW                        ; 0                          ; Untyped                       ;
; C4_LOW                        ; 0                          ; Untyped                       ;
; C5_LOW                        ; 0                          ; Untyped                       ;
; C6_LOW                        ; 0                          ; Untyped                       ;
; C7_LOW                        ; 0                          ; Untyped                       ;
; C8_LOW                        ; 0                          ; Untyped                       ;
; C9_LOW                        ; 0                          ; Untyped                       ;
; C0_INITIAL                    ; 0                          ; Untyped                       ;
; C1_INITIAL                    ; 0                          ; Untyped                       ;
; C2_INITIAL                    ; 0                          ; Untyped                       ;
; C3_INITIAL                    ; 0                          ; Untyped                       ;
; C4_INITIAL                    ; 0                          ; Untyped                       ;
; C5_INITIAL                    ; 0                          ; Untyped                       ;
; C6_INITIAL                    ; 0                          ; Untyped                       ;
; C7_INITIAL                    ; 0                          ; Untyped                       ;
; C8_INITIAL                    ; 0                          ; Untyped                       ;
; C9_INITIAL                    ; 0                          ; Untyped                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                       ;
; C0_PH                         ; 0                          ; Untyped                       ;
; C1_PH                         ; 0                          ; Untyped                       ;
; C2_PH                         ; 0                          ; Untyped                       ;
; C3_PH                         ; 0                          ; Untyped                       ;
; C4_PH                         ; 0                          ; Untyped                       ;
; C5_PH                         ; 0                          ; Untyped                       ;
; C6_PH                         ; 0                          ; Untyped                       ;
; C7_PH                         ; 0                          ; Untyped                       ;
; C8_PH                         ; 0                          ; Untyped                       ;
; C9_PH                         ; 0                          ; Untyped                       ;
; L0_HIGH                       ; 1                          ; Untyped                       ;
; L1_HIGH                       ; 1                          ; Untyped                       ;
; G0_HIGH                       ; 1                          ; Untyped                       ;
; G1_HIGH                       ; 1                          ; Untyped                       ;
; G2_HIGH                       ; 1                          ; Untyped                       ;
; G3_HIGH                       ; 1                          ; Untyped                       ;
; E0_HIGH                       ; 1                          ; Untyped                       ;
; E1_HIGH                       ; 1                          ; Untyped                       ;
; E2_HIGH                       ; 1                          ; Untyped                       ;
; E3_HIGH                       ; 1                          ; Untyped                       ;
; L0_LOW                        ; 1                          ; Untyped                       ;
; L1_LOW                        ; 1                          ; Untyped                       ;
; G0_LOW                        ; 1                          ; Untyped                       ;
; G1_LOW                        ; 1                          ; Untyped                       ;
; G2_LOW                        ; 1                          ; Untyped                       ;
; G3_LOW                        ; 1                          ; Untyped                       ;
; E0_LOW                        ; 1                          ; Untyped                       ;
; E1_LOW                        ; 1                          ; Untyped                       ;
; E2_LOW                        ; 1                          ; Untyped                       ;
; E3_LOW                        ; 1                          ; Untyped                       ;
; L0_INITIAL                    ; 1                          ; Untyped                       ;
; L1_INITIAL                    ; 1                          ; Untyped                       ;
; G0_INITIAL                    ; 1                          ; Untyped                       ;
; G1_INITIAL                    ; 1                          ; Untyped                       ;
; G2_INITIAL                    ; 1                          ; Untyped                       ;
; G3_INITIAL                    ; 1                          ; Untyped                       ;
; E0_INITIAL                    ; 1                          ; Untyped                       ;
; E1_INITIAL                    ; 1                          ; Untyped                       ;
; E2_INITIAL                    ; 1                          ; Untyped                       ;
; E3_INITIAL                    ; 1                          ; Untyped                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                       ;
; L0_PH                         ; 0                          ; Untyped                       ;
; L1_PH                         ; 0                          ; Untyped                       ;
; G0_PH                         ; 0                          ; Untyped                       ;
; G1_PH                         ; 0                          ; Untyped                       ;
; G2_PH                         ; 0                          ; Untyped                       ;
; G3_PH                         ; 0                          ; Untyped                       ;
; E0_PH                         ; 0                          ; Untyped                       ;
; E1_PH                         ; 0                          ; Untyped                       ;
; E2_PH                         ; 0                          ; Untyped                       ;
; E3_PH                         ; 0                          ; Untyped                       ;
; M_PH                          ; 0                          ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                       ;
; CBXI_PARAMETER                ; M_ClkPll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                ;
+-------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                   ;
+-------------------------------------------+--------------------+---------+----------------------------------+
; File                                      ; Location           ; Library ; Checksum                         ;
+-------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal150.inc    ; Quartus II Install ; work    ; 09e97ce26a1e3148bc4c3828c116bf62 ;
; libraries/megafunctions/altpll.tdf        ; Quartus II Install ; work    ; 0173386e43ec8a229232d6afcc6d989e ;
; libraries/megafunctions/cycloneii_pll.inc ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/stratix_pll.inc   ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/m_clkpll_altpll.v                      ; Project Directory  ; work    ; 5b09633fecd85edba2bff35607c2827c ;
; ip/M_ClkPll.vhd                           ; Project Directory  ; work    ; 353c00f22f7f7121976d27b3d4441175 ;
; src/M_CmdParse.vhd                        ; Project Directory  ; work    ; 18f814096dd6d754c30984046949d943 ;
; src/M_CmparCurt.vhd                       ; Project Directory  ; work    ; cfeb252c86e6f653af3ccc506ef2ddcd ;
; src/M_CmparVol.vhd                        ; Project Directory  ; work    ; 7197f10b12f8658594cfa789dd1ff308 ;
; src/M_FpgaType.vhd                        ; Project Directory  ; work    ; 7d0d6ee1aabc27ecb3e049e1605533e2 ;
; src/M_RecvCmd.vhd                         ; Project Directory  ; work    ; 7ee6923028238abb2f623e99a4b7527e ;
; src/M_RecvCurt.vhd                        ; Project Directory  ; work    ; f1db5c8f6b8b4ca223ae6b0520ca382b ;
; src/M_RecvVol.vhd                         ; Project Directory  ; work    ; e700eceb54251aab7fd69df0ee22bf43 ;
; src/M_Top.vhd                             ; Project Directory  ; work    ; c7735dbc1b338e4d9b30fb5a262369cc ;
; src/M_UartRecvTop.vhd                     ; Project Directory  ; work    ; 2f78cd77520a151cd77a89eb43cfa60a ;
; src/M_UartSend.vhd                        ; Project Directory  ; work    ; 33b4658e0555638b04827d4fa71db3ea ;
; src/M_UartTop.vhd                         ; Project Directory  ; work    ; 2b1f21db9983efa26e6b38d9f4a950c6 ;
+-------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 1305                        ;
;     CLR               ; 257                         ;
;     CLR SCLR          ; 390                         ;
;     CLR SLD           ; 57                          ;
;     ENA CLR           ; 583                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 1                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 1644                        ;
;     arith             ; 737                         ;
;         2 data inputs ; 597                         ;
;         3 data inputs ; 140                         ;
;     normal            ; 907                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 158                         ;
;         4 data inputs ; 581                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 75                          ;
;                       ;                             ;
; Max LUT depth         ; 7.90                        ;
; Average LUT depth     ; 3.40                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 115                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 115                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 368                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 115                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------+
; Port Connectivity Checks: "M_ClkPll:U_M_ClkPll_0" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; areset ; Input ; Info     ; Stuck at GND          ;
+--------+-------+----------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 115                 ; 115              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Nov 17 17:15:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M_Top -c M_Top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file src/m_uarttop.vhd
    Info (12022): Found design unit 1: M_UartTop-arch_M_UartTop
    Info (12023): Found entity 1: M_UartTop
Info (12021): Found 2 design units, including 1 entities, in source file src/m_uartsend.vhd
    Info (12022): Found design unit 1: M_UartSend-arch_M_UartSend
    Info (12023): Found entity 1: M_UartSend
Info (12021): Found 2 design units, including 1 entities, in source file src/m_uartrecvtop.vhd
    Info (12022): Found design unit 1: M_UartRecvTop-arch_M_UartRecvTop
    Info (12023): Found entity 1: M_UartRecvTop
Info (12021): Found 2 design units, including 1 entities, in source file src/m_recvvol.vhd
    Info (12022): Found design unit 1: M_RecvVol-arch_M_RecvVol
    Info (12023): Found entity 1: M_RecvVol
Info (12021): Found 2 design units, including 1 entities, in source file src/m_recvcurt.vhd
    Info (12022): Found design unit 1: M_RecvCurt-arch_M_RecvCurt
    Info (12023): Found entity 1: M_RecvCurt
Info (12021): Found 2 design units, including 1 entities, in source file src/m_recvcmd.vhd
    Info (12022): Found design unit 1: M_RecvCmd-arch_M_RecvCmd
    Info (12023): Found entity 1: M_RecvCmd
Info (12021): Found 2 design units, including 1 entities, in source file src/m_fpgatype.vhd
    Info (12022): Found design unit 1: M_FpgaType-arch_M_FpgaType
    Info (12023): Found entity 1: M_FpgaType
Info (12021): Found 2 design units, including 1 entities, in source file src/m_cmparvol.vhd
    Info (12022): Found design unit 1: M_CmparVol-arch_M_CmparVol
    Info (12023): Found entity 1: M_CmparVol
Info (12021): Found 2 design units, including 1 entities, in source file src/m_cmparcurt.vhd
    Info (12022): Found design unit 1: M_CmparCurt-arch_M_CmparCurt
    Info (12023): Found entity 1: M_CmparCurt
Info (12021): Found 2 design units, including 1 entities, in source file src/m_cmdparse.vhd
    Info (12022): Found design unit 1: M_CmdParse-arch_M_CmdParse
    Info (12023): Found entity 1: M_CmdParse
Warning (12019): Can't analyze file -- file src/M_UartRecv.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/m_top.vhd
    Info (12022): Found design unit 1: M_Top-arch_M_Top
    Info (12023): Found entity 1: M_Top
Warning (12019): Can't analyze file -- file src/M_CmndParse.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ip/m_clkpll.vhd
    Info (12022): Found design unit 1: m_clkpll-SYN
    Info (12023): Found entity 1: M_ClkPll
Info (12127): Elaborating entity "M_Top" for the top level hierarchy
Info (12128): Elaborating entity "M_ClkPll" for hierarchy "M_ClkPll:U_M_ClkPll_0"
Info (12128): Elaborating entity "altpll" for hierarchy "M_ClkPll:U_M_ClkPll_0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "M_ClkPll:U_M_ClkPll_0|altpll:altpll_component"
Info (12133): Instantiated megafunction "M_ClkPll:U_M_ClkPll_0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=M_ClkPll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/m_clkpll_altpll.v
    Info (12023): Found entity 1: M_ClkPll_altpll
Info (12128): Elaborating entity "M_ClkPll_altpll" for hierarchy "M_ClkPll:U_M_ClkPll_0|altpll:altpll_component|M_ClkPll_altpll:auto_generated"
Info (12128): Elaborating entity "M_FpgaType" for hierarchy "M_FpgaType:U_M_FpgaType_0"
Info (12128): Elaborating entity "M_UartTop" for hierarchy "M_UartTop:U_M_UartTop_0"
Info (12128): Elaborating entity "M_UartRecvTop" for hierarchy "M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop"
Info (12128): Elaborating entity "M_RecvVol" for hierarchy "M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvVol:U_M_RecvVol"
Info (12128): Elaborating entity "M_RecvCurt" for hierarchy "M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCurt:U_M_RecvCurt"
Info (12128): Elaborating entity "M_RecvCmd" for hierarchy "M_UartTop:U_M_UartTop_0|M_UartRecvTop:U_M_UartRecvTop|M_RecvCmd:U_M_RecvCmd"
Info (12128): Elaborating entity "M_UartSend" for hierarchy "M_UartTop:U_M_UartTop_0|M_UartSend:U_M_UartSend"
Info (12128): Elaborating entity "M_CmparVol" for hierarchy "M_CmparVol:U_M_CmparVol_0"
Info (12128): Elaborating entity "M_CmparCurt" for hierarchy "M_CmparCurt:U_M_CmparCurt_0"
Info (12128): Elaborating entity "M_CmdParse" for hierarchy "M_CmdParse:U_M_CmdParse_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l124.tdf
    Info (12023): Found entity 1: altsyncram_l124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ii.tdf
    Info (12023): Found entity 1: cntr_2ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.11.17.17:15:19 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (12206): 0 design partitions require synthesis
Info (12208): 3 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 759 megabytes
    Info: Processing ended: Fri Nov 17 17:15:24 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:49


