#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000257156831d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0000025713d42370 .param/l "ALU_ADD" 1 3 2, C4<0001>;
P_0000025713d423a8 .param/l "ALU_AND" 1 3 3, C4<0010>;
P_0000025713d423e0 .param/l "ALU_LTS" 1 3 7, C4<0110>;
P_0000025713d42418 .param/l "ALU_LTU" 1 3 8, C4<0111>;
P_0000025713d42450 .param/l "ALU_NOR" 1 3 5, C4<0100>;
P_0000025713d42488 .param/l "ALU_OR" 1 3 4, C4<0011>;
P_0000025713d424c0 .param/l "ALU_PASS1" 1 3 1, C4<0000>;
P_0000025713d424f8 .param/l "ALU_PASS2" 1 3 11, C4<1010>;
P_0000025713d42530 .param/l "ALU_SLL" 1 3 9, C4<1000>;
P_0000025713d42568 .param/l "ALU_SRA" 1 3 12, C4<1011>;
P_0000025713d425a0 .param/l "ALU_SRL" 1 3 10, C4<1001>;
P_0000025713d425d8 .param/l "ALU_SUB" 1 3 6, C4<0101>;
P_0000025713d42610 .param/l "MEM_BASE_ADDR" 1 4 5, C4<00000000000000000001000000000000>;
P_0000025713d42648 .param/l "MEM_NUM_BITS" 1 4 7, +C4<00000000000000000000000000100000>;
P_0000025713d42680 .param/l "MEM_NUM_WORDS" 1 4 6, +C4<00000000000000000000010000000000>;
P_0000025713d426b8 .param/l "ONE" 1 3 14, C4<1>;
P_0000025713d426f0 .param/l "REG_BASE_ADDR" 1 5 5, C4<00000000000000000010000000000000>;
P_0000025713d42728 .param/l "REG_NUM_BITS" 1 5 7, +C4<00000000000000000000000000100000>;
P_0000025713d42760 .param/l "REG_NUM_WORDS" 1 5 6, +C4<00000000000000000000000000100000>;
P_0000025713d42798 .param/l "ZERO" 1 3 13, C4<0>;
S_00000257156838f0 .scope module, "equality" "equality" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 1 "equal";
    .port_info 3 /OUTPUT 1 "not_equal";
P_00000257156460c0 .param/l "NUM_BITS" 0 6 4, +C4<00000000000000000000000000100000>;
o00000257156842a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000257156827f0_0 .net "data1", 31 0, o00000257156842a8;  0 drivers
o00000257156842d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025715681490_0 .net "data2", 31 0, o00000257156842d8;  0 drivers
v0000025715682c50_0 .net "equal", 0 0, L_00000257156f3290;  1 drivers
v0000025715681990_0 .net "not_equal", 0 0, L_00000257156f3830;  1 drivers
L_00000257156f3290 .cmp/eq 32, o00000257156842a8, o00000257156842d8;
L_00000257156f3830 .cmp/ne 32, o00000257156842a8, o00000257156842d8;
S_0000025715683a80 .scope module, "top_cpu4" "top_cpu4" 7 2;
 .timescale 0 0;
v00000257156f3970_0 .var "clk", 0 0;
v00000257156f4230_0 .var "counter", 31 0;
v00000257156f42d0_0 .net "exception", 0 0, v00000257156e0920_0;  1 drivers
v00000257156f3790_0 .net "halt", 0 0, L_0000025715649800;  1 drivers
v00000257156f3330_0 .var "rst_", 0 0;
E_0000025715645ec0 .event negedge, v0000025715681b70_0;
E_0000025715645c00 .event anyedge, v00000257156e0a60_0, v00000257156e0920_0, v00000257156f0a90_0, v00000257156f4230_0;
S_0000025713d3bed0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 7 55, 7 55 0, S_0000025715683a80;
 .timescale 0 0;
v0000025715682570_0 .var/i "index", 31 0;
S_0000025713d3c060 .scope module, "cpu4" "cpu4" 7 10, 8 4 0, S_0000025715683a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "halt";
    .port_info 1 /OUTPUT 1 "exception";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_";
P_0000025713d32200 .param/l "BITS" 1 9 1, +C4<00000000000000000000000000100000>;
P_0000025713d32238 .param/l "D_MEM_BASE_ADDR" 1 9 5, C4<01000000000000000000000000000000>;
P_0000025713d32270 .param/l "D_MEM_WORDS" 1 9 3, +C4<00000000000000000000010000000000>;
P_0000025713d322a8 .param/l "IMM_LEFT" 1 9 14, +C4<00000000000000000000000000010000>;
P_0000025713d322e0 .param/l "I_MEM_BASE_ADDR" 1 9 4, +C4<00000000000000000000000000000000>;
P_0000025713d32318 .param/l "I_MEM_WORDS" 1 9 2, +C4<00000000000000000000010000000000>;
P_0000025713d32350 .param/l "JMP_LEFT" 1 9 13, +C4<00000000000000000000000000011001>;
P_0000025713d32388 .param/l "OP_BITS" 1 9 12, +C4<00000000000000000000000000000100>;
P_0000025713d323c0 .param/l "REG_ADDR_LEFT" 1 9 7, +C4<000000000000000000000000000000100>;
P_0000025713d323f8 .param/l "REG_WORDS" 1 9 6, +C4<00000000000000000000000000100000>;
P_0000025713d32430 .param/l "SHIFT_BITS" 1 9 10, +C4<00000000000000000000000000000101>;
L_0000025715647b20 .functor NOT 1, v00000257156e0740_0, C4<0>, C4<0>, C4<0>;
L_0000025715648ed0 .functor AND 1, v00000257156e04c0_0, L_0000025715647b20, C4<1>, C4<1>;
L_0000025715648680 .functor AND 1, v00000257156f0770_0, L_00000257156f2d90, C4<1>, C4<1>;
L_0000025715648140 .functor NOT 1, L_0000025715648680, C4<0>, C4<0>, C4<0>;
L_0000025715649250 .functor AND 1, v00000257156e0740_0, L_0000025715648140, C4<1>, C4<1>;
L_0000025715647a40 .functor OR 1, L_0000025715648ed0, L_0000025715649250, C4<0>, C4<0>;
L_0000025715649330 .functor AND 1, v00000257156f0770_0, L_00000257156f2d90, C4<1>, C4<1>;
L_0000025715647ce0 .functor NOT 1, L_0000025715649330, C4<0>, C4<0>, C4<0>;
L_00000257156495d0 .functor NOT 1, L_00000257156f36f0, C4<0>, C4<0>, C4<0>;
L_0000025715649870 .functor BUFZ 32, L_0000025715649720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025715649800 .functor BUFZ 1, v00000257156f0190_0, C4<0>, C4<0>, C4<0>;
v00000257156efe70_0 .net *"_ivl_10", 0 0, L_0000025715649250;  1 drivers
v00000257156ef3d0_0 .net *"_ivl_14", 0 0, L_0000025715649330;  1 drivers
v00000257156f00f0_0 .net *"_ivl_16", 0 0, L_0000025715647ce0;  1 drivers
L_00000257156f6a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257156f0230_0 .net/2u *"_ivl_18", 0 0, L_00000257156f6a38;  1 drivers
v00000257156f02d0_0 .net *"_ivl_2", 0 0, L_0000025715647b20;  1 drivers
L_00000257156f74a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156ee890_0 .net/2u *"_ivl_32", 30 0, L_00000257156f74a0;  1 drivers
v00000257156ee930_0 .net *"_ivl_34", 0 0, L_00000257156495d0;  1 drivers
v00000257156ee9d0_0 .net *"_ivl_36", 31 0, L_000002571574eab0;  1 drivers
v00000257156eea70_0 .net *"_ivl_38", 31 0, L_000002571574f5f0;  1 drivers
v00000257156eeb10_0 .net *"_ivl_4", 0 0, L_0000025715648ed0;  1 drivers
v00000257156ef150_0 .net *"_ivl_41", 15 0, L_000002571574ee70;  1 drivers
v00000257156eebb0_0 .net *"_ivl_43", 15 0, L_000002571574f230;  1 drivers
v00000257156eed90_0 .net *"_ivl_44", 31 0, L_000002571574ef10;  1 drivers
v00000257156ef290_0 .net *"_ivl_46", 31 0, L_000002571574fd70;  1 drivers
v00000257156eee30_0 .net *"_ivl_48", 31 0, L_000002571574fcd0;  1 drivers
v00000257156eeed0_0 .net *"_ivl_53", 0 0, L_0000025715750450;  1 drivers
v00000257156eef70_0 .net *"_ivl_54", 15 0, L_000002571574efb0;  1 drivers
v00000257156ef010_0 .net *"_ivl_56", 31 0, L_000002571574f910;  1 drivers
L_00000257156f7578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156ef1f0_0 .net/2u *"_ivl_58", 15 0, L_00000257156f7578;  1 drivers
v00000257156f0630_0 .net *"_ivl_6", 0 0, L_0000025715648680;  1 drivers
v00000257156f2bb0_0 .net *"_ivl_60", 31 0, L_000002571574f870;  1 drivers
L_00000257156f75c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000257156f1fd0_0 .net/2u *"_ivl_66", 31 0, L_00000257156f75c0;  1 drivers
v00000257156f17b0_0 .net *"_ivl_68", 31 0, L_000002571574f690;  1 drivers
v00000257156f10d0_0 .net *"_ivl_70", 31 0, L_000002571574f050;  1 drivers
v00000257156f2110_0 .net *"_ivl_8", 0 0, L_0000025715648140;  1 drivers
L_00000257156f7770 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000257156f1c10_0 .net *"_ivl_81", 3 0, L_00000257156f7770;  1 drivers
L_00000257156f77b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000257156f2390_0 .net *"_ivl_86", 3 0, L_00000257156f77b8;  1 drivers
v00000257156f2570_0 .net "addr", 25 0, L_0000025715751670;  1 drivers
v00000257156f0c70_0 .net "addr_m", 0 0, L_00000257156f2d90;  1 drivers
v00000257156f12b0_0 .net "alu_imm", 0 0, v00000257156e0d80_0;  1 drivers
v00000257156f1df0_0 .net "alu_imm_s3", 0 0, v00000257156ecef0_0;  1 drivers
v00000257156f0e50_0 .net "alu_in_1", 31 0, L_0000025715649870;  1 drivers
v00000257156f29d0_0 .net "alu_in_2", 31 0, L_000002571574fff0;  1 drivers
v00000257156f2430_0 .net "alu_op", 3 0, v00000257156dfb60_0;  1 drivers
v00000257156f0bd0_0 .net "alu_op_s3", 3 0, v00000257156ed210_0;  1 drivers
v00000257156f1f30_0 .net "alu_out", 31 0, v0000025715682070_0;  1 drivers
v00000257156f1350_0 .net "alu_out_s4", 31 0, v00000257156eb0c0_0;  1 drivers
v00000257156f0d10_0 .net "alu_out_s5", 31 0, v00000257156ec090_0;  1 drivers
v00000257156f0db0_0 .net "atomic", 0 0, v00000257156dff20_0;  1 drivers
v00000257156f08b0_0 .net "atomic_s3", 0 0, v00000257156ec1d0_0;  1 drivers
v00000257156f1990_0 .net "atomic_s4", 0 0, v00000257156ea8a0_0;  1 drivers
v00000257156f2930_0 .net "atomic_s5", 0 0, v00000257156ecb30_0;  1 drivers
v00000257156f1d50_0 .net "breq", 0 0, v00000257156e07e0_0;  1 drivers
v00000257156f2610_0 .net "brne", 0 0, v00000257156dfc00_0;  1 drivers
v00000257156f13f0_0 .net "byte_en", 3 0, v00000257156e0880_0;  1 drivers
v00000257156f1e90_0 .net "byte_en_s3", 3 0, v00000257156ecf90_0;  1 drivers
v00000257156f26b0_0 .net "byte_en_s4", 3 0, v00000257156eb160_0;  1 drivers
v00000257156f1a30_0 .net "byte_en_s5", 3 0, v00000257156eb690_0;  1 drivers
v00000257156f1ad0_0 .net "check_link", 0 0, v00000257156e0740_0;  1 drivers
v00000257156f1b70_0 .net "check_link_s3", 0 0, v00000257156ecd10_0;  1 drivers
v00000257156f0450_0 .net "check_link_s4", 0 0, v00000257156eb200_0;  1 drivers
v00000257156f1170_0 .net "clk", 0 0, v00000257156f3970_0;  1 drivers
v00000257156f2070_0 .net "d_mem_rdata", 31 0, L_00000257157509f0;  1 drivers
v00000257156f0ef0_0 .net "d_mem_rdata_s5", 31 0, v00000257156efb50_0;  1 drivers
v00000257156f27f0_0 .net "equal", 0 0, v0000025715681fd0_0;  1 drivers
v00000257156f1850_0 .net "exception", 0 0, v00000257156e0920_0;  alias, 1 drivers
v00000257156f0a90_0 .net "halt", 0 0, L_0000025715649800;  alias, 1 drivers
v00000257156f15d0_0 .net "halt_s2", 0 0, v00000257156e0e20_0;  1 drivers
v00000257156f0f90_0 .net "halt_s3", 0 0, v00000257156eb7d0_0;  1 drivers
v00000257156f0810_0 .net "halt_s4", 0 0, v00000257156e9400_0;  1 drivers
v00000257156f04f0_0 .net "halt_s5", 0 0, v00000257156f0190_0;  1 drivers
v00000257156f2750_0 .net "i_mem_rdata", 31 0, L_0000025715752250;  1 drivers
v00000257156f0590_0 .net "imm", 15 0, L_0000025715751fd0;  1 drivers
v00000257156f24d0_0 .net "jal", 0 0, v00000257156e09c0_0;  1 drivers
v00000257156f1cb0_0 .net "jmp", 0 0, v00000257156e0f60_0;  1 drivers
v00000257156f1030_0 .net "jreg", 0 0, v00000257156dffc0_0;  1 drivers
v00000257156f06d0_0 .var "link_addr", 31 0;
v00000257156f21b0_0 .net "link_rw_", 0 0, L_00000257156f36f0;  1 drivers
v00000257156f2250_0 .net "link_rw_s5", 0 0, v00000257156efab0_0;  1 drivers
v00000257156f0770_0 .var "link_valid", 0 0;
v00000257156f2890_0 .net "load_link_", 0 0, v00000257156df840_0;  1 drivers
v00000257156f2a70_0 .net "load_link_s3", 0 0, v00000257156ebc30_0;  1 drivers
v00000257156f2b10_0 .net "load_link_s4", 0 0, v00000257156ea3a0_0;  1 drivers
v00000257156f0950_0 .net "mem_rw_", 0 0, v00000257156e04c0_0;  1 drivers
v00000257156f09f0_0 .net "mem_rw_s3", 0 0, v00000257156ec8b0_0;  1 drivers
v00000257156f0b30_0 .net "mem_rw_s4", 0 0, v00000257156ea620_0;  1 drivers
v00000257156f1210_0 .net "not_equal", 0 0, v00000257156822f0_0;  1 drivers
v00000257156f1490_0 .net "pc_addr", 31 0, v00000257156ea080_0;  1 drivers
v00000257156f1530_0 .net "r1_addr", 4 0, L_0000025715648a70;  1 drivers
v00000257156f1670_0 .net "r1_addr_s3", 0 0, L_000002571574fa50;  1 drivers
v00000257156f18f0_0 .net "r1_data", 31 0, L_0000025715649720;  1 drivers
v00000257156f1710_0 .net "r1_data_s3", 31 0, v00000257156ece50_0;  1 drivers
v00000257156f22f0_0 .net "r2_addr", 4 0, L_00000257157521b0;  1 drivers
v00000257156f2ed0_0 .net "r2_addr_s3", 0 0, L_0000025715751030;  1 drivers
v00000257156f3a10_0 .net "r2_data", 31 0, L_00000257156496b0;  1 drivers
v00000257156f4050_0 .net "r2_data_s3", 31 0, v00000257156ec9f0_0;  1 drivers
v00000257156f3470_0 .net "r2_data_s4", 31 0, v00000257156e9680_0;  1 drivers
v00000257156f3ab0_0 .net "reg_wdata", 31 0, L_000002571574ebf0;  1 drivers
v00000257156f2f70_0 .net "rst_", 0 0, v00000257156f3330_0;  1 drivers
v00000257156f33d0_0 .net "rw_", 0 0, v00000257156df660_0;  1 drivers
v00000257156f3c90_0 .net "rw_s3", 0 0, v00000257156ed030_0;  1 drivers
v00000257156f3010_0 .net "rw_s4", 0 0, v00000257156ed0d0_0;  1 drivers
v00000257156f3dd0_0 .net "rw_s5", 0 0, v00000257156efd30_0;  1 drivers
v00000257156f2c50_0 .net "sel_mem", 0 0, v00000257156df700_0;  1 drivers
v00000257156f30b0_0 .net "sel_mem_s3", 0 0, v00000257156ebeb0_0;  1 drivers
v00000257156f3e70_0 .net "sel_mem_s4", 0 0, v00000257156ec590_0;  1 drivers
v00000257156f3b50_0 .net "sel_mem_s5", 0 0, v00000257156eec50_0;  1 drivers
v00000257156f2cf0_0 .net "shamt", 4 0, L_0000025715751df0;  1 drivers
v00000257156f3150_0 .net "shamt_s3", 4 0, v00000257156ebf50_0;  1 drivers
v00000257156f31f0_0 .net "sign_ext_imm", 31 0, L_0000025715750590;  1 drivers
v00000257156f40f0_0 .net "sign_ext_imm_s3", 31 0, v00000257156eb410_0;  1 drivers
v00000257156f4190_0 .net "signed_ext", 0 0, v00000257156e0b00_0;  1 drivers
v00000257156f3bf0_0 .net "swap", 0 0, v00000257156e0ba0_0;  1 drivers
v00000257156f35b0_0 .net "use_mem_rw_", 0 0, L_0000025715647a40;  1 drivers
v00000257156f3650_0 .net "waddr", 4 0, L_000002571574f0f0;  1 drivers
v00000257156f3d30_0 .net "waddr_s3", 4 0, v00000257156eb4b0_0;  1 drivers
v00000257156f3f10_0 .net "waddr_s4", 4 0, v00000257156eb9b0_0;  1 drivers
v00000257156f3fb0_0 .net "waddr_s5", 4 0, v00000257156ef8d0_0;  1 drivers
L_00000257156f2d90 .cmp/eq 32, v0000025715682070_0, v00000257156f06d0_0;
L_00000257156f36f0 .functor MUXZ 1, L_00000257156f6a38, L_0000025715647ce0, v00000257156e0740_0, C4<>;
L_000002571574eab0 .concat [ 1 31 0 0], L_00000257156495d0, L_00000257156f74a0;
L_000002571574f5f0 .concat [ 32 0 0 0], L_000002571574eab0;
L_000002571574ee70 .part v0000025715682070_0, 0, 16;
L_000002571574f230 .part v0000025715682070_0, 16, 16;
L_000002571574ef10 .concat [ 16 16 0 0], L_000002571574f230, L_000002571574ee70;
L_000002571574fd70 .functor MUXZ 32, v0000025715682070_0, L_000002571574ef10, v00000257156e0ba0_0, C4<>;
L_000002571574fcd0 .functor MUXZ 32, L_000002571574fd70, L_000002571574f5f0, v00000257156dff20_0, C4<>;
L_000002571574ebf0 .functor MUXZ 32, L_000002571574fcd0, L_00000257157509f0, v00000257156df700_0, C4<>;
L_0000025715750450 .part L_0000025715751fd0, 15, 1;
LS_000002571574efb0_0_0 .concat [ 1 1 1 1], L_0000025715750450, L_0000025715750450, L_0000025715750450, L_0000025715750450;
LS_000002571574efb0_0_4 .concat [ 1 1 1 1], L_0000025715750450, L_0000025715750450, L_0000025715750450, L_0000025715750450;
LS_000002571574efb0_0_8 .concat [ 1 1 1 1], L_0000025715750450, L_0000025715750450, L_0000025715750450, L_0000025715750450;
LS_000002571574efb0_0_12 .concat [ 1 1 1 1], L_0000025715750450, L_0000025715750450, L_0000025715750450, L_0000025715750450;
L_000002571574efb0 .concat [ 4 4 4 4], LS_000002571574efb0_0_0, LS_000002571574efb0_0_4, LS_000002571574efb0_0_8, LS_000002571574efb0_0_12;
L_000002571574f910 .concat [ 16 16 0 0], L_0000025715751fd0, L_000002571574efb0;
L_000002571574f870 .concat [ 16 16 0 0], L_0000025715751fd0, L_00000257156f7578;
L_0000025715750590 .functor MUXZ 32, L_000002571574f870, L_000002571574f910, v00000257156e0b00_0, C4<>;
L_000002571574f690 .arith/sum 32, v00000257156ea080_0, L_00000257156f75c0;
L_000002571574f050 .functor MUXZ 32, L_00000257156496b0, L_0000025715750590, v00000257156e0d80_0, C4<>;
L_000002571574fff0 .functor MUXZ 32, L_000002571574f050, L_000002571574f690, v00000257156e09c0_0, C4<>;
L_000002571574fa50 .part v00000257156ec6d0_0, 0, 1;
L_0000025715751030 .part v00000257156ebd70_0, 0, 1;
L_00000257157501d0 .concat [ 1 4 0 0], L_000002571574fa50, L_00000257156f7770;
L_000002571574f9b0 .concat [ 1 4 0 0], L_0000025715751030, L_00000257156f77b8;
S_0000025713d32470 .scope module, "alu" "alu" 8 245, 10 3 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out";
    .port_info 1 /OUTPUT 1 "equal";
    .port_info 2 /OUTPUT 1 "not_equal";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /INPUT 4 "alu_op";
    .port_info 6 /INPUT 5 "shamt";
P_0000025713d1aa50 .param/l "NUM_BITS" 0 10 5, +C4<00000000000000000000000000100000>;
P_0000025713d1aa88 .param/l "OP_BITS" 0 10 6, +C4<00000000000000000000000000000100>;
P_0000025713d1aac0 .param/l "SHIFT_BITS" 0 10 7, +C4<00000000000000000000000000000101>;
v0000025715682110_0 .net "alu_op", 3 0, v00000257156dfb60_0;  alias, 1 drivers
v0000025715682070_0 .var "alu_out", 31 0;
v0000025715681a30_0 .var "comp_data2", 32 0;
v0000025715682cf0_0 .net "data1", 31 0, L_0000025715649870;  alias, 1 drivers
v0000025715682390_0 .net "data2", 31 0, L_000002571574fff0;  alias, 1 drivers
v0000025715681fd0_0 .var "equal", 0 0;
v0000025715681f30_0 .var "msb_bit", 0 0;
v00000257156822f0_0 .var "not_equal", 0 0;
v0000025715682250_0 .var "out", 32 0;
v0000025715681710_0 .net "shamt", 4 0, L_0000025715751df0;  alias, 1 drivers
v0000025715682b10_0 .var "temp_data", 31 0;
E_0000025715646180/0 .event anyedge, v0000025715682cf0_0, v0000025715682390_0, v0000025715682110_0, v0000025715681a30_0;
E_0000025715646180/1 .event anyedge, v0000025715682250_0, v0000025715681710_0, v0000025715682b10_0, v0000025715681f30_0;
E_0000025715646180/2 .event anyedge, v0000025715682070_0;
E_0000025715646180 .event/or E_0000025715646180/0, E_0000025715646180/1, E_0000025715646180/2;
S_0000025713d1cb60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 166, 10 166 0, S_0000025713d32470;
 .timescale 0 0;
v0000025715682bb0_0 .var/2s "i", 31 0;
S_0000025713d1ccf0 .scope module, "d_memory" "memory" 8 263, 11 4 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "rw_";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 4 "byte_en";
P_0000025713cdd8c0 .param/l "ADDR_LEFT" 0 11 11, +C4<000000000000000000000000000001001>;
P_0000025713cdd8f8 .param/l "BASE_ADDR" 0 11 10, C4<01000000000000000000000000000000>;
P_0000025713cdd930 .param/l "BITS" 0 11 9, +C4<00000000000000000000000000100000>;
P_0000025713cdd968 .param/l "WORDS" 0 11 8, +C4<00000000000000000000010000000000>;
L_0000025715649640 .functor AND 1, L_000002571574f370, L_0000025715750810, C4<1>, C4<1>;
L_00000257156f7698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025715649790 .functor XNOR 1, L_0000025715647a40, L_00000257156f7698, C4<0>, C4<0>;
L_00000257156498e0 .functor AND 1, L_0000025715649790, L_0000025715649640, C4<1>, C4<1>;
L_00000257156f7608 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025715682d90_0 .net/2u *"_ivl_0", 31 0, L_00000257156f7608;  1 drivers
v0000025715682610_0 .net/2u *"_ivl_12", 0 0, L_00000257156f7698;  1 drivers
v0000025715681d50_0 .net *"_ivl_14", 0 0, L_0000025715649790;  1 drivers
v00000257156818f0_0 .net *"_ivl_17", 0 0, L_00000257156498e0;  1 drivers
v0000025715682430_0 .net *"_ivl_18", 31 0, L_00000257157508b0;  1 drivers
v00000257156830b0_0 .net *"_ivl_2", 0 0, L_000002571574f370;  1 drivers
v0000025715681c10_0 .net *"_ivl_20", 11 0, L_0000025715750a90;  1 drivers
L_00000257156f76e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025715681df0_0 .net *"_ivl_23", 1 0, L_00000257156f76e0;  1 drivers
L_00000257156f7728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156829d0_0 .net/2u *"_ivl_24", 31 0, L_00000257156f7728;  1 drivers
L_00000257156f7650 .functor BUFT 1, C4<01000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v00000257156824d0_0 .net/2u *"_ivl_4", 31 0, L_00000257156f7650;  1 drivers
v00000257156821b0_0 .net *"_ivl_6", 0 0, L_0000025715750810;  1 drivers
v0000025715681ad0_0 .net "addr", 31 0, v0000025715682070_0;  alias, 1 drivers
v0000025715682e30_0 .net "addr_is_valid", 0 0, L_0000025715649640;  1 drivers
v0000025715682ed0_0 .net "byte_en", 3 0, v00000257156e0880_0;  alias, 1 drivers
v0000025715681b70_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v0000025715682890 .array "mem", 1023 0, 31 0;
v0000025715682f70_0 .net "rdata", 31 0, L_00000257157509f0;  alias, 1 drivers
v00000257156817b0_0 .net "rw_", 0 0, L_0000025715647a40;  alias, 1 drivers
v0000025715681210_0 .net "wdata", 31 0, L_00000257156496b0;  alias, 1 drivers
v0000025715682930_0 .net "word_addr", 9 0, L_000002571574f410;  1 drivers
E_0000025715646640 .event posedge, v0000025715681b70_0;
L_000002571574f370 .cmp/ge 32, v0000025715682070_0, L_00000257156f7608;
L_0000025715750810 .cmp/gt 32, L_00000257156f7650, v0000025715682070_0;
L_000002571574f410 .part v0000025715682070_0, 0, 10;
L_00000257157508b0 .array/port v0000025715682890, L_0000025715750a90;
L_0000025715750a90 .concat [ 10 2 0 0], L_000002571574f410, L_00000257156f76e0;
L_00000257157509f0 .functor MUXZ 32, L_00000257156f7728, L_00000257157508b0, L_00000257156498e0, C4<>;
S_0000025713d0e280 .scope module, "forward_unit" "forward" 8 387, 12 1 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r1_addr_s3";
    .port_info 1 /INPUT 5 "r2_addr_s3";
    .port_info 2 /INPUT 32 "r1_data_s3";
    .port_info 3 /INPUT 32 "r2_data_s3";
    .port_info 4 /INPUT 32 "alu_out_s4";
    .port_info 5 /INPUT 5 "waddr_s4";
    .port_info 6 /INPUT 1 "rw_s4";
    .port_info 7 /OUTPUT 32 "r1_data_fwd";
    .port_info 8 /OUTPUT 32 "r2_data_fwd";
P_0000025713d1b6b0 .param/l "ADDR_LEFT" 0 12 4, +C4<000000000000000000000000000000100>;
P_0000025713d1b6e8 .param/l "BITS" 0 12 2, +C4<00000000000000000000000000100000>;
P_0000025713d1b720 .param/l "REG_WORDS" 0 12 3, +C4<00000000000000000000000000100000>;
o0000025715684c68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025715682a70_0 .net "alu_out_s4", 31 0, o0000025715684c68;  0 drivers
v00000257156812b0_0 .net "r1_addr_s3", 4 0, L_00000257157501d0;  1 drivers
v0000025715681350_0 .var "r1_data_fwd", 31 0;
o0000025715684cf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000257156813f0_0 .net "r1_data_s3", 31 0, o0000025715684cf8;  0 drivers
v0000025715681530_0 .net "r2_addr_s3", 4 0, L_000002571574f9b0;  1 drivers
v0000025715681cb0_0 .var "r2_data_fwd", 31 0;
o0000025715684d88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000257156815d0_0 .net "r2_data_s3", 31 0, o0000025715684d88;  0 drivers
v0000025715681670_0 .net "rw_s4", 0 0, v00000257156ed0d0_0;  alias, 1 drivers
v0000025715681e90_0 .net "waddr_s4", 4 0, v00000257156eb9b0_0;  alias, 1 drivers
E_0000025715645d00/0 .event anyedge, v00000257156813f0_0, v00000257156815d0_0, v0000025715681670_0, v0000025715681e90_0;
E_0000025715645d00/1 .event anyedge, v00000257156812b0_0, v0000025715682a70_0, v0000025715681530_0;
E_0000025715645d00 .event/or E_0000025715645d00/0, E_0000025715645d00/1;
S_0000025713d0e410 .scope module, "i_memory" "memory" 8 140, 11 4 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "rw_";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 4 "byte_en";
P_0000025713d2a0c0 .param/l "ADDR_LEFT" 0 11 11, +C4<000000000000000000000000000001001>;
P_0000025713d2a0f8 .param/l "BASE_ADDR" 0 11 10, +C4<00000000000000000000000000000000>;
P_0000025713d2a130 .param/l "BITS" 0 11 9, +C4<00000000000000000000000000100000>;
P_0000025713d2a168 .param/l "WORDS" 0 11 8, +C4<00000000000000000000010000000000>;
L_0000025715649560 .functor AND 1, L_0000025715751850, L_0000025715751b70, C4<1>, C4<1>;
L_00000257156f6e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000257156f6d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025715647f10 .functor XNOR 1, L_00000257156f6e70, L_00000257156f6d50, C4<0>, C4<0>;
L_0000025715648220 .functor AND 1, L_0000025715647f10, L_0000025715649560, C4<1>, C4<1>;
L_00000257156f6cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025715681850_0 .net/2u *"_ivl_0", 31 0, L_00000257156f6cc0;  1 drivers
v000002571564a8e0_0 .net/2u *"_ivl_12", 0 0, L_00000257156f6d50;  1 drivers
v000002571564b560_0 .net *"_ivl_14", 0 0, L_0000025715647f10;  1 drivers
v000002571564ac00_0 .net *"_ivl_17", 0 0, L_0000025715648220;  1 drivers
v000002571564b6a0_0 .net *"_ivl_18", 31 0, L_00000257157526b0;  1 drivers
v000002571564b1a0_0 .net *"_ivl_2", 0 0, L_0000025715751850;  1 drivers
v000002571562a570_0 .net *"_ivl_20", 11 0, L_00000257157518f0;  1 drivers
L_00000257156f6d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002571562af70_0 .net *"_ivl_23", 1 0, L_00000257156f6d98;  1 drivers
L_00000257156f6de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025715633f00_0 .net/2u *"_ivl_24", 31 0, L_00000257156f6de0;  1 drivers
L_00000257156f6d08 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v00000257156d5460_0 .net/2u *"_ivl_4", 31 0, L_00000257156f6d08;  1 drivers
v00000257156d4c40_0 .net *"_ivl_6", 0 0, L_0000025715751b70;  1 drivers
v00000257156d4ba0_0 .net "addr", 31 0, v00000257156ea080_0;  alias, 1 drivers
v00000257156d4a60_0 .net "addr_is_valid", 0 0, L_0000025715649560;  1 drivers
L_00000257156f6eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000257156d5be0_0 .net "byte_en", 3 0, L_00000257156f6eb8;  1 drivers
v00000257156d55a0_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156d5640 .array "mem", 1023 0, 31 0;
v00000257156d4f60_0 .net "rdata", 31 0, L_0000025715752250;  alias, 1 drivers
v00000257156d6040_0 .net "rw_", 0 0, L_00000257156f6e70;  1 drivers
L_00000257156f6e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156d5f00_0 .net "wdata", 31 0, L_00000257156f6e28;  1 drivers
v00000257156d5960_0 .net "word_addr", 9 0, L_0000025715751f30;  1 drivers
L_0000025715751850 .cmp/ge 32, v00000257156ea080_0, L_00000257156f6cc0;
L_0000025715751b70 .cmp/gt 32, L_00000257156f6d08, v00000257156ea080_0;
L_0000025715751f30 .part v00000257156ea080_0, 0, 10;
L_00000257157526b0 .array/port v00000257156d5640, L_00000257157518f0;
L_00000257157518f0 .concat [ 10 2 0 0], L_0000025715751f30, L_00000257156f6d98;
L_0000025715752250 .functor MUXZ 32, L_00000257156f6de0, L_00000257157526b0, L_0000025715648220, C4<>;
S_0000025713d0b5d0 .scope module, "instr_reg" "instr_reg" 8 159, 13 2 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "r1_addr";
    .port_info 1 /OUTPUT 5 "r2_addr";
    .port_info 2 /OUTPUT 5 "waddr";
    .port_info 3 /OUTPUT 5 "shamt";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 16 "imm";
    .port_info 6 /OUTPUT 26 "addr";
    .port_info 7 /OUTPUT 1 "rw_";
    .port_info 8 /OUTPUT 1 "mem_rw_";
    .port_info 9 /OUTPUT 1 "sel_mem";
    .port_info 10 /OUTPUT 1 "alu_imm";
    .port_info 11 /OUTPUT 1 "signed_ext";
    .port_info 12 /OUTPUT 4 "byte_en";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "swap";
    .port_info 15 /OUTPUT 1 "load_link_";
    .port_info 16 /OUTPUT 1 "check_link";
    .port_info 17 /OUTPUT 1 "atomic";
    .port_info 18 /OUTPUT 1 "jmp";
    .port_info 19 /OUTPUT 1 "breq";
    .port_info 20 /OUTPUT 1 "brne";
    .port_info 21 /OUTPUT 1 "jal";
    .port_info 22 /OUTPUT 1 "jreg";
    .port_info 23 /OUTPUT 1 "exception";
    .port_info 24 /INPUT 1 "clk";
    .port_info 25 /INPUT 1 "load_instr";
    .port_info 26 /INPUT 32 "mem_data";
    .port_info 27 /INPUT 1 "rst_";
    .port_info 28 /INPUT 1 "equal";
    .port_info 29 /INPUT 1 "not_equal";
P_00000257156d6340 .param/l "ADD" 1 14 1, C4<000000100000>;
P_00000257156d6378 .param/l "ADDI" 1 14 2, C4<001000000000>;
P_00000257156d63b0 .param/l "ADDIU" 1 14 3, C4<001001000000>;
P_00000257156d63e8 .param/l "ADDR_LEFT" 0 13 6, +C4<000000000000000000000000000000100>;
P_00000257156d6420 .param/l "ADDU" 1 14 4, C4<000000100001>;
P_00000257156d6458 .param/l "ALU_ADD" 1 3 2, C4<0001>;
P_00000257156d6490 .param/l "ALU_AND" 1 3 3, C4<0010>;
P_00000257156d64c8 .param/l "ALU_LTS" 1 3 7, C4<0110>;
P_00000257156d6500 .param/l "ALU_LTU" 1 3 8, C4<0111>;
P_00000257156d6538 .param/l "ALU_NOR" 1 3 5, C4<0100>;
P_00000257156d6570 .param/l "ALU_OR" 1 3 4, C4<0011>;
P_00000257156d65a8 .param/l "ALU_PASS1" 1 3 1, C4<0000>;
P_00000257156d65e0 .param/l "ALU_PASS2" 1 3 11, C4<1010>;
P_00000257156d6618 .param/l "ALU_SLL" 1 3 9, C4<1000>;
P_00000257156d6650 .param/l "ALU_SRA" 1 3 12, C4<1011>;
P_00000257156d6688 .param/l "ALU_SRL" 1 3 10, C4<1001>;
P_00000257156d66c0 .param/l "ALU_SUB" 1 3 6, C4<0101>;
P_00000257156d66f8 .param/l "AND" 1 14 5, C4<000000100100>;
P_00000257156d6730 .param/l "ANDI" 1 14 6, C4<001100000000>;
P_00000257156d6768 .param/l "BEQ" 1 14 7, C4<000100000000>;
P_00000257156d67a0 .param/l "BITS" 0 13 4, +C4<00000000000000000000000000100000>;
P_00000257156d67d8 .param/l "BNE" 1 14 8, C4<000101000000>;
P_00000257156d6810 .param/l "CODE_BITS" 1 13 52, +C4<00000000000000000000000000000110>;
P_00000257156d6848 .param/l "FUNC_BITS" 1 13 53, +C4<00000000000000000000000000000110>;
P_00000257156d6880 .param/l "FU_LEFT" 1 13 59, +C4<00000000000000000000000000000101>;
P_00000257156d68b8 .param/l "HALT" 1 14 33, C4<111111000000>;
P_00000257156d68f0 .param/l "IMM_LEFT" 0 13 12, +C4<00000000000000000000000000010000>;
P_00000257156d6928 .param/l "J" 1 14 19, C4<000010000000>;
P_00000257156d6960 .param/l "JAL" 1 14 20, C4<000011000000>;
P_00000257156d6998 .param/l "JMP_LEFT" 0 13 11, +C4<00000000000000000000000000011001>;
P_00000257156d69d0 .param/l "JR" 1 14 21, C4<000000001000>;
P_00000257156d6a08 .param/l "LBU" 1 14 22, C4<100100000000>;
P_00000257156d6a40 .param/l "LHU" 1 14 23, C4<100101000000>;
P_00000257156d6a78 .param/l "LL" 1 14 24, C4<110000000000>;
P_00000257156d6ab0 .param/l "LUI" 1 14 25, C4<001111000000>;
P_00000257156d6ae8 .param/l "LW" 1 14 9, C4<100011000000>;
P_00000257156d6b20 .param/l "NOP" 1 13 64, C4<00000000000000000000000000100000>;
P_00000257156d6b58 .param/l "NOR" 1 14 10, C4<000000100111>;
P_00000257156d6b90 .param/l "NUM_REG_BITS" 1 13 60, +C4<00000000000000000000000000000101>;
P_00000257156d6bc8 .param/l "ONE" 1 3 14, C4<1>;
P_00000257156d6c00 .param/l "OP_BEQ" 1 13 78, C4<000100>;
P_00000257156d6c38 .param/l "OP_BITS" 0 13 9, +C4<00000000000000000000000000000100>;
P_00000257156d6c70 .param/l "OP_BNE" 1 13 79, C4<000101>;
P_00000257156d6ca8 .param/l "OP_JTYPE1" 1 13 62, C4<000010>;
P_00000257156d6ce0 .param/l "OP_JTYPE2" 1 13 63, C4<000011>;
P_00000257156d6d18 .param/l "OP_LEFT" 1 13 54, +C4<00000000000000000000000000011111>;
P_00000257156d6d50 .param/l "OP_RTYPE" 1 13 61, C4<000000>;
P_00000257156d6d88 .param/l "OP_SB" 1 13 82, C4<101000>;
P_00000257156d6dc0 .param/l "OP_SC" 1 13 80, C4<111000>;
P_00000257156d6df8 .param/l "OP_SH" 1 13 83, C4<101001>;
P_00000257156d6e30 .param/l "OP_SW" 1 13 77, C4<101011>;
P_00000257156d6e68 .param/l "OR" 1 14 11, C4<000000100101>;
P_00000257156d6ea0 .param/l "ORI" 1 14 12, C4<001101000000>;
P_00000257156d6ed8 .param/l "RA_REG" 1 13 81, C4<11111>;
P_00000257156d6f10 .param/l "RD_LEFT" 1 13 57, +C4<00000000000000000000000000001111>;
P_00000257156d6f48 .param/l "REG_WORDS" 0 13 5, +C4<00000000000000000000000000100000>;
P_00000257156d6f80 .param/l "RS_LEFT" 1 13 55, +C4<00000000000000000000000000011001>;
P_00000257156d6fb8 .param/l "RT_LEFT" 1 13 56, +C4<00000000000000000000000000010100>;
P_00000257156d6ff0 .param/l "SB" 1 14 26, C4<101000000000>;
P_00000257156d7028 .param/l "SC" 1 14 27, C4<111000000000>;
P_00000257156d7060 .param/l "SH" 1 14 28, C4<101001000000>;
P_00000257156d7098 .param/l "SHIFT_BITS" 0 13 10, +C4<00000000000000000000000000000101>;
P_00000257156d70d0 .param/l "SH_LEFT" 1 13 58, +C4<00000000000000000000000000001010>;
P_00000257156d7108 .param/l "SLL" 1 14 13, C4<000000000000>;
P_00000257156d7140 .param/l "SLT" 1 14 29, C4<000000101010>;
P_00000257156d7178 .param/l "SLTI" 1 14 30, C4<001010000000>;
P_00000257156d71b0 .param/l "SLTIU" 1 14 31, C4<001011000000>;
P_00000257156d71e8 .param/l "SLTU" 1 14 32, C4<000000101011>;
P_00000257156d7220 .param/l "SRA" 1 14 18, C4<000000000011>;
P_00000257156d7258 .param/l "SRL" 1 14 14, C4<000000000010>;
P_00000257156d7290 .param/l "SUB" 1 14 16, C4<000000100010>;
P_00000257156d72c8 .param/l "SUBU" 1 14 17, C4<000000100011>;
P_00000257156d7300 .param/l "SW" 1 14 15, C4<101011000000>;
P_00000257156d7338 .param/l "ZERO" 1 3 13, C4<0>;
L_0000025715648290 .functor OR 1, L_0000025715752890, L_00000257157515d0, C4<0>, C4<0>;
L_0000025715648c30 .functor AND 1, L_0000025715752930, L_0000025715751990, C4<1>, C4<1>;
L_0000025715648300 .functor OR 1, L_0000025715751a30, L_0000025715752110, C4<0>, C4<0>;
L_0000025715648370 .functor OR 1, L_0000025715648300, L_0000025715752430, C4<0>, C4<0>;
L_0000025715648450 .functor OR 1, L_0000025715648370, L_00000257157513f0, C4<0>, C4<0>;
L_0000025715648990 .functor OR 1, L_0000025715648450, L_00000257157524d0, C4<0>, C4<0>;
L_0000025715648760 .functor OR 1, L_0000025715648990, L_0000025715751d50, C4<0>, C4<0>;
L_0000025715648840 .functor OR 1, L_0000025715752070, L_0000025715648760, C4<0>, C4<0>;
L_0000025715648a70 .functor BUFZ 5, L_0000025715751530, C4<00000>, C4<00000>, C4<00000>;
L_0000025715648ca0 .functor OR 1, L_0000025715752070, L_0000025715648840, C4<0>, C4<0>;
L_00000257156f73c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000257156d4420_0 .net/2u *"_ivl_100", 4 0, L_00000257156f73c8;  1 drivers
L_00000257156f7410 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000257156d5a00_0 .net/2u *"_ivl_104", 4 0, L_00000257156f7410;  1 drivers
v00000257156d4380_0 .net *"_ivl_106", 4 0, L_0000025715752570;  1 drivers
L_00000257156f6fd8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000257156d5d20_0 .net/2u *"_ivl_12", 5 0, L_00000257156f6fd8;  1 drivers
v00000257156d5500_0 .net *"_ivl_14", 0 0, L_0000025715752890;  1 drivers
L_00000257156f7020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000257156d53c0_0 .net/2u *"_ivl_16", 5 0, L_00000257156f7020;  1 drivers
v00000257156d47e0_0 .net *"_ivl_18", 0 0, L_00000257157515d0;  1 drivers
L_00000257156f6f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000257156d49c0_0 .net/2u *"_ivl_2", 5 0, L_00000257156f6f00;  1 drivers
v00000257156d44c0_0 .net *"_ivl_21", 0 0, L_0000025715648290;  1 drivers
L_00000257156f7068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257156d4ce0_0 .net/2u *"_ivl_22", 0 0, L_00000257156f7068;  1 drivers
L_00000257156f70b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000257156d5fa0_0 .net/2u *"_ivl_24", 0 0, L_00000257156f70b0;  1 drivers
L_00000257156f70f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000257156d5aa0_0 .net/2u *"_ivl_28", 5 0, L_00000257156f70f8;  1 drivers
v00000257156d5dc0_0 .net *"_ivl_30", 0 0, L_0000025715752930;  1 drivers
v00000257156d60e0_0 .net *"_ivl_33", 0 0, L_0000025715751990;  1 drivers
v00000257156d56e0_0 .net *"_ivl_35", 0 0, L_0000025715648c30;  1 drivers
L_00000257156f7140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257156d5000_0 .net/2u *"_ivl_36", 0 0, L_00000257156f7140;  1 drivers
L_00000257156f7188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000257156d4b00_0 .net/2u *"_ivl_38", 0 0, L_00000257156f7188;  1 drivers
v00000257156d6180_0 .net *"_ivl_4", 0 0, L_00000257157527f0;  1 drivers
v00000257156d4560_0 .net *"_ivl_43", 5 0, L_0000025715751e90;  1 drivers
L_00000257156f71d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000257156d50a0_0 .net/2u *"_ivl_44", 5 0, L_00000257156f71d0;  1 drivers
L_00000257156f7218 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v00000257156d4d80_0 .net/2u *"_ivl_54", 5 0, L_00000257156f7218;  1 drivers
v00000257156d5e60_0 .net *"_ivl_56", 0 0, L_0000025715751a30;  1 drivers
L_00000257156f7260 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v00000257156d5140_0 .net/2u *"_ivl_58", 5 0, L_00000257156f7260;  1 drivers
L_00000257156f6f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257156d6220_0 .net/2u *"_ivl_6", 0 0, L_00000257156f6f48;  1 drivers
v00000257156d4600_0 .net *"_ivl_60", 0 0, L_0000025715752110;  1 drivers
v00000257156d4e20_0 .net *"_ivl_63", 0 0, L_0000025715648300;  1 drivers
L_00000257156f72a8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v00000257156d46a0_0 .net/2u *"_ivl_64", 5 0, L_00000257156f72a8;  1 drivers
v00000257156d5b40_0 .net *"_ivl_66", 0 0, L_0000025715752430;  1 drivers
v00000257156d5c80_0 .net *"_ivl_69", 0 0, L_0000025715648370;  1 drivers
L_00000257156f72f0 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v00000257156d5320_0 .net/2u *"_ivl_70", 5 0, L_00000257156f72f0;  1 drivers
v00000257156d4740_0 .net *"_ivl_72", 0 0, L_00000257157513f0;  1 drivers
v00000257156d5280_0 .net *"_ivl_75", 0 0, L_0000025715648450;  1 drivers
L_00000257156f7338 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v00000257156d4880_0 .net/2u *"_ivl_76", 5 0, L_00000257156f7338;  1 drivers
v00000257156d4920_0 .net *"_ivl_78", 0 0, L_00000257157524d0;  1 drivers
L_00000257156f6f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000257156d4ec0_0 .net/2u *"_ivl_8", 0 0, L_00000257156f6f90;  1 drivers
v00000257156d51e0_0 .net *"_ivl_81", 0 0, L_0000025715648990;  1 drivers
L_00000257156f7380 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v00000257156d5780_0 .net/2u *"_ivl_82", 5 0, L_00000257156f7380;  1 drivers
v00000257156d5820_0 .net *"_ivl_84", 0 0, L_0000025715751d50;  1 drivers
v00000257156d58c0_0 .net *"_ivl_87", 0 0, L_0000025715648760;  1 drivers
v00000257156e06a0_0 .net *"_ivl_98", 0 0, L_0000025715648ca0;  1 drivers
v00000257156e0c40_0 .net "addr", 25 0, L_0000025715751670;  alias, 1 drivers
v00000257156e0d80_0 .var "alu_imm", 0 0;
v00000257156dfb60_0 .var "alu_op", 3 0;
v00000257156dff20_0 .var "atomic", 0 0;
v00000257156e07e0_0 .var "breq", 0 0;
v00000257156dfc00_0 .var "brne", 0 0;
v00000257156e0880_0 .var "byte_en", 3 0;
v00000257156e0740_0 .var "check_link", 0 0;
v00000257156dfa20_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156e1000_0 .net "equal", 0 0, v0000025715681fd0_0;  alias, 1 drivers
v00000257156e0920_0 .var "exception", 0 0;
v00000257156e0380_0 .net "funct", 5 0, L_0000025715751350;  1 drivers
v00000257156e0e20_0 .var "halt", 0 0;
v00000257156e0ec0_0 .net "i_type", 0 0, L_0000025715751490;  1 drivers
v00000257156df980_0 .net "imm", 15 0, L_0000025715751fd0;  alias, 1 drivers
v00000257156e1280_0 .var "instr", 31 0;
v00000257156e10a0_0 .net "j_type", 0 0, L_0000025715752390;  1 drivers
v00000257156e09c0_0 .var "jal", 0 0;
v00000257156e0f60_0 .var "jmp", 0 0;
v00000257156dffc0_0 .var "jreg", 0 0;
L_00000257156f7458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257156e01a0_0 .net "load_instr", 0 0, L_00000257156f7458;  1 drivers
v00000257156df840_0 .var "load_link_", 0 0;
v00000257156e1140_0 .net "mem_data", 31 0, L_0000025715752250;  alias, 1 drivers
v00000257156e04c0_0 .var "mem_rw_", 0 0;
v00000257156df480_0 .net "not_equal", 0 0, v00000257156822f0_0;  alias, 1 drivers
v00000257156df520_0 .net "opcode", 5 0, L_0000025715752750;  1 drivers
v00000257156df3e0_0 .net "r1_addr", 4 0, L_0000025715648a70;  alias, 1 drivers
v00000257156df8e0_0 .net "r2_addr", 4 0, L_00000257157521b0;  alias, 1 drivers
v00000257156e0600_0 .net "r_type", 0 0, L_0000025715752070;  1 drivers
v00000257156e11e0_0 .net "rd", 4 0, L_0000025715751cb0;  1 drivers
v00000257156e0560_0 .net "rs", 4 0, L_0000025715751530;  1 drivers
v00000257156e0a60_0 .net "rst_", 0 0, v00000257156f3330_0;  alias, 1 drivers
v00000257156df5c0_0 .net "rt", 4 0, L_00000257157522f0;  1 drivers
v00000257156dfac0_0 .net "rt_is_src", 0 0, L_0000025715648840;  1 drivers
v00000257156df660_0 .var "rw_", 0 0;
v00000257156df700_0 .var "sel_mem", 0 0;
v00000257156dfe80_0 .net "shamt", 4 0, L_0000025715751df0;  alias, 1 drivers
v00000257156e0b00_0 .var "signed_ext", 0 0;
v00000257156df7a0_0 .var "stall", 0 0;
v00000257156e0ba0_0 .var "swap", 0 0;
v00000257156dfd40_0 .net "waddr", 4 0, L_000002571574f0f0;  alias, 1 drivers
E_0000025715645f00 .event anyedge, v00000257156df520_0, v00000257156e0380_0, v0000025715681fd0_0, v00000257156822f0_0;
E_0000025715647100 .event anyedge, v00000257156e1280_0;
E_0000025715647280/0 .event negedge, v00000257156e0a60_0;
E_0000025715647280/1 .event posedge, v0000025715681b70_0;
E_0000025715647280 .event/or E_0000025715647280/0, E_0000025715647280/1;
L_0000025715752750 .part v00000257156e1280_0, 26, 6;
L_00000257157527f0 .cmp/eq 6, L_0000025715752750, L_00000257156f6f00;
L_0000025715752070 .functor MUXZ 1, L_00000257156f6f90, L_00000257156f6f48, L_00000257157527f0, C4<>;
L_0000025715752890 .cmp/eq 6, L_0000025715752750, L_00000257156f6fd8;
L_00000257157515d0 .cmp/eq 6, L_0000025715752750, L_00000257156f7020;
L_0000025715752390 .functor MUXZ 1, L_00000257156f70b0, L_00000257156f7068, L_0000025715648290, C4<>;
L_0000025715752930 .cmp/ne 6, L_0000025715752750, L_00000257156f70f8;
L_0000025715751990 .reduce/nor L_0000025715752390;
L_0000025715751490 .functor MUXZ 1, L_00000257156f7188, L_00000257156f7140, L_0000025715648c30, C4<>;
L_0000025715751e90 .part v00000257156e1280_0, 0, 6;
L_0000025715751350 .functor MUXZ 6, L_00000257156f71d0, L_0000025715751e90, L_0000025715752070, C4<>;
L_0000025715751530 .part v00000257156e1280_0, 21, 5;
L_00000257157522f0 .part v00000257156e1280_0, 16, 5;
L_0000025715751cb0 .part v00000257156e1280_0, 11, 5;
L_0000025715751a30 .cmp/eq 6, L_0000025715752750, L_00000257156f7218;
L_0000025715752110 .cmp/eq 6, L_0000025715752750, L_00000257156f7260;
L_0000025715752430 .cmp/eq 6, L_0000025715752750, L_00000257156f72a8;
L_00000257157513f0 .cmp/eq 6, L_0000025715752750, L_00000257156f72f0;
L_00000257157524d0 .cmp/eq 6, L_0000025715752750, L_00000257156f7338;
L_0000025715751d50 .cmp/eq 6, L_0000025715752750, L_00000257156f7380;
L_0000025715751df0 .part v00000257156e1280_0, 6, 5;
L_0000025715751670 .part v00000257156e1280_0, 0, 26;
L_0000025715751fd0 .part v00000257156e1280_0, 0, 16;
L_00000257157521b0 .functor MUXZ 5, L_00000257156f73c8, L_00000257157522f0, L_0000025715648ca0, C4<>;
L_0000025715752570 .functor MUXZ 5, L_00000257157522f0, L_0000025715751cb0, L_0000025715752070, C4<>;
L_000002571574f0f0 .functor MUXZ 5, L_0000025715752570, L_00000257156f7410, v00000257156e09c0_0, C4<>;
S_0000025713cdaf00 .scope module, "pc" "pc" 8 116, 15 3 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc_addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 26 "addr";
    .port_info 3 /INPUT 1 "rst_";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /INPUT 1 "load_instr";
    .port_info 6 /INPUT 32 "sign_ext_imm";
    .port_info 7 /INPUT 1 "equal";
    .port_info 8 /INPUT 1 "breq";
    .port_info 9 /INPUT 1 "not_equal";
    .port_info 10 /INPUT 1 "brne";
    .port_info 11 /INPUT 1 "jreg";
    .port_info 12 /INPUT 32 "r1_data";
P_00000257156473c0 .param/l "BITS" 0 15 5, +C4<00000000000000000000000000100000>;
L_0000025715648f40 .functor AND 1, v00000257156e07e0_0, v0000025715681fd0_0, C4<1>, C4<1>;
L_0000025715647c70 .functor AND 1, v00000257156dfc00_0, v00000257156822f0_0, C4<1>, C4<1>;
L_0000025715648fb0 .functor OR 1, v00000257156dffc0_0, v00000257156e0f60_0, C4<0>, C4<0>;
L_0000025715647e30 .functor AND 1, v00000257156e07e0_0, v0000025715681fd0_0, C4<1>, C4<1>;
L_00000257156483e0 .functor OR 1, L_0000025715648fb0, L_0000025715647e30, C4<0>, C4<0>;
L_0000025715648ae0 .functor AND 1, v00000257156dfc00_0, v00000257156822f0_0, C4<1>, C4<1>;
L_00000257156493a0 .functor OR 1, L_00000257156483e0, L_0000025715648ae0, C4<0>, C4<0>;
L_0000025715647d50 .functor NOT 1, L_00000257156493a0, C4<0>, C4<0>, C4<0>;
L_0000025715649020 .functor OR 32, L_00000257157517b0, L_0000025715751710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025715649480 .functor OR 32, L_0000025715649020, L_0000025715752610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025715647f80 .functor OR 32, L_0000025715649480, L_0000025715751ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000257156480d0 .functor OR 32, L_0000025715647f80, L_0000025715751c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000257156f6a80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000257156dfca0_0 .net/2u *"_ivl_0", 31 0, L_00000257156f6a80;  1 drivers
L_00000257156f6b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156dfde0_0 .net/2u *"_ivl_12", 31 0, L_00000257156f6b10;  1 drivers
L_00000257156f6b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156e0ce0_0 .net/2u *"_ivl_16", 31 0, L_00000257156f6b58;  1 drivers
v00000257156e0060_0 .net *"_ivl_21", 0 0, L_0000025715648f40;  1 drivers
L_00000257156f6ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156e0100_0 .net/2u *"_ivl_22", 31 0, L_00000257156f6ba0;  1 drivers
v00000257156e0240_0 .net *"_ivl_27", 0 0, L_0000025715647c70;  1 drivers
L_00000257156f6be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156e02e0_0 .net/2u *"_ivl_28", 31 0, L_00000257156f6be8;  1 drivers
v00000257156e0420_0 .net *"_ivl_32", 0 0, L_0000025715648fb0;  1 drivers
v00000257156ea940_0 .net *"_ivl_35", 0 0, L_0000025715647e30;  1 drivers
v00000257156eae40_0 .net *"_ivl_36", 0 0, L_00000257156483e0;  1 drivers
v00000257156e9c20_0 .net *"_ivl_39", 0 0, L_0000025715648ae0;  1 drivers
v00000257156e99a0_0 .net *"_ivl_40", 0 0, L_00000257156493a0;  1 drivers
v00000257156e97c0_0 .net *"_ivl_42", 0 0, L_0000025715647d50;  1 drivers
L_00000257156f6c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000257156ea440_0 .net/2u *"_ivl_44", 31 0, L_00000257156f6c30;  1 drivers
v00000257156ea260_0 .net *"_ivl_48", 31 0, L_0000025715649020;  1 drivers
v00000257156eada0_0 .net *"_ivl_50", 31 0, L_0000025715649480;  1 drivers
v00000257156eb2a0_0 .net *"_ivl_52", 31 0, L_0000025715647f80;  1 drivers
v00000257156e9a40_0 .net *"_ivl_7", 3 0, L_00000257156f3510;  1 drivers
L_00000257156f6ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257156e9ea0_0 .net/2u *"_ivl_8", 1 0, L_00000257156f6ac8;  1 drivers
v00000257156ea760_0 .net "addr", 25 0, L_0000025715751670;  alias, 1 drivers
v00000257156e9860_0 .net "branch_dst", 31 0, L_00000257156f38d0;  1 drivers
v00000257156eabc0_0 .net "breq", 0 0, v00000257156e07e0_0;  alias, 1 drivers
v00000257156eac60_0 .net "breq_sel", 31 0, L_0000025715752610;  1 drivers
v00000257156e9540_0 .net "brne", 0 0, v00000257156dfc00_0;  alias, 1 drivers
v00000257156e9ae0_0 .net "brne_sel", 31 0, L_0000025715751ad0;  1 drivers
v00000257156ea800_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156e95e0_0 .net "equal", 0 0, v0000025715681fd0_0;  alias, 1 drivers
v00000257156e9b80_0 .net "jmp", 0 0, v00000257156e0f60_0;  alias, 1 drivers
v00000257156ea9e0_0 .net "jmp_sel", 31 0, L_0000025715751710;  1 drivers
v00000257156eaee0_0 .net "jreg", 0 0, v00000257156dffc0_0;  alias, 1 drivers
v00000257156eaf80_0 .net "jreg_sel", 31 0, L_00000257157517b0;  1 drivers
v00000257156e9cc0_0 .net "jump_dst", 31 0, L_00000257157512b0;  1 drivers
L_00000257156f6c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257156e9900_0 .net "load_instr", 0 0, L_00000257156f6c78;  1 drivers
v00000257156e9f40_0 .net "next_addr", 31 0, L_00000257156480d0;  1 drivers
v00000257156e9d60_0 .net "none_sel", 31 0, L_0000025715751c10;  1 drivers
v00000257156eb020_0 .net "not_equal", 0 0, v00000257156822f0_0;  alias, 1 drivers
v00000257156eab20_0 .net "p1_addr", 31 0, L_00000257156f2e30;  1 drivers
v00000257156ea080_0 .var "pc_addr", 31 0;
v00000257156e9e00_0 .net "r1_data", 31 0, L_0000025715649720;  alias, 1 drivers
v00000257156ea120_0 .net "rst_", 0 0, v00000257156f3330_0;  alias, 1 drivers
v00000257156e9fe0_0 .net "sign_ext_imm", 31 0, L_0000025715750590;  alias, 1 drivers
L_00000257156f2e30 .arith/sum 32, v00000257156ea080_0, L_00000257156f6a80;
L_00000257156f38d0 .arith/sum 32, v00000257156ea080_0, L_0000025715750590;
L_00000257156f3510 .part v00000257156ea080_0, 28, 4;
L_00000257157512b0 .concat [ 26 2 4 0], L_0000025715751670, L_00000257156f6ac8, L_00000257156f3510;
L_00000257157517b0 .functor MUXZ 32, L_00000257156f6b10, L_0000025715649720, v00000257156dffc0_0, C4<>;
L_0000025715751710 .functor MUXZ 32, L_00000257156f6b58, L_00000257157512b0, v00000257156e0f60_0, C4<>;
L_0000025715752610 .functor MUXZ 32, L_00000257156f6ba0, L_00000257156f38d0, L_0000025715648f40, C4<>;
L_0000025715751ad0 .functor MUXZ 32, L_00000257156f6be8, L_00000257156f38d0, L_0000025715647c70, C4<>;
L_0000025715751c10 .functor MUXZ 32, L_00000257156f6c30, L_00000257156f2e30, L_0000025715647d50, C4<>;
S_0000025713cad810 .scope module, "pipe_ex_mem" "pipe_ex_mem" 8 329, 16 1 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 32 "alu_out";
    .port_info 3 /INPUT 1 "atomic_s3";
    .port_info 4 /INPUT 1 "sel_mem_s3";
    .port_info 5 /INPUT 1 "check_link_s3";
    .port_info 6 /INPUT 1 "mem_rw_s3";
    .port_info 7 /INPUT 1 "rw_s3";
    .port_info 8 /INPUT 5 "waddr_s3";
    .port_info 9 /INPUT 1 "load_link_s3";
    .port_info 10 /INPUT 32 "r2_data_s3";
    .port_info 11 /INPUT 4 "byte_en_s3";
    .port_info 12 /INPUT 1 "halt_s3";
    .port_info 13 /OUTPUT 32 "alu_out_s4";
    .port_info 14 /OUTPUT 1 "atomic_s4";
    .port_info 15 /OUTPUT 1 "sel_mem_s4";
    .port_info 16 /OUTPUT 1 "check_link_s4";
    .port_info 17 /OUTPUT 1 "mem_rw_s4";
    .port_info 18 /OUTPUT 1 "rw_s4";
    .port_info 19 /OUTPUT 5 "waddr_s4";
    .port_info 20 /OUTPUT 1 "load_link_s4";
    .port_info 21 /OUTPUT 32 "r2_data_s4";
    .port_info 22 /OUTPUT 4 "byte_en_s4";
    .port_info 23 /OUTPUT 1 "halt_s4";
P_00000257156609e0 .param/l "ADDR_LEFT" 0 16 4, +C4<000000000000000000000000000000100>;
P_0000025715660a18 .param/l "BITS" 0 16 2, +C4<00000000000000000000000000100000>;
P_0000025715660a50 .param/l "ONE" 1 16 33, C4<1>;
P_0000025715660a88 .param/l "REG_WORDS" 0 16 3, +C4<00000000000000000000000000100000>;
P_0000025715660ac0 .param/l "ZERO" 1 16 34, C4<0>;
v00000257156ea1c0_0 .net "alu_out", 31 0, v0000025715682070_0;  alias, 1 drivers
v00000257156eb0c0_0 .var "alu_out_s4", 31 0;
v00000257156e9720_0 .net "atomic_s3", 0 0, v00000257156ec1d0_0;  alias, 1 drivers
v00000257156ea8a0_0 .var "atomic_s4", 0 0;
v00000257156eaa80_0 .net "byte_en_s3", 3 0, v00000257156ecf90_0;  alias, 1 drivers
v00000257156eb160_0 .var "byte_en_s4", 3 0;
v00000257156ead00_0 .net "check_link_s3", 0 0, v00000257156ecd10_0;  alias, 1 drivers
v00000257156eb200_0 .var "check_link_s4", 0 0;
v00000257156ea4e0_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156ea300_0 .net "halt_s3", 0 0, v00000257156eb7d0_0;  alias, 1 drivers
v00000257156e9400_0 .var "halt_s4", 0 0;
v00000257156e94a0_0 .net "load_link_s3", 0 0, v00000257156ebc30_0;  alias, 1 drivers
v00000257156ea3a0_0 .var "load_link_s4", 0 0;
v00000257156ea580_0 .net "mem_rw_s3", 0 0, v00000257156ec8b0_0;  alias, 1 drivers
v00000257156ea620_0 .var "mem_rw_s4", 0 0;
v00000257156ea6c0_0 .net "r2_data_s3", 31 0, v00000257156ec9f0_0;  alias, 1 drivers
v00000257156e9680_0 .var "r2_data_s4", 31 0;
v00000257156ebb90_0 .net "rst_", 0 0, v00000257156f3330_0;  alias, 1 drivers
v00000257156eb550_0 .net "rw_s3", 0 0, v00000257156ed030_0;  alias, 1 drivers
v00000257156ed0d0_0 .var "rw_s4", 0 0;
v00000257156ec3b0_0 .net "sel_mem_s3", 0 0, v00000257156ebeb0_0;  alias, 1 drivers
v00000257156ec590_0 .var "sel_mem_s4", 0 0;
v00000257156eba50_0 .net "waddr_s3", 4 0, v00000257156eb4b0_0;  alias, 1 drivers
v00000257156eb9b0_0 .var "waddr_s4", 4 0;
S_0000025713c95fe0 .scope module, "pipe_id_ex" "pipe_id_ex" 8 284, 17 1 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 1 "atomic";
    .port_info 3 /INPUT 1 "sel_mem";
    .port_info 4 /INPUT 1 "check_link";
    .port_info 5 /INPUT 1 "mem_rw_";
    .port_info 6 /INPUT 1 "rw_";
    .port_info 7 /INPUT 5 "waddr_";
    .port_info 8 /INPUT 1 "load_link_";
    .port_info 9 /INPUT 32 "r2_data";
    .port_info 10 /INPUT 32 "r1_data";
    .port_info 11 /INPUT 1 "alu_imm";
    .port_info 12 /INPUT 32 "sign_ext_imm";
    .port_info 13 /INPUT 5 "shamt";
    .port_info 14 /INPUT 4 "alu_op";
    .port_info 15 /INPUT 4 "byte_en";
    .port_info 16 /INPUT 1 "halt_s2";
    .port_info 17 /INPUT 5 "r1_addr";
    .port_info 18 /INPUT 5 "r2_addr";
    .port_info 19 /OUTPUT 1 "atomic_s3";
    .port_info 20 /OUTPUT 1 "sel_mem_s3";
    .port_info 21 /OUTPUT 1 "check_link_s3";
    .port_info 22 /OUTPUT 1 "mem_rw_s3";
    .port_info 23 /OUTPUT 1 "rw_s3";
    .port_info 24 /OUTPUT 5 "waddr_s3";
    .port_info 25 /OUTPUT 1 "load_link_s3";
    .port_info 26 /OUTPUT 32 "r2_data_s3";
    .port_info 27 /OUTPUT 32 "r1_data_s3";
    .port_info 28 /OUTPUT 1 "alu_imm_s3";
    .port_info 29 /OUTPUT 32 "sign_ext_imm_s3";
    .port_info 30 /OUTPUT 5 "shamt_s3";
    .port_info 31 /OUTPUT 4 "alu_op_s3";
    .port_info 32 /OUTPUT 4 "byte_en_s3";
    .port_info 33 /OUTPUT 1 "halt_s3";
    .port_info 34 /OUTPUT 5 "r1_addr_s3";
    .port_info 35 /OUTPUT 5 "r2_addr_s3";
P_0000025713c96170 .param/l "ADDR_LEFT" 0 17 5, +C4<000000000000000000000000000000100>;
P_0000025713c961a8 .param/l "BITS" 0 17 3, +C4<00000000000000000000000000100000>;
P_0000025713c961e0 .param/l "IMM_LEFT" 0 17 11, +C4<00000000000000000000000000010000>;
P_0000025713c96218 .param/l "JMP_LEFT" 0 17 10, +C4<00000000000000000000000000011001>;
P_0000025713c96250 .param/l "ONE" 1 17 53, C4<1>;
P_0000025713c96288 .param/l "OP_BITS" 0 17 8, +C4<00000000000000000000000000000100>;
P_0000025713c962c0 .param/l "REG_WORDS" 0 17 4, +C4<00000000000000000000000000100000>;
P_0000025713c962f8 .param/l "SHIFT_BITS" 0 17 9, +C4<00000000000000000000000000000101>;
P_0000025713c96330 .param/l "ZERO" 1 17 54, C4<0>;
v00000257156ec450_0 .net "alu_imm", 0 0, v00000257156e0d80_0;  alias, 1 drivers
v00000257156ecef0_0 .var "alu_imm_s3", 0 0;
v00000257156ebaf0_0 .net "alu_op", 3 0, v00000257156dfb60_0;  alias, 1 drivers
v00000257156ed210_0 .var "alu_op_s3", 3 0;
v00000257156ec4f0_0 .net "atomic", 0 0, v00000257156dff20_0;  alias, 1 drivers
v00000257156ec1d0_0 .var "atomic_s3", 0 0;
v00000257156ebcd0_0 .net "byte_en", 3 0, v00000257156e0880_0;  alias, 1 drivers
v00000257156ecf90_0 .var "byte_en_s3", 3 0;
v00000257156ec810_0 .net "check_link", 0 0, v00000257156e0740_0;  alias, 1 drivers
v00000257156ecd10_0 .var "check_link_s3", 0 0;
v00000257156ecdb0_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156eb910_0 .net "halt_s2", 0 0, v00000257156e0e20_0;  alias, 1 drivers
v00000257156eb7d0_0 .var "halt_s3", 0 0;
v00000257156ecc70_0 .net "load_link_", 0 0, v00000257156df840_0;  alias, 1 drivers
v00000257156ebc30_0 .var "load_link_s3", 0 0;
v00000257156ec770_0 .net "mem_rw_", 0 0, v00000257156e04c0_0;  alias, 1 drivers
v00000257156ec8b0_0 .var "mem_rw_s3", 0 0;
v00000257156ed170_0 .net "r1_addr", 4 0, L_0000025715648a70;  alias, 1 drivers
v00000257156ec6d0_0 .var "r1_addr_s3", 4 0;
v00000257156ec310_0 .net "r1_data", 31 0, L_0000025715649720;  alias, 1 drivers
v00000257156ece50_0 .var "r1_data_s3", 31 0;
v00000257156eb870_0 .net "r2_addr", 4 0, L_00000257157521b0;  alias, 1 drivers
v00000257156ebd70_0 .var "r2_addr_s3", 4 0;
v00000257156ec950_0 .net "r2_data", 31 0, L_00000257156496b0;  alias, 1 drivers
v00000257156ec9f0_0 .var "r2_data_s3", 31 0;
v00000257156ebe10_0 .net "rst_", 0 0, v00000257156f3330_0;  alias, 1 drivers
v00000257156ecbd0_0 .net "rw_", 0 0, v00000257156df660_0;  alias, 1 drivers
v00000257156ed030_0 .var "rw_s3", 0 0;
v00000257156ec630_0 .net "sel_mem", 0 0, v00000257156df700_0;  alias, 1 drivers
v00000257156ebeb0_0 .var "sel_mem_s3", 0 0;
v00000257156ed2b0_0 .net "shamt", 4 0, L_0000025715751df0;  alias, 1 drivers
v00000257156ebf50_0 .var "shamt_s3", 4 0;
v00000257156eca90_0 .net "sign_ext_imm", 31 0, L_0000025715750590;  alias, 1 drivers
v00000257156eb410_0 .var "sign_ext_imm_s3", 31 0;
v00000257156eb5f0_0 .net "waddr_", 4 0, L_000002571574f0f0;  alias, 1 drivers
v00000257156eb4b0_0 .var "waddr_s3", 4 0;
S_00000257156edf10 .scope module, "pipe_mem_wb" "pipe_mem_wb" 8 362, 18 1 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 32 "alu_out_s4";
    .port_info 3 /INPUT 1 "atomic_s4";
    .port_info 4 /INPUT 1 "link_rw_";
    .port_info 5 /INPUT 32 "d_mem_rdata";
    .port_info 6 /INPUT 1 "sel_mem_s4";
    .port_info 7 /INPUT 1 "rw_s4";
    .port_info 8 /INPUT 5 "waddr_s4";
    .port_info 9 /INPUT 4 "byte_en_s4";
    .port_info 10 /INPUT 1 "halt_s4";
    .port_info 11 /OUTPUT 32 "alu_out_s5";
    .port_info 12 /OUTPUT 1 "atomic_s5";
    .port_info 13 /OUTPUT 1 "sel_mem_s5";
    .port_info 14 /OUTPUT 32 "d_mem_rdata_s5";
    .port_info 15 /OUTPUT 1 "link_rw_s5";
    .port_info 16 /OUTPUT 1 "rw_s5";
    .port_info 17 /OUTPUT 5 "waddr_s5";
    .port_info 18 /OUTPUT 4 "byte_en_s5";
    .port_info 19 /OUTPUT 1 "halt_s5";
P_0000025715660320 .param/l "ADDR_LEFT" 0 18 4, +C4<000000000000000000000000000000100>;
P_0000025715660358 .param/l "BITS" 0 18 2, +C4<00000000000000000000000000100000>;
P_0000025715660390 .param/l "ONE" 1 18 29, C4<1>;
P_00000257156603c8 .param/l "REG_WORDS" 0 18 3, +C4<00000000000000000000000000100000>;
P_0000025715660400 .param/l "ZERO" 1 18 30, C4<0>;
v00000257156ebff0_0 .net "alu_out_s4", 31 0, v00000257156eb0c0_0;  alias, 1 drivers
v00000257156ec090_0 .var "alu_out_s5", 31 0;
v00000257156ec130_0 .net "atomic_s4", 0 0, v00000257156ea8a0_0;  alias, 1 drivers
v00000257156ecb30_0 .var "atomic_s5", 0 0;
v00000257156ec270_0 .net "byte_en_s4", 3 0, v00000257156eb160_0;  alias, 1 drivers
v00000257156eb690_0 .var "byte_en_s5", 3 0;
v00000257156eb730_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156efa10_0 .net "d_mem_rdata", 31 0, L_00000257157509f0;  alias, 1 drivers
v00000257156efb50_0 .var "d_mem_rdata_s5", 31 0;
v00000257156ef330_0 .net "halt_s4", 0 0, v00000257156e9400_0;  alias, 1 drivers
v00000257156f0190_0 .var "halt_s5", 0 0;
v00000257156ef970_0 .net "link_rw_", 0 0, L_00000257156f36f0;  alias, 1 drivers
v00000257156efab0_0 .var "link_rw_s5", 0 0;
v00000257156ef470_0 .net "rst_", 0 0, v00000257156f3330_0;  alias, 1 drivers
v00000257156ee430_0 .net "rw_s4", 0 0, v00000257156ed0d0_0;  alias, 1 drivers
v00000257156efd30_0 .var "rw_s5", 0 0;
v00000257156eff10_0 .net "sel_mem_s4", 0 0, v00000257156ec590_0;  alias, 1 drivers
v00000257156eec50_0 .var "sel_mem_s5", 0 0;
v00000257156ee750_0 .net "waddr_s4", 4 0, v00000257156eb9b0_0;  alias, 1 drivers
v00000257156ef8d0_0 .var "waddr_s5", 4 0;
S_00000257156ed5b0 .scope module, "regfile" "regfile" 8 211, 19 5 0, S_0000025713d3c060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "r1_data";
    .port_info 1 /OUTPUT 32 "r2_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "waddr";
    .port_info 5 /INPUT 5 "r2_addr";
    .port_info 6 /INPUT 5 "r1_addr";
    .port_info 7 /INPUT 1 "rst_";
    .port_info 8 /INPUT 1 "rw_";
    .port_info 9 /INPUT 4 "byte_en";
P_0000025713d24580 .param/l "ADDR_LEFT" 0 19 9, +C4<000000000000000000000000000000100>;
P_0000025713d245b8 .param/l "BASE_ADDR" 0 19 12, C4<00000000000000000010000000000000>;
P_0000025713d245f0 .param/l "BITS" 0 19 8, +C4<00000000000000000000000000100000>;
P_0000025713d24628 .param/l "WORDS" 0 19 7, +C4<00000000000000000000000000100000>;
L_0000025715649720 .functor BUFZ 32, L_0000025715750130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000257156496b0 .functor BUFZ 32, L_000002571574f190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000257156ee570_0 .net *"_ivl_0", 31 0, L_0000025715750130;  1 drivers
v00000257156ef510_0 .net *"_ivl_10", 6 0, L_000002571574f2d0;  1 drivers
L_00000257156f7530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257156ef0b0_0 .net *"_ivl_13", 1 0, L_00000257156f7530;  1 drivers
v00000257156efbf0_0 .net *"_ivl_2", 6 0, L_000002571574fe10;  1 drivers
L_00000257156f74e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257156ef650_0 .net *"_ivl_5", 1 0, L_00000257156f74e8;  1 drivers
v00000257156efdd0_0 .net *"_ivl_8", 31 0, L_000002571574f190;  1 drivers
v00000257156ee7f0_0 .net "byte_en", 3 0, v00000257156e0880_0;  alias, 1 drivers
v00000257156ee4d0_0 .net "clk", 0 0, v00000257156f3970_0;  alias, 1 drivers
v00000257156effb0 .array "mem", 31 0, 31 0;
v00000257156eecf0_0 .net "r1_addr", 4 0, L_0000025715648a70;  alias, 1 drivers
v00000257156ef6f0_0 .net "r1_data", 31 0, L_0000025715649720;  alias, 1 drivers
v00000257156ef790_0 .net "r2_addr", 4 0, L_00000257157521b0;  alias, 1 drivers
v00000257156ee6b0_0 .net "r2_data", 31 0, L_00000257156496b0;  alias, 1 drivers
v00000257156ee610_0 .net "rst_", 0 0, v00000257156f3330_0;  alias, 1 drivers
v00000257156f0050_0 .net "rw_", 0 0, v00000257156df660_0;  alias, 1 drivers
v00000257156efc90_0 .net "waddr", 4 0, L_000002571574f0f0;  alias, 1 drivers
v00000257156ef830_0 .net "wdata", 31 0, L_000002571574ebf0;  alias, 1 drivers
L_0000025715750130 .array/port v00000257156effb0, L_000002571574fe10;
L_000002571574fe10 .concat [ 5 2 0 0], L_0000025715648a70, L_00000257156f74e8;
L_000002571574f190 .array/port v00000257156effb0, L_000002571574f2d0;
L_000002571574f2d0 .concat [ 5 2 0 0], L_00000257157521b0, L_00000257156f7530;
S_00000257156ee0a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 19 33, 19 33 0, S_00000257156ed5b0;
 .timescale 0 0;
v00000257156ef5b0_0 .var/2s "i", 31 0;
    .scope S_0000025713cdaf00;
T_0 ;
    %wait E_0000025715647280;
    %load/vec4 v00000257156ea120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000257156ea080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000257156e9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000257156e9f40_0;
    %assign/vec4 v00000257156ea080_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025713d0e410;
T_1 ;
    %wait E_0000025715646640;
    %load/vec4 v00000257156d6040_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000257156d4a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000257156d5be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000257156d5f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000257156d5960_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156d5640, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000257156d5f00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000257156d5960_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156d5640, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000257156d5f00_0;
    %load/vec4 v00000257156d5960_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156d5640, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025713d0b5d0;
T_2 ;
    %wait E_0000025715647280;
    %load/vec4 v00000257156e0a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v00000257156e1280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000257156df7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v00000257156e1280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000257156e01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000257156e1140_0;
    %assign/vec4 v00000257156e1280_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025713d0b5d0;
T_3 ;
    %wait E_0000025715647100;
    %vpi_call/w 13 101 "$display", "instruction reg is %h", v00000257156e1280_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025713d0b5d0;
T_4 ;
    %wait E_0000025715645f00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e04c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000257156e0880_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156dff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e07e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156dfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156dffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0e20_0, 0, 1;
    %load/vec4 v00000257156df520_0;
    %load/vec4 v00000257156e0380_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 576, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 320, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2304, 0, 12;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 2368, 0, 12;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 3072, 0, 12;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 3584, 0, 12;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 960, 0, 12;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 2560, 0, 12;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2624, 0, 12;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 704, 0, 12;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 4032, 0, 12;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0920_0, 0, 1;
    %jmp T_4.34;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e07e0_0, 0, 1;
    %load/vec4 v00000257156e1000_0;
    %store/vec4 v00000257156df7a0_0, 0, 1;
    %jmp T_4.34;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156dfc00_0, 0, 1;
    %load/vec4 v00000257156df480_0;
    %store/vec4 v00000257156df7a0_0, 0, 1;
    %jmp T_4.34;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df700_0, 0, 1;
    %jmp T_4.34;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e04c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df7a0_0, 0, 1;
    %jmp T_4.34;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e09c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156dffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df7a0_0, 0, 1;
    %jmp T_4.34;
T_4.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df700_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156e0880_0, 0, 4;
    %jmp T_4.34;
T_4.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df700_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000257156e0880_0, 0, 4;
    %jmp T_4.34;
T_4.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156df700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df840_0, 0, 1;
    %jmp T_4.34;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e04c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156dff20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0740_0, 0, 1;
    %jmp T_4.34;
T_4.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0ba0_0, 0, 1;
    %jmp T_4.34;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e04c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156e0880_0, 0, 4;
    %jmp T_4.34;
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156e04c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000257156e0880_0, 0, 4;
    %jmp T_4.34;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0b00_0, 0, 1;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156df660_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000257156dfb60_0, 0, 4;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156e0e20_0, 0, 1;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000257156ed5b0;
T_5 ;
    %wait E_0000025715647280;
    %load/vec4 v00000257156ee610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_00000257156ee0a0;
    %jmp t_0;
    .scope S_00000257156ee0a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000257156ef5b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000257156ef5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000257156ef5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156effb0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000257156ef5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000257156ef5b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_00000257156ed5b0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000257156f0050_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v00000257156efc90_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v00000257156ee7f0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %load/vec4 v00000257156ef830_0;
    %load/vec4 v00000257156efc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156effb0, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v00000257156ef830_0;
    %load/vec4 v00000257156efc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156effb0, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v00000257156ef830_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000257156efc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156effb0, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v00000257156ef830_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000257156efc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257156effb0, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.6 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025713d32470;
T_6 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000025715682250_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000025715681a30_0, 0, 33;
    %end;
    .thread T_6, $init;
    .scope S_0000025713d32470;
T_7 ;
    %wait E_0000025715646180;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %load/vec4 v0000025715682110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v0000025715682cf0_0;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %add;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %and;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %or;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %or;
    %inv;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0000025715682390_0;
    %inv;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000025715681a30_0, 4, 32;
    %load/vec4 v0000025715682cf0_0;
    %pad/u 33;
    %load/vec4 v0000025715681a30_0;
    %parti/s 32, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v0000025715682250_0, 0, 33;
    %load/vec4 v0000025715682250_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
T_7.15 ;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0000025715682cf0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000025715682390_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %jmp T_7.21;
T_7.16 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/u;
    %jmp/0xz  T_7.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
T_7.25 ;
T_7.23 ;
    %jmp T_7.21;
T_7.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %jmp T_7.21;
T_7.18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %jmp T_7.21;
T_7.19 ;
    %load/vec4 v0000025715682390_0;
    %load/vec4 v0000025715682cf0_0;
    %cmp/u;
    %jmp/0xz  T_7.26, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
T_7.29 ;
T_7.27 ;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/u;
    %jmp/0xz  T_7.30, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0000025715682cf0_0;
    %load/vec4 v0000025715682390_0;
    %cmp/e;
    %jmp/0xz  T_7.32, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025715681fd0_0, 0, 1;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257156822f0_0, 0, 1;
T_7.33 ;
T_7.31 ;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0000025715682390_0;
    %ix/getv 4, v0000025715681710_0;
    %shiftl 4;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0000025715682390_0;
    %ix/getv 4, v0000025715681710_0;
    %shiftr 4;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0000025715682390_0;
    %store/vec4 v0000025715682070_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0000025715682390_0;
    %store/vec4 v0000025715682b10_0, 0, 32;
    %load/vec4 v0000025715682390_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000025715681f30_0, 0, 1;
    %load/vec4 v0000025715682b10_0;
    %store/vec4 v0000025715682070_0, 0, 32;
    %fork t_3, S_0000025713d1cb60;
    %jmp t_2;
    .scope S_0000025713d1cb60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682bb0_0, 0, 32;
T_7.34 ;
    %load/vec4 v0000025715682bb0_0;
    %load/vec4 v0000025715681710_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.35, 5;
    %load/vec4 v0000025715681f30_0;
    %load/vec4 v0000025715682070_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025715682070_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000025715682bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000025715682bb0_0, 0, 32;
    %jmp T_7.34;
T_7.35 ;
    %end;
    .scope S_0000025713d32470;
t_2 %join;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000025713d1ccf0;
T_8 ;
    %wait E_0000025715646640;
    %load/vec4 v00000257156817b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000025715682e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000025715682ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0000025715681210_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000025715682930_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025715682890, 0, 4;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0000025715681210_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000025715682930_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025715682890, 0, 4;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0000025715681210_0;
    %load/vec4 v0000025715682930_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025715682890, 0, 4;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025713c95fe0;
T_9 ;
    %wait E_0000025715646640;
    %load/vec4 v00000257156ebe10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156ed030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156ec8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000257156ed210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ecef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ebeb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000257156ecf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156ebc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ecd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ec1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156eb7d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000257156ec4f0_0;
    %assign/vec4 v00000257156ec1d0_0, 0;
    %load/vec4 v00000257156ec630_0;
    %assign/vec4 v00000257156ebeb0_0, 0;
    %load/vec4 v00000257156ec810_0;
    %assign/vec4 v00000257156ecd10_0, 0;
    %load/vec4 v00000257156ec770_0;
    %assign/vec4 v00000257156ec8b0_0, 0;
    %load/vec4 v00000257156ecbd0_0;
    %assign/vec4 v00000257156ed030_0, 0;
    %load/vec4 v00000257156eb5f0_0;
    %assign/vec4 v00000257156eb4b0_0, 0;
    %load/vec4 v00000257156ecc70_0;
    %assign/vec4 v00000257156ebc30_0, 0;
    %load/vec4 v00000257156ec950_0;
    %assign/vec4 v00000257156ec9f0_0, 0;
    %load/vec4 v00000257156ec310_0;
    %assign/vec4 v00000257156ece50_0, 0;
    %load/vec4 v00000257156ec450_0;
    %assign/vec4 v00000257156ecef0_0, 0;
    %load/vec4 v00000257156eca90_0;
    %assign/vec4 v00000257156eb410_0, 0;
    %load/vec4 v00000257156ed2b0_0;
    %assign/vec4 v00000257156ebf50_0, 0;
    %load/vec4 v00000257156ebaf0_0;
    %assign/vec4 v00000257156ed210_0, 0;
    %load/vec4 v00000257156ebcd0_0;
    %assign/vec4 v00000257156ecf90_0, 0;
    %load/vec4 v00000257156eb910_0;
    %assign/vec4 v00000257156eb7d0_0, 0;
    %load/vec4 v00000257156ed170_0;
    %assign/vec4 v00000257156ec6d0_0, 0;
    %load/vec4 v00000257156eb870_0;
    %assign/vec4 v00000257156ebd70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025713cad810;
T_10 ;
    %wait E_0000025715646640;
    %load/vec4 v00000257156ebb90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156ed0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156ea620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ec590_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000257156eb160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156ea3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156eb200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ea8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156e9400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000257156ea1c0_0;
    %assign/vec4 v00000257156eb0c0_0, 0;
    %load/vec4 v00000257156e9720_0;
    %assign/vec4 v00000257156ea8a0_0, 0;
    %load/vec4 v00000257156ec3b0_0;
    %assign/vec4 v00000257156ec590_0, 0;
    %load/vec4 v00000257156ead00_0;
    %assign/vec4 v00000257156eb200_0, 0;
    %load/vec4 v00000257156ea580_0;
    %assign/vec4 v00000257156ea620_0, 0;
    %load/vec4 v00000257156eb550_0;
    %assign/vec4 v00000257156ed0d0_0, 0;
    %load/vec4 v00000257156eba50_0;
    %assign/vec4 v00000257156eb9b0_0, 0;
    %load/vec4 v00000257156e94a0_0;
    %assign/vec4 v00000257156ea3a0_0, 0;
    %load/vec4 v00000257156ea6c0_0;
    %assign/vec4 v00000257156e9680_0, 0;
    %load/vec4 v00000257156eaa80_0;
    %assign/vec4 v00000257156eb160_0, 0;
    %load/vec4 v00000257156ea300_0;
    %assign/vec4 v00000257156e9400_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000257156edf10;
T_11 ;
    %wait E_0000025715646640;
    %load/vec4 v00000257156ef470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156eec50_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000257156eb690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156ecb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f0190_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000257156ebff0_0;
    %assign/vec4 v00000257156ec090_0, 0;
    %load/vec4 v00000257156ec130_0;
    %assign/vec4 v00000257156ecb30_0, 0;
    %load/vec4 v00000257156eff10_0;
    %assign/vec4 v00000257156eec50_0, 0;
    %load/vec4 v00000257156efa10_0;
    %assign/vec4 v00000257156efb50_0, 0;
    %load/vec4 v00000257156ef970_0;
    %assign/vec4 v00000257156efab0_0, 0;
    %load/vec4 v00000257156ee430_0;
    %assign/vec4 v00000257156efd30_0, 0;
    %load/vec4 v00000257156ee750_0;
    %assign/vec4 v00000257156ef8d0_0, 0;
    %load/vec4 v00000257156ec270_0;
    %assign/vec4 v00000257156eb690_0, 0;
    %load/vec4 v00000257156ef330_0;
    %assign/vec4 v00000257156f0190_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000025713d0e280;
T_12 ;
Ewait_0 .event/or E_0000025715645d00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000257156813f0_0;
    %store/vec4 v0000025715681350_0, 0, 32;
    %load/vec4 v00000257156815d0_0;
    %store/vec4 v0000025715681cb0_0, 0, 32;
    %load/vec4 v0000025715681670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.3, 10;
    %load/vec4 v0000025715681e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v00000257156812b0_0;
    %load/vec4 v0000025715681e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000025715682a70_0;
    %store/vec4 v0000025715681350_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000025715681670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0000025715681e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0000025715681530_0;
    %load/vec4 v0000025715681e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000025715682a70_0;
    %store/vec4 v0000025715681cb0_0, 0, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000025713d3c060;
T_13 ;
    %wait E_0000025715647280;
    %load/vec4 v00000257156f2f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000257156f06d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f0770_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000257156f2890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000257156f1f30_0;
    %assign/vec4 v00000257156f06d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156f0770_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000257156f1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f0770_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v00000257156f0770_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.10, 11;
    %load/vec4 v00000257156f35b0_0;
    %nor/r;
    %and;
T_13.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.9, 10;
    %load/vec4 v00000257156f0c70_0;
    %and;
T_13.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.8, 9;
    %load/vec4 v00000257156f1ad0_0;
    %nor/r;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f0770_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000025715683a80;
T_14 ;
    %vpi_call/w 7 13 "$readmemh", "i_mem_vals.txt", v00000257156d5640 {0 0 0};
    %vpi_call/w 7 14 "$readmemh", "d_mem_vals.txt", v0000025715682890 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000025715683a80;
T_15 ;
    %vpi_call/w 7 19 "$dumpfile", "cpu_waves.vcd" {0 0 0};
    %vpi_call/w 7 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025715683a80 {0 0 0};
    %delay 5, 0;
    %end;
    .thread T_15;
    .scope S_0000025715683a80;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f3970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f3330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000257156f4230_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156f3330_0, 0;
T_16.0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000257156f3970_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257156f3970_0, 0;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0000025715683a80;
T_17 ;
    %wait E_0000025715645c00;
    %load/vec4 v00000257156f3330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.3, 10;
    %load/vec4 v00000257156f42d0_0;
    %and;
T_17.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v00000257156f3790_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 7 37 "$display", "Illegal Instruction @ cycle %d", v00000257156f4230_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000025715683a80;
T_18 ;
    %wait E_0000025715646640;
    %load/vec4 v00000257156f3790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %delay 5, 0;
    %vpi_call/w 7 42 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000025715683a80;
T_19 ;
    %wait E_0000025715645ec0;
    %load/vec4 v00000257156f3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000257156f4230_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000257156f4230_0, 0;
T_19.0 ;
    %load/vec4 v00000257156f3790_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.4, 8;
    %load/vec4 v00000257156f42d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.4;
    %jmp/0xz  T_19.2, 8;
    %delay 5, 0;
    %vpi_call/w 7 50 "$finish" {0 0 0};
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000025715683a80;
T_20 ;
    %fork t_5, S_0000025713d3bed0;
    %jmp t_4;
    .scope S_0000025713d3bed0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025715682570_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000025715682570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %vpi_call/w 7 56 "$display", "regfile %d is %h", v0000025715682570_0, &A<v00000257156effb0, v0000025715682570_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000025715682570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000025715682570_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_0000025715683a80;
t_4 %join;
    %end;
    .thread T_20, $final;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "./common.vh";
    "./memory_params.vh";
    "./regfile_params.vh";
    "equality.sv";
    "top_cpu4.sv";
    "cpu4.sv";
    "./cpu_params.vh";
    "alu.sv";
    "memory.sv";
    "forward.sv";
    "instr_reg.sv";
    "./instr_reg_params.vh";
    "pc.sv";
    "pipe_ex_mem.sv";
    "pipe_id_ex.sv";
    "pipe_mem_wb.sv";
    "regfile.sv";
