
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004478                       # Number of seconds simulated
sim_ticks                                  4477782000                       # Number of ticks simulated
final_tick                                 4477782000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 210061                       # Simulator instruction rate (inst/s)
host_op_rate                                   244969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              207266852                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    21.60                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4649920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           91008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4740928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4649920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4649920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        40320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            72655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                630                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1038442693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           20324348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1058767041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1038442693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1038442693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9004458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9004458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9004458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1038442693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          20324348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1067771499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       74077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        630                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4736192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   35200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4740928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                40320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     74                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4477753500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74077                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  630                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    649.931335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   477.578443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.201183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          753     10.26%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          825     11.24%     21.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          641      8.73%     30.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          519      7.07%     37.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          448      6.10%     43.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          411      5.60%     49.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          448      6.10%     55.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          506      6.89%     62.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2789     38.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2238.727273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    616.467002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2155.106266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            10     30.30%     30.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      3.03%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      6.06%     39.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      3.03%     42.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      6.06%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      6.06%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      3.03%     57.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      3.03%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      3.03%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      3.03%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      3.03%     69.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      3.03%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      3.03%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      9.09%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      3.03%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            3      9.09%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.957427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            33                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    276855000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1664411250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  370015000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3741.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22491.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1057.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1058.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    66717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59937.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 37739520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 20592000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               358441200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1671840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            292422000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2988006975                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             65353500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3764227035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            840.725850                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     93461250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     149500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4234773750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17750880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9685500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               218673000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1892160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            292422000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2878801245                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            161148000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3580372785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.662699                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    237699500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     149500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4090168000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1290072                       # Number of BP lookups
system.cpu.branchPred.condPredicted            927829                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             72871                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               553963                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  511251                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.289738                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  166413                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4206                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          8955565                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2895522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7167034                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1290072                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             677664                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1649343                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  158577                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           173                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1003675                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 45256                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4624500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.795151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.981413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3046065     65.87%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236701      5.12%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   200295      4.33%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99991      2.16%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   109505      2.37%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73320      1.59%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    86112      1.86%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   136966      2.96%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   635545     13.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4624500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144053                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.800288                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2552716                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                574412                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1329708                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 90584                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  77080                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               212737                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2270                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                7929279                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4464                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  77080                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2602218                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  248798                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         203744                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1369278                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                123382                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7756639                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  85378                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    159                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15553                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11102621                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36171364                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10537307                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               302                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3681483                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              16858                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6427                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    252610                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               564096                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              494757                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24558                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           133843                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7379862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6463                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6140395                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4078                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2094033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6360723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4624500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.327797                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.799230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2294361     49.61%     49.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              802427     17.35%     66.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              569844     12.32%     79.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              296216      6.41%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              288407      6.24%     91.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              176002      3.81%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133576      2.89%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               34798      0.75%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               28869      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4624500                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61631     77.56%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5969      7.51%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11858     14.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5052049     82.28%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111232      1.81%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              62      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               525696      8.56%     92.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              436569      7.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6140395                       # Type of FU issued
system.cpu.iq.rate                           0.685651                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79458                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012940                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16988091                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9479570                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6008044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 735                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                872                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          286                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6219484                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     369                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10329                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       163796                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        98799                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        24474                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  77080                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  237906                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1545                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7386338                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             24013                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                564096                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               494757                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6417                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    779                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   619                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38028                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86133                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6067440                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                498962                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             72955                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                       928086                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   925763                       # Number of branches executed
system.cpu.iew.exec_stores                     429124                       # Number of stores executed
system.cpu.iew.exec_rate                     0.677505                       # Inst execution rate
system.cpu.iew.wb_sent                        6017515                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6008330                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3914920                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10371254                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.670905                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.377478                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2094058                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70663                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4320391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.224957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.899719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2250183     52.08%     52.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       945384     21.88%     73.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       374054      8.66%     82.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       251704      5.83%     88.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       156644      3.63%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        96683      2.24%     94.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       100220      2.32%     96.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31775      0.74%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113744      2.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4320391                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113744                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11586401                       # The number of ROB reads
system.cpu.rob.rob_writes                    15070907                       # The number of ROB writes
system.cpu.timesIdled                           66221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4331065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.973396                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.973396                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.506741                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.506741                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7555175                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4536391                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       146                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      270                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19550177                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3877425                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  918428                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              1294                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.649654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              782205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            550.073840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          72398250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.649654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1574268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1574268                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       389619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          389619                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392495                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        782114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           782114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       782114                       # number of overall hits
system.cpu.dcache.overall_hits::total          782114                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1742                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2473                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         4215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4215                       # number of overall misses
system.cpu.dcache.overall_misses::total          4215                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     90175500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     90175500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    105288248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105288248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    195463748                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    195463748                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    195463748                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    195463748                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       391361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       391361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       786329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       786329                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       786329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       786329                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006261                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005360                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51765.499426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51765.499426                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42575.110392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42575.110392                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46373.368446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46373.368446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46373.368446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46373.368446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          630                       # number of writebacks
system.cpu.dcache.writebacks::total               630                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          962                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1831                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2793                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2793                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          642                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     40989750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40989750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     36926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     77915750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77915750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     77915750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77915750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001808                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52550.961538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52550.961538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57517.133956                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57517.133956                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54793.073136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54793.073136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54793.073136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54793.073136                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             72589                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.971003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              908076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.498809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           5538750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.971003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2079997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2079997                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       908076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          908076                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        908076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           908076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       908076                       # number of overall hits
system.cpu.icache.overall_hits::total          908076                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95596                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95596                       # number of overall misses
system.cpu.icache.overall_misses::total         95596                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4363909498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4363909498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4363909498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4363909498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4363909498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4363909498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1003672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1003672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1003672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1003672                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1003672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1003672                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095246                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.095246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095246                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.095246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095246                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45649.498912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45649.498912                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45649.498912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45649.498912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45649.498912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45649.498912                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          988                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        22941                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22941                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        22941                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22941                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        22941                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22941                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        72655                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72655                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        72655                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72655                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        72655                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72655                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3400582499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3400582499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3400582499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3400582499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3400582499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3400582499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072389                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46804.521354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46804.521354                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46804.521354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46804.521354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46804.521354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46804.521354                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               73435                       # Transaction distribution
system.membus.trans_dist::ReadResp              73433                       # Transaction distribution
system.membus.trans_dist::Writeback               630                       # Transaction distribution
system.membus.trans_dist::ReadExReq               642                       # Transaction distribution
system.membus.trans_dist::ReadExResp              642                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       145308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 148782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4649792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       131328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4781120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             74707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   74707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               74707                       # Request fanout histogram
system.membus.reqLayer0.occupancy            38613500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          198171750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3813250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
