

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2'
================================================================
* Date:           Fri Mar 21 12:04:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      393|      393|  3.930 us|  3.930 us|  390|  390|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_323_1_VITIS_LOOP_324_2  |      391|      391|        14|          6|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.04>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 18 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln327_11 = alloca i32 1"   --->   Operation 19 'alloca' 'or_ln327_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_48 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 20 'alloca' 'i_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d_l2_0_7_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_7_load_2"   --->   Operation 23 'read' 'd_l2_0_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%d_l2_0_6_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_6_load_2"   --->   Operation 24 'read' 'd_l2_0_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_l2_0_5_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_5_load_2"   --->   Operation 25 'read' 'd_l2_0_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%d_l2_0_4_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_4_load_2"   --->   Operation 26 'read' 'd_l2_0_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d_l2_0_3_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_3_load_2"   --->   Operation 27 'read' 'd_l2_0_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%d_l2_0_2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_2_load_2"   --->   Operation 28 'read' 'd_l2_0_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%d_l2_0_1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_1_load_2"   --->   Operation 29 'read' 'd_l2_0_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%d_l2_0_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_load_2"   --->   Operation 30 'read' 'd_l2_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_l2_load_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_l2_load"   --->   Operation 31 'read' 'weights_l2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%biases_l2_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_l2_load"   --->   Operation 32 'read' 'biases_l2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i512 %biases_l2_load_read, i512 %empty_27"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_48" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 35 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln0 = store i4096 %weights_l2_load_read, i4096 %empty"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %j" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 37 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i54"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.89ns)   --->   "%icmp_ln323 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 40 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.89ns)   --->   "%add_ln323 = add i7 %indvar_flatten_load, i7 1" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 41 'add' 'add_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void %for.inc33.i60, void %_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 42 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 43 'load' 'j_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_48_load = load i4 %i_48" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 44 'load' 'i_48_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.86ns)   --->   "%add_ln323_1 = add i4 %i_48_load, i4 1" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 45 'add' 'add_ln323_1' <Predicate = (!icmp_ln323)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln324 = icmp_eq  i4 %j_load, i4 8" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 46 'icmp' 'icmp_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.45ns)   --->   "%select_ln323 = select i1 %icmp_ln324, i4 0, i4 %j_load" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 47 'select' 'select_ln323' <Predicate = (!icmp_ln323)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.45ns)   --->   "%select_ln323_2 = select i1 %icmp_ln324, i4 %add_ln323_1, i4 %i_48_load" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 48 'select' 'select_ln323_2' <Predicate = (!icmp_ln323)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %select_ln323_2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 49 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln56, i3 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %select_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 51 'zext' 'zext_ln56' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln56 = add i6 %tmp_s, i6 %zext_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 52 'add' 'add_ln56' <Predicate = (!icmp_ln323)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i6 %add_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 53 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%update_temp_mat_128_addr = getelementptr i64 %update_temp_mat_128, i64 0, i64 %zext_ln56_2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 54 'getelementptr' 'update_temp_mat_128_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i4 %select_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 55 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%update_temp_mat_128_load = load i6 %update_temp_mat_128_addr" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 56 'load' 'update_temp_mat_128_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.86ns)   --->   "%add_ln324 = add i4 %select_ln323, i4 1" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 57 'add' 'add_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.83ns)   --->   "%tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %d_l2_0_load_2_read, i3 1, i64 %d_l2_0_1_load_2_read, i3 2, i64 %d_l2_0_2_load_2_read, i3 3, i64 %d_l2_0_3_load_2_read, i3 4, i64 %d_l2_0_4_load_2_read, i3 5, i64 %d_l2_0_5_load_2_read, i3 6, i64 %d_l2_0_6_load_2_read, i3 7, i64 %d_l2_0_7_load_2_read, i64 <undef>, i3 %trunc_ln56" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 58 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln323)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln323 = store i7 %add_ln323, i7 %indvar_flatten" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 59 'store' 'store_ln323' <Predicate = (!icmp_ln323)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %select_ln323_2, i4 %i_48" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 60 'store' 'store_ln55' <Predicate = (!icmp_ln323)> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %add_ln324, i4 %j" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 61 'store' 'store_ln55' <Predicate = (!icmp_ln323)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 62 [1/2] (1.35ns)   --->   "%update_temp_mat_128_load = load i6 %update_temp_mat_128_addr" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 62 'load' 'update_temp_mat_128_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 63 [6/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 63 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 64 [5/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 64 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [6/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 65 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 66 [4/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 66 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [5/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 67 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 68 [3/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 68 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [4/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 69 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 70 [2/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 70 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [3/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 71 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_load21 = load i4096 %empty" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 72 'load' 'p_load21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %trunc_ln56, i3 %trunc_ln56_1, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 73 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i12 %add_ln" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 74 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.13ns)   --->   "%lshr_ln325 = lshr i4096 %p_load21, i4096 %zext_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 75 'lshr' 'lshr_ln325' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i4096 %lshr_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 76 'trunc' 'trunc_ln325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 77 'dmul' 'mul_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 78 'dmul' 'mul29_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln327_11_load_1 = load i512 %or_ln327_11" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 79 'load' 'or_ln327_11_load_1' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_load = load i512 %empty_27" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 80 'load' 'p_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.81ns)   --->   "%select_ln323_1 = select i1 %icmp_ln324, i512 %or_ln327_11_load_1, i512 %p_load" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 81 'select' 'select_ln323_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast i64 %trunc_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 82 'bitcast' 'bitcast_ln325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [5/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 83 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln56_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln56, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 84 'bitconcatenate' 'shl_ln56_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i9 %shl_ln56_2" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 85 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.13ns)   --->   "%lshr_ln327 = lshr i512 %select_ln323_1, i512 %zext_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 86 'lshr' 'lshr_ln327' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i512 %lshr_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 87 'trunc' 'trunc_ln327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 88 'dmul' 'mul29_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln323 = store i512 %select_ln323_1, i512 %empty_27" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 89 'store' 'store_ln323' <Predicate = true> <Delay = 0.48>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_load22 = load i4096 %empty"   --->   Operation 120 'load' 'p_load22' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln327_11_load = load i512 %or_ln327_11"   --->   Operation 121 'load' 'or_ln327_11_load' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %or_ln327_11_out, i512 %or_ln327_11_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4096P0A, i4096 %p_out, i4096 %p_load22"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln323)> <Delay = 0.48>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 90 [4/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 90 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i64 %trunc_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 91 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [5/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 92 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 93 [3/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 93 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [4/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 94 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 95 [2/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 95 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [3/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 96 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 97 [1/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 97 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [2/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 98 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln325_1 = bitcast i64 %sub_i1" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 99 'bitcast' 'bitcast_ln325_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (1.71ns)   --->   "%shl_ln325 = shl i4096 18446744073709551615, i4096 %zext_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 100 'shl' 'shl_ln325' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i64 %bitcast_ln325_1" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 101 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.71ns)   --->   "%shl_ln325_1 = shl i4096 %zext_ln325_1, i4096 %zext_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 102 'shl' 'shl_ln325_1' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%xor_ln325 = xor i4096 %shl_ln325, i4096 1044388881413152506691752710716624382579964249047383780384233483283953907971557456848826811934997558340890106714439262837987573438185793607263236087851365277945956976543709998340361590134383718314428070011855946226376318839397712745672334684344586617496807908705803704071284048740118609114467977783598029006686938976881787785946905630190260940599579453432823469303026696443059025015972399867714215541693835559885291486318237914434496734087811872639496475100189041349008417061675093668333850551032972088269550769983616369411933015213796825837188091833656751221318492846368125550225998300412344784862595674492194617023806505913245610825731835380087608622102834270197698202313169017678006675195485079921636419370285375124784014907159135459982790513399611551794271106831134090584272884279791554849782954323534517065223269061394905987693002122963395687782878948440616007412945674919823050571642377154816321380631045902916136926708342856440730447899971901781465763473223850267253059899795996090799469201774624817718449867455659250178329070473119433165550807568221846571746373296884912819520317457002440926616910874148385078411929804522981857338977648103126085903001302413467189726673216491511131602920781738033436090243804708340403154190335" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 103 'xor' 'xor_ln325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%and_ln325 = and i4096 %p_load21, i4096 %xor_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 104 'and' 'and_ln325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln325 = or i4096 %shl_ln325_1, i4096 %and_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 105 'or' 'or_ln325' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 106 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.71ns)   --->   "%shl_ln327 = shl i512 18446744073709551615, i512 %zext_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 107 'shl' 'shl_ln327' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.48ns)   --->   "%store_ln325 = store i4096 %or_ln325, i4096 %empty" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 108 'store' 'store_ln325' <Predicate = true> <Delay = 0.48>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_323_1_VITIS_LOOP_324_2_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln324 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 111 'specpipeline' 'specpipeline_ln324' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i64 %sub30_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 112 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i64 %bitcast_ln327_1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 113 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (1.71ns)   --->   "%shl_ln327_1 = shl i512 %zext_ln327_1, i512 %zext_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 114 'shl' 'shl_ln327_1' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%xor_ln327 = xor i512 %shl_ln327, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 115 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%and_ln327 = and i512 %select_ln323_1, i512 %xor_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 116 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln327 = or i512 %shl_ln327_1, i512 %and_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 117 'or' 'or_ln327' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln327 = store i512 %or_ln327, i512 %or_ln327_11" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 118 'store' 'store_ln327' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc.i54" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 119 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases_l2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_l2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_temp_mat_128]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_l2_0_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_1_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_2_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_3_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_4_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_5_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_6_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_l2_0_7_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ or_ln327_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 010000000000000]
empty                    (alloca           ) [ 011111111111110]
or_ln327_11              (alloca           ) [ 011111111111111]
i_48                     (alloca           ) [ 010000000000000]
empty_27                 (alloca           ) [ 011111111000000]
indvar_flatten           (alloca           ) [ 010000000000000]
d_l2_0_7_load_2_read     (read             ) [ 000000000000000]
d_l2_0_6_load_2_read     (read             ) [ 000000000000000]
d_l2_0_5_load_2_read     (read             ) [ 000000000000000]
d_l2_0_4_load_2_read     (read             ) [ 000000000000000]
d_l2_0_3_load_2_read     (read             ) [ 000000000000000]
d_l2_0_2_load_2_read     (read             ) [ 000000000000000]
d_l2_0_1_load_2_read     (read             ) [ 000000000000000]
d_l2_0_load_2_read       (read             ) [ 000000000000000]
weights_l2_load_read     (read             ) [ 000000000000000]
biases_l2_load_read      (read             ) [ 000000000000000]
store_ln0                (store            ) [ 000000000000000]
store_ln0                (store            ) [ 000000000000000]
store_ln55               (store            ) [ 000000000000000]
store_ln0                (store            ) [ 000000000000000]
store_ln55               (store            ) [ 000000000000000]
br_ln0                   (br               ) [ 000000000000000]
indvar_flatten_load      (load             ) [ 000000000000000]
icmp_ln323               (icmp             ) [ 011111111000000]
add_ln323                (add              ) [ 000000000000000]
br_ln323                 (br               ) [ 000000000000000]
j_load                   (load             ) [ 000000000000000]
i_48_load                (load             ) [ 000000000000000]
add_ln323_1              (add              ) [ 000000000000000]
icmp_ln324               (icmp             ) [ 011111111000000]
select_ln323             (select           ) [ 000000000000000]
select_ln323_2           (select           ) [ 000000000000000]
trunc_ln56               (trunc            ) [ 011111111000000]
tmp_s                    (bitconcatenate   ) [ 000000000000000]
zext_ln56                (zext             ) [ 000000000000000]
add_ln56                 (add              ) [ 000000000000000]
zext_ln56_2              (zext             ) [ 000000000000000]
update_temp_mat_128_addr (getelementptr    ) [ 001000000000000]
trunc_ln56_1             (trunc            ) [ 011111110000000]
add_ln324                (add              ) [ 000000000000000]
tmp_3                    (sparsemux        ) [ 011111111000000]
store_ln323              (store            ) [ 000000000000000]
store_ln55               (store            ) [ 000000000000000]
store_ln55               (store            ) [ 000000000000000]
update_temp_mat_128_load (load             ) [ 010111110000000]
p_load21                 (load             ) [ 011111101111110]
add_ln                   (bitconcatenate   ) [ 000000000000000]
zext_ln325               (zext             ) [ 011111101111110]
lshr_ln325               (lshr             ) [ 000000000000000]
trunc_ln325              (trunc            ) [ 001000001000000]
mul_i3                   (dmul             ) [ 001111101111100]
or_ln327_11_load_1       (load             ) [ 000000000000000]
p_load                   (load             ) [ 000000000000000]
select_ln323_1           (select           ) [ 011111100111111]
bitcast_ln325            (bitcast          ) [ 000111100111100]
shl_ln56_2               (bitconcatenate   ) [ 000000000000000]
zext_ln327               (zext             ) [ 011111100111111]
lshr_ln327               (lshr             ) [ 000000000000000]
trunc_ln327              (trunc            ) [ 000100000100000]
mul29_i1                 (dmul             ) [ 010111100111110]
store_ln323              (store            ) [ 000000000000000]
bitcast_ln327            (bitcast          ) [ 010011100011110]
sub_i1                   (dsub             ) [ 010000000000010]
bitcast_ln325_1          (bitcast          ) [ 000000000000000]
shl_ln325                (shl              ) [ 000000000000000]
zext_ln325_1             (zext             ) [ 000000000000000]
shl_ln325_1              (shl              ) [ 000000000000000]
xor_ln325                (xor              ) [ 000000000000000]
and_ln325                (and              ) [ 000000000000000]
or_ln325                 (or               ) [ 000000000000000]
sub30_i1                 (dsub             ) [ 001000000000001]
shl_ln327                (shl              ) [ 001000000000001]
store_ln325              (store            ) [ 000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
specpipeline_ln324       (specpipeline     ) [ 000000000000000]
bitcast_ln327_1          (bitcast          ) [ 000000000000000]
zext_ln327_1             (zext             ) [ 000000000000000]
shl_ln327_1              (shl              ) [ 000000000000000]
xor_ln327                (xor              ) [ 000000000000000]
and_ln327                (and              ) [ 000000000000000]
or_ln327                 (or               ) [ 000000000000000]
store_ln327              (store            ) [ 000000000000000]
br_ln324                 (br               ) [ 000000000000000]
p_load22                 (load             ) [ 000000000000000]
or_ln327_11_load         (load             ) [ 000000000000000]
write_ln0                (write            ) [ 000000000000000]
write_ln0                (write            ) [ 000000000000000]
ret_ln0                  (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases_l2_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l2_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_l2_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l2_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="update_temp_mat_128">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_128"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_l2_0_load_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_load_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_l2_0_1_load_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_1_load_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_l2_0_2_load_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_2_load_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_l2_0_3_load_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_3_load_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_l2_0_4_load_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_4_load_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_l2_0_5_load_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_5_load_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_l2_0_6_load_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_6_load_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_l2_0_7_load_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l2_0_7_load_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="or_ln327_11_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln327_11_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4096"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_323_1_VITIS_LOOP_324_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4096P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="or_ln327_11_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="512" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="or_ln327_11/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_48_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_48/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_27_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="d_l2_0_7_load_2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_7_load_2_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="d_l2_0_6_load_2_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_6_load_2_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="d_l2_0_5_load_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_5_load_2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="d_l2_0_4_load_2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_4_load_2_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="d_l2_0_3_load_2_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_3_load_2_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="d_l2_0_2_load_2_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_2_load_2_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="d_l2_0_1_load_2_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_1_load_2_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="d_l2_0_load_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_l2_0_load_2_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="weights_l2_load_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4096" slack="0"/>
<pin id="180" dir="0" index="1" bw="4096" slack="0"/>
<pin id="181" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_l2_load_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="biases_l2_load_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="512" slack="0"/>
<pin id="186" dir="0" index="1" bw="512" slack="0"/>
<pin id="187" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_l2_load_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="512" slack="0"/>
<pin id="193" dir="0" index="2" bw="512" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln0_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="4096" slack="0"/>
<pin id="200" dir="0" index="2" bw="4096" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="update_temp_mat_128_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_128_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_128_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub_i1/8 sub30_i1/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i3/2 mul29_i1/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i1 sub30_i1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="512" slack="0"/>
<pin id="238" dir="0" index="1" bw="512" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln55_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4096" slack="0"/>
<pin id="248" dir="0" index="1" bw="4096" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln55_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln323_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln323_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_48_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_48_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln323_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln324_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln323_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln323_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323_2/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln56_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln56_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln56_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln56_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln56_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln324_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="0" index="2" bw="64" slack="0"/>
<pin id="346" dir="0" index="3" bw="3" slack="0"/>
<pin id="347" dir="0" index="4" bw="64" slack="0"/>
<pin id="348" dir="0" index="5" bw="3" slack="0"/>
<pin id="349" dir="0" index="6" bw="64" slack="0"/>
<pin id="350" dir="0" index="7" bw="3" slack="0"/>
<pin id="351" dir="0" index="8" bw="64" slack="0"/>
<pin id="352" dir="0" index="9" bw="3" slack="0"/>
<pin id="353" dir="0" index="10" bw="64" slack="0"/>
<pin id="354" dir="0" index="11" bw="3" slack="0"/>
<pin id="355" dir="0" index="12" bw="64" slack="0"/>
<pin id="356" dir="0" index="13" bw="3" slack="0"/>
<pin id="357" dir="0" index="14" bw="64" slack="0"/>
<pin id="358" dir="0" index="15" bw="3" slack="0"/>
<pin id="359" dir="0" index="16" bw="64" slack="0"/>
<pin id="360" dir="0" index="17" bw="64" slack="0"/>
<pin id="361" dir="0" index="18" bw="3" slack="0"/>
<pin id="362" dir="1" index="19" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln323_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln55_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln55_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_load21_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4096" slack="6"/>
<pin id="399" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load21/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="6"/>
<pin id="403" dir="0" index="2" bw="3" slack="6"/>
<pin id="404" dir="0" index="3" bw="1" slack="0"/>
<pin id="405" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln325_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="lshr_ln325_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4096" slack="0"/>
<pin id="414" dir="0" index="1" bw="12" slack="0"/>
<pin id="415" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln325/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln325_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4096" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln325/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln327_11_load_1_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="512" slack="7"/>
<pin id="424" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="or_ln327_11_load_1/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="512" slack="7"/>
<pin id="427" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln323_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="7"/>
<pin id="430" dir="0" index="1" bw="512" slack="0"/>
<pin id="431" dir="0" index="2" bw="512" slack="0"/>
<pin id="432" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323_1/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="bitcast_ln325_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="shl_ln56_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="7"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln56_2/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln327_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="lshr_ln327_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="512" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln327/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln327_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="512" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln327/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln323_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="512" slack="0"/>
<pin id="462" dir="0" index="1" bw="512" slack="7"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln327_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="bitcast_ln325_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln325_1/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="shl_ln325_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="65" slack="0"/>
<pin id="475" dir="0" index="1" bw="12" slack="6"/>
<pin id="476" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln325/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln325_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325_1/13 "/>
</bind>
</comp>

<comp id="482" class="1004" name="shl_ln325_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="6"/>
<pin id="485" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln325_1/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln325_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4096" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln325/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln325_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4096" slack="6"/>
<pin id="495" dir="0" index="1" bw="4096" slack="0"/>
<pin id="496" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln325/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln325_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4096" slack="0"/>
<pin id="500" dir="0" index="1" bw="4096" slack="0"/>
<pin id="501" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln325/13 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln327_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="65" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="5"/>
<pin id="507" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln327/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln325_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4096" slack="0"/>
<pin id="511" dir="0" index="1" bw="4096" slack="12"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="bitcast_ln327_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327_1/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln327_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327_1/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln327_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="9" slack="6"/>
<pin id="525" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln327_1/14 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln327_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="512" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln327/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln327_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="512" slack="6"/>
<pin id="534" dir="0" index="1" bw="512" slack="0"/>
<pin id="535" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln327/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln327_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="512" slack="0"/>
<pin id="539" dir="0" index="1" bw="512" slack="0"/>
<pin id="540" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln327/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln327_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="512" slack="0"/>
<pin id="545" dir="0" index="1" bw="512" slack="13"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln327/14 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_load22_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4096" slack="7"/>
<pin id="550" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load22/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln327_11_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="512" slack="7"/>
<pin id="554" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="or_ln327_11_load/8 "/>
</bind>
</comp>

<comp id="556" class="1005" name="j_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="563" class="1005" name="empty_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4096" slack="0"/>
<pin id="565" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="571" class="1005" name="or_ln327_11_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="512" slack="7"/>
<pin id="573" dir="1" index="1" bw="512" slack="7"/>
</pin_list>
<bind>
<opset="or_ln327_11 "/>
</bind>
</comp>

<comp id="578" class="1005" name="i_48_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_48 "/>
</bind>
</comp>

<comp id="585" class="1005" name="empty_27_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="512" slack="0"/>
<pin id="587" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="592" class="1005" name="indvar_flatten_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln323_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="603" class="1005" name="icmp_ln324_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="7"/>
<pin id="605" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln324 "/>
</bind>
</comp>

<comp id="608" class="1005" name="trunc_ln56_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="6"/>
<pin id="610" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="614" class="1005" name="update_temp_mat_128_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_128_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln56_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="6"/>
<pin id="621" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln56_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="2"/>
<pin id="626" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="update_temp_mat_128_load_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_128_load "/>
</bind>
</comp>

<comp id="634" class="1005" name="p_load21_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4096" slack="6"/>
<pin id="636" dir="1" index="1" bw="4096" slack="6"/>
</pin_list>
<bind>
<opset="p_load21 "/>
</bind>
</comp>

<comp id="639" class="1005" name="zext_ln325_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4096" slack="6"/>
<pin id="641" dir="1" index="1" bw="4096" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln325 "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln325_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln325 "/>
</bind>
</comp>

<comp id="650" class="1005" name="mul_i3_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i3 "/>
</bind>
</comp>

<comp id="655" class="1005" name="select_ln323_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="512" slack="6"/>
<pin id="657" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opset="select_ln323_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="bitcast_ln325_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln325 "/>
</bind>
</comp>

<comp id="665" class="1005" name="zext_ln327_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="512" slack="5"/>
<pin id="667" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln327 "/>
</bind>
</comp>

<comp id="671" class="1005" name="trunc_ln327_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln327 "/>
</bind>
</comp>

<comp id="676" class="1005" name="mul29_i1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul29_i1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="bitcast_ln327_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln327 "/>
</bind>
</comp>

<comp id="686" class="1005" name="shl_ln327_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="512" slack="1"/>
<pin id="688" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln327 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="104" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="225"><net_src comp="211" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="217" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="184" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="178" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="271" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="277" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="274" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="289" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="309" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="335"><net_src comp="289" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="289" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="365"><net_src comp="172" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="367"><net_src comp="166" pin="2"/><net_sink comp="342" pin=4"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="342" pin=5"/></net>

<net id="369"><net_src comp="160" pin="2"/><net_sink comp="342" pin=6"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="342" pin=7"/></net>

<net id="371"><net_src comp="154" pin="2"/><net_sink comp="342" pin=8"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="342" pin=9"/></net>

<net id="373"><net_src comp="148" pin="2"/><net_sink comp="342" pin=10"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="342" pin=11"/></net>

<net id="375"><net_src comp="142" pin="2"/><net_sink comp="342" pin=12"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="342" pin=13"/></net>

<net id="377"><net_src comp="136" pin="2"/><net_sink comp="342" pin=14"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="342" pin=15"/></net>

<net id="379"><net_src comp="130" pin="2"/><net_sink comp="342" pin=16"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="342" pin=17"/></net>

<net id="381"><net_src comp="305" pin="1"/><net_sink comp="342" pin=18"/></net>

<net id="386"><net_src comp="265" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="297" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="336" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="411"><net_src comp="400" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="397" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="428" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="428" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="472"><net_src comp="227" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="469" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="473" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="482" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="82" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="498" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="227" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="100" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="522" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="559"><net_src comp="106" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="566"><net_src comp="110" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="574"><net_src comp="114" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="581"><net_src comp="118" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="588"><net_src comp="122" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="595"><net_src comp="126" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="602"><net_src comp="259" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="283" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="611"><net_src comp="305" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="617"><net_src comp="204" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="622"><net_src comp="332" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="627"><net_src comp="342" pin="19"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="632"><net_src comp="211" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="637"><net_src comp="397" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="642"><net_src comp="408" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="648"><net_src comp="418" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="653"><net_src comp="221" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="658"><net_src comp="428" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="663"><net_src comp="435" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="668"><net_src comp="446" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="674"><net_src comp="456" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="679"><net_src comp="221" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="684"><net_src comp="465" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="689"><net_src comp="504" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="527" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: or_ln327_11_out | {8 }
	Port: p_out | {8 }
 - Input state : 
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : biases_l2_load | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : weights_l2_load | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : update_temp_mat_128 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_1_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_2_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_3_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_4_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_5_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_6_load_2 | {1 }
	Port: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 : d_l2_0_7_load_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln55 : 1
		store_ln55 : 1
		indvar_flatten_load : 1
		icmp_ln323 : 2
		add_ln323 : 2
		br_ln323 : 3
		j_load : 1
		i_48_load : 1
		add_ln323_1 : 2
		icmp_ln324 : 2
		select_ln323 : 3
		select_ln323_2 : 3
		trunc_ln56 : 4
		tmp_s : 5
		zext_ln56 : 4
		add_ln56 : 6
		zext_ln56_2 : 7
		update_temp_mat_128_addr : 8
		trunc_ln56_1 : 4
		update_temp_mat_128_load : 9
		add_ln324 : 4
		tmp_3 : 5
		store_ln323 : 3
		store_ln55 : 4
		store_ln55 : 5
	State 2
		mul_i3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		zext_ln325 : 1
		lshr_ln325 : 2
		trunc_ln325 : 3
	State 8
		select_ln323_1 : 1
		sub_i1 : 1
		zext_ln327 : 1
		lshr_ln327 : 2
		trunc_ln327 : 3
		store_ln323 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		sub30_i1 : 1
	State 10
	State 11
	State 12
	State 13
		zext_ln325_1 : 1
		shl_ln325_1 : 2
		xor_ln325 : 1
		and_ln325 : 1
		or_ln325 : 1
		store_ln325 : 1
	State 14
		zext_ln327_1 : 1
		shl_ln327_1 : 2
		or_ln327 : 3
		store_ln327 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |         xor_ln325_fu_487         |    0    |    0    |   4096  |
|          |         xor_ln327_fu_527         |    0    |    0    |   512   |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln325_fu_493         |    0    |    0    |   4096  |
|          |         and_ln327_fu_532         |    0    |    0    |   512   |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln325_fu_498         |    0    |    0    |   4096  |
|          |          or_ln327_fu_537         |    0    |    0    |   512   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |         lshr_ln325_fu_412        |    0    |    0    |   2171  |
|          |         lshr_ln327_fu_450        |    0    |    0    |   2171  |
|----------|----------------------------------|---------|---------|---------|
|   dadd   |            grp_fu_217            |    3    |   445   |   781   |
|----------|----------------------------------|---------|---------|---------|
|          |         shl_ln325_fu_473         |    0    |    0    |   183   |
|    shl   |        shl_ln325_1_fu_482        |    0    |    0    |   179   |
|          |         shl_ln327_fu_504         |    0    |    0    |   183   |
|          |        shl_ln327_1_fu_522        |    0    |    0    |   179   |
|----------|----------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_221            |    11   |   317   |   208   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln323_fu_289       |    0    |    0    |    4    |
|  select  |       select_ln323_2_fu_297      |    0    |    0    |    4    |
|          |       select_ln323_1_fu_428      |    0    |    0    |   511   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln323_fu_265         |    0    |    0    |    14   |
|    add   |        add_ln323_1_fu_277        |    0    |    0    |    12   |
|          |          add_ln56_fu_321         |    0    |    0    |    13   |
|          |         add_ln324_fu_336         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_3_fu_342           |    0    |    0    |    43   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln323_fu_259        |    0    |    0    |    14   |
|          |         icmp_ln324_fu_283        |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          | d_l2_0_7_load_2_read_read_fu_130 |    0    |    0    |    0    |
|          | d_l2_0_6_load_2_read_read_fu_136 |    0    |    0    |    0    |
|          | d_l2_0_5_load_2_read_read_fu_142 |    0    |    0    |    0    |
|          | d_l2_0_4_load_2_read_read_fu_148 |    0    |    0    |    0    |
|   read   | d_l2_0_3_load_2_read_read_fu_154 |    0    |    0    |    0    |
|          | d_l2_0_2_load_2_read_read_fu_160 |    0    |    0    |    0    |
|          | d_l2_0_1_load_2_read_read_fu_166 |    0    |    0    |    0    |
|          |  d_l2_0_load_2_read_read_fu_172  |    0    |    0    |    0    |
|          | weights_l2_load_read_read_fu_178 |    0    |    0    |    0    |
|          |  biases_l2_load_read_read_fu_184 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_190      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_197      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln56_fu_305        |    0    |    0    |    0    |
|   trunc  |        trunc_ln56_1_fu_332       |    0    |    0    |    0    |
|          |        trunc_ln325_fu_418        |    0    |    0    |    0    |
|          |        trunc_ln327_fu_456        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_309           |    0    |    0    |    0    |
|bitconcatenate|           add_ln_fu_400          |    0    |    0    |    0    |
|          |         shl_ln56_2_fu_439        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln56_fu_317         |    0    |    0    |    0    |
|          |        zext_ln56_2_fu_327        |    0    |    0    |    0    |
|   zext   |         zext_ln325_fu_408        |    0    |    0    |    0    |
|          |         zext_ln327_fu_446        |    0    |    0    |    0    |
|          |        zext_ln325_1_fu_478       |    0    |    0    |    0    |
|          |        zext_ln327_1_fu_518       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    14   |   762   |  20518  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      bitcast_ln325_reg_660     |   64   |
|      bitcast_ln327_reg_681     |   64   |
|        empty_27_reg_585        |   512  |
|          empty_reg_563         |  4096  |
|          i_48_reg_578          |    4   |
|       icmp_ln323_reg_599       |    1   |
|       icmp_ln324_reg_603       |    1   |
|     indvar_flatten_reg_592     |    7   |
|            j_reg_556           |    4   |
|        mul29_i1_reg_676        |   64   |
|         mul_i3_reg_650         |   64   |
|       or_ln327_11_reg_571      |   512  |
|        p_load21_reg_634        |  4096  |
|             reg_227            |   64   |
|     select_ln323_1_reg_655     |   512  |
|        shl_ln327_reg_686       |   512  |
|          tmp_3_reg_624         |   64   |
|       trunc_ln325_reg_645      |   64   |
|       trunc_ln327_reg_671      |   64   |
|      trunc_ln56_1_reg_619      |    3   |
|       trunc_ln56_reg_608       |    3   |
|update_temp_mat_128_addr_reg_614|    6   |
|update_temp_mat_128_load_reg_629|   64   |
|       zext_ln325_reg_639       |  4096  |
|       zext_ln327_reg_665       |   512  |
+--------------------------------+--------+
|              Total             |  15453 |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_217    |  p0  |   4  |  64  |   256  ||    0    ||    20   |
|     grp_fu_217    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_221    |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   588  ||   2.13  ||    0    ||    52   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   762  |  20518 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   52   |
|  Register |    -   |    -   |  15453 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    2   |  16215 |  20570 |
+-----------+--------+--------+--------+--------+
