// Seed: 2734132178
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    output tri   id_2,
    output uwire id_3,
    inout  wire  id_4,
    output tri   id_5
    , id_9,
    output tri   id_6,
    output wand  id_7
);
  always @(negedge 1'b0 or id_1) #1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_23,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15,
    output uwire id_16,
    input wor id_17,
    output tri1 id_18,
    input tri id_19,
    input wand id_20,
    input supply1 id_21
    , id_24
);
  assign id_24 = id_1;
  module_0(
      id_7, id_17, id_2, id_2, id_23, id_16, id_18, id_24
  );
  assign id_15 = ~id_13 ^ 1;
endmodule
