
#ifndef __DPTX_PLATFORM_H__
#define __DPTX_PLATFORM_H__

#define PLATFORM_COUNT 5
#define PXL_CLK_RATE_DIV 2

#define DSC_0BPP (0)
#define DPTX_DSC_NUM_ENC_MSK GENMASK(3, 0)
#define DPTX_DSC_CTL 0x0234
#define DPTX_DSC_HWCFG 0x0230
#define DSC_RC_RANGE_LENGTH 15
#define DSC_THRESH_LENGTH 14
#define DSC_ENCODERS 2
#define DSC_8BPP 8
#define DSC_10BPP 10
#define DSC_12BPP 12
#define DSC_8BPC 8
#define DSC_10BPC 10
#define DSC_12BPC 12
#define DSC_16BPC 16
#define DSC_14BPC 14
#define OFFSET_FRACTIONAL_BITS 11
#define LINEBUF_DEPTH_11 11
#define LINEBUF_DEPTH_9 11
#define DPTX_CONFIG_REG2 0x104
#define DSC_MAX_NUM_LINES_SHIFT 16
#define DSC_MAX_NUM_LINES_MASK GENMASK(31, 16)

#define INITIAL_OFFSET_8BPP 6144
#define INITIAL_DELAY_8BPP 512
#define INITIAL_OFFSET_10BPP 5632
#define INITIAL_DELAY_10BPP 512
#define INITIAL_OFFSET_12BPP 2048
#define INITIAL_DELAY_12BPP 341
#define INITIAL_OFFSET_12BPP_8BPC_YUV422 6144
#define INITIAL_DELAY_12BPP_8BPC_YUV422 512

#define FLATNESS_MIN_QP_8BPC 3
#define FLATNESS_MAX_QP_8BPC 12
#define FLATNESS_MIN_QP_10BPC 7
#define FLATNESS_MAX_QP_10BPC 16
#define FLATNESS_MIN_QP_12BPC 11
#define FLATNESS_MAX_QP_12BPC 20
#define RC_QUANT_INCR_LIMIT0_8BPC 11
#define RC_QUANT_INCR_LIMIT1_8BPC 11
#define RC_QUANT_INCR_LIMIT0_10BPC 15
#define RC_QUANT_INCR_LIMIT1_10BPC 15
#define RC_QUANT_INCR_LIMIT0_12BPC 19
#define RC_QUANT_INCR_LIMIT1_12BPC 19

#define RC_MODEL_SIZE 8192
#define RC_EDGE_FACTOR 6
#define RC_TGT_OFFSET_HIGH	 3
#define RC_TGT_OFFSET_LOW 3
#define DP_DSC_MAJOR_SHIFT 0
#define PIXELS_PER_GROUP 3

#endif
