static void F_1 ( void )\r\n{\r\nif ( F_2 ( V_1 ) )\r\nV_1 = F_3 ( NULL , L_1 ) ;\r\nif ( F_2 ( V_1 ) )\r\nreturn;\r\nF_4 ( V_1 ) ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nif ( F_2 ( V_1 ) )\r\nreturn;\r\nF_6 ( V_1 ) ;\r\n}\r\nT_1 F_7 ( unsigned long V_2 )\r\n{\r\nreturn F_8 ( V_3 + V_2 ) ;\r\n}\r\nbool F_9 ( int V_4 )\r\n{\r\nbool V_5 ;\r\nF_1 () ;\r\nV_5 = F_7 ( V_6 + V_4 * 4 ) ;\r\nF_5 () ;\r\nreturn V_5 ;\r\n}\r\nstatic enum V_7 F_10 ( T_1 V_8 )\r\n{\r\nT_1 V_9 = ( V_8 >> 16 ) & 0xf ;\r\nswitch ( V_9 ) {\r\ncase 1 :\r\nreturn V_10 ;\r\ncase 2 :\r\nreturn V_11 ;\r\ncase 3 :\r\nif ( V_12 == V_13 &&\r\n( F_9 ( 18 ) || F_9 ( 19 ) ) )\r\nreturn V_14 ;\r\nelse\r\nreturn V_15 ;\r\ncase 4 :\r\nreturn V_16 ;\r\ndefault:\r\nreturn V_17 ;\r\n}\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nT_1 V_18 ;\r\nF_1 () ;\r\nV_18 = F_7 ( V_6 ) ;\r\nV_19 = ( V_18 >> 6 ) & 3 ;\r\nV_18 = F_7 ( V_6 ) ;\r\nV_20 = ( V_18 >> 12 ) & 3 ;\r\nF_5 () ;\r\n}\r\nT_1 F_12 ( void )\r\n{\r\nreturn F_13 ( F_14 ( V_21 ) + 0x804 ) ;\r\n}\r\nstatic void T_2 F_15 ( void )\r\n{\r\nT_1 V_22 [ 2 ] ;\r\nV_22 [ 0 ] = F_7 ( V_23 ) ;\r\nV_22 [ 1 ] = F_7 ( V_24 ) ;\r\nF_16 ( V_22 , sizeof( V_22 ) ) ;\r\n}\r\nstatic void T_2 F_17 ( void )\r\n{\r\nT_1 V_22 [ 7 ] ;\r\nV_22 [ 0 ] = F_7 ( V_25 ) ;\r\nV_22 [ 1 ] = F_7 ( V_26 ) ;\r\nV_22 [ 2 ] = F_7 ( V_27 ) ;\r\nV_22 [ 3 ] = F_7 ( V_28 ) ;\r\nV_22 [ 4 ] = F_7 ( V_29 ) ;\r\nV_22 [ 5 ] = F_7 ( V_30 ) ;\r\nV_22 [ 6 ] = F_7 ( V_31 ) ;\r\nF_16 ( V_22 , sizeof( V_22 ) ) ;\r\n}\r\nvoid T_2 F_18 ( void )\r\n{\r\nT_1 V_8 ;\r\nT_1 V_22 [ 5 ] ;\r\nT_1 V_18 = F_19 ( F_14 ( V_32 + 0x48 ) ) ;\r\nV_18 |= 1 << 28 ;\r\nF_20 ( V_18 , F_14 ( V_32 + 0x48 ) ) ;\r\nV_18 = F_19 ( F_14 ( V_32 + 0x14 ) ) ;\r\nV_18 |= 1 << 7 ;\r\nF_20 ( V_18 , F_14 ( V_32 + 0x14 ) ) ;\r\nV_1 = F_21 ( - V_33 ) ;\r\nV_18 = F_7 ( V_34 ) ;\r\nV_22 [ 0 ] = V_18 ;\r\nV_35 = V_18 & 0xFF ;\r\nV_18 = F_8 ( V_21 + V_36 ) ;\r\nV_22 [ 1 ] = V_18 ;\r\nV_37 = ( V_18 & V_38 ) >> V_39 ;\r\nV_8 = F_12 () ;\r\nV_22 [ 2 ] = V_8 ;\r\nV_12 = ( V_8 >> 8 ) & 0xff ;\r\nswitch ( V_12 ) {\r\ncase V_13 :\r\nV_6 = V_40 ;\r\nV_41 = & V_42 ;\r\nbreak;\r\ncase V_43 :\r\nV_6 = V_44 ;\r\nV_41 = & V_45 ;\r\nbreak;\r\ncase V_46 :\r\nV_41 = & V_47 ;\r\nbreak;\r\ndefault:\r\nF_22 ( L_2 , V_12 ) ;\r\nV_6 = V_40 ;\r\nV_41 = & F_11 ;\r\n}\r\nV_7 = F_10 ( V_8 ) ;\r\nV_41 () ;\r\nV_22 [ 3 ] = ( V_19 << 16 ) | V_20 ;\r\nV_22 [ 4 ] = ( V_48 << 16 ) | V_49 ;\r\nF_16 ( V_22 , sizeof( V_22 ) ) ;\r\nswitch ( V_12 ) {\r\ncase V_13 :\r\nF_15 () ;\r\nbreak;\r\ncase V_43 :\r\ncase V_46 :\r\ndefault:\r\nF_17 () ;\r\nbreak;\r\n}\r\nF_23 ( L_3 ,\r\nV_50 [ V_7 ] ,\r\nV_35 , V_19 ,\r\nV_20 ) ;\r\n}
