Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 16 22:38:53 2019
| Host         : Ishwar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.171        0.000                      0                 4479        0.187        0.000                      0                 4479        4.500        0.000                       0                  2248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.171        0.000                      0                 4479        0.187        0.000                      0                 4479        4.500        0.000                       0                  2248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][0]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][0]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][1]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][2]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][2]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][3]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][3]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][4]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][5]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][5]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][6]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][6]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[131][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.642ns (8.604%)  route 6.820ns (91.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.636     5.239    flasher/clk_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  flasher/state_reg[3]/Q
                         net (fo=301, routed)         6.145    11.901    flasher/state[3]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  flasher/current_data[131][7]_i_1/O
                         net (fo=8, routed)           0.675    12.700    flasher/current_data[131][7]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.502    14.925    flasher/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  flasher/current_data_reg[131][7]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.871    flasher/current_data_reg[131][7]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.873ns (24.258%)  route 5.848ns (75.742%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.635     5.238    flasher/clk_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  flasher/current_index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  flasher/current_index_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.833     8.527    flasher/current_index_reg[1]_rep__0_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  flasher/tx_buffer[2]_i_102/O
                         net (fo=1, routed)           0.000     8.651    flasher/tx_buffer[2]_i_102_n_0
    SLICE_X54Y58         MUXF7 (Prop_muxf7_I0_O)      0.241     8.892 r  flasher/tx_buffer_reg[2]_i_48/O
                         net (fo=1, routed)           0.000     8.892    flasher/tx_buffer_reg[2]_i_48_n_0
    SLICE_X54Y58         MUXF8 (Prop_muxf8_I0_O)      0.098     8.990 r  flasher/tx_buffer_reg[2]_i_21/O
                         net (fo=1, routed)           1.052    10.041    flasher/tx_buffer_reg[2]_i_21_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.319    10.360 r  flasher/tx_buffer[2]_i_8/O
                         net (fo=1, routed)           0.000    10.360    flasher/tx_buffer[2]_i_8_n_0
    SLICE_X43Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    10.572 r  flasher/tx_buffer_reg[2]_i_5/O
                         net (fo=2, routed)           0.440    11.012    flasher/tx_buffer_reg[2]_i_5_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.299    11.311 f  flasher/d_buffer[0]_i_2/O
                         net (fo=1, routed)           1.524    12.835    flasher/d_buffer[0]_i_2_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.959 r  flasher/d_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    12.959    spi/D[0]
    SLICE_X14Y93         FDRE                                         r  spi/d_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.524    14.947    spi/clk_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  spi/d_buffer_reg[0]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X14Y93         FDRE (Setup_fdre_C_D)        0.077    15.247    spi/d_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -12.959    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 1.880ns (24.512%)  route 5.790ns (75.488%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.635     5.238    flasher/clk_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  flasher/current_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  flasher/current_index_reg[1]_rep__1/Q
                         net (fo=99, routed)          2.937     8.631    flasher/current_index_reg[1]_rep__1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.755 r  flasher/tx_buffer[5]_i_99/O
                         net (fo=1, routed)           0.000     8.755    flasher/tx_buffer[5]_i_99_n_0
    SLICE_X44Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     9.000 r  flasher/tx_buffer_reg[5]_i_46/O
                         net (fo=1, routed)           0.000     9.000    flasher/tx_buffer_reg[5]_i_46_n_0
    SLICE_X44Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     9.104 r  flasher/tx_buffer_reg[5]_i_20/O
                         net (fo=1, routed)           1.261    10.364    flasher/tx_buffer_reg[5]_i_20_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.316    10.680 r  flasher/tx_buffer[5]_i_8/O
                         net (fo=1, routed)           0.000    10.680    flasher/tx_buffer[5]_i_8_n_0
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    10.892 r  flasher/tx_buffer_reg[5]_i_5/O
                         net (fo=2, routed)           0.477    11.370    flasher/tx_buffer_reg[5]_i_5_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.299    11.669 r  flasher/d_buffer[3]_i_4/O
                         net (fo=1, routed)           1.115    12.783    spi/state_reg[0]_rep_4
    SLICE_X28Y93         LUT5 (Prop_lut5_I3_O)        0.124    12.907 r  spi/d_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    12.907    spi/d_buffer[3]
    SLICE_X28Y93         FDRE                                         r  spi/d_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        1.521    14.944    spi/clk_IBUF_BUFG
    SLICE_X28Y93         FDRE                                         r  spi/d_buffer_reg[3]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.029    15.196    spi/d_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  2.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 spi/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/cmd_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.575     1.494    spi/clk_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  spi/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  spi/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.134     1.769    spi/out[0]
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  spi/cmd_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    spi/cmd_buffer[1]
    SLICE_X10Y94         FDRE                                         r  spi/cmd_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.846     2.011    spi/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  spi/cmd_buffer_reg[1]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120     1.627    spi/cmd_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.569     1.488    uart/clk_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  uart/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart/tx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.133     1.762    uart/tx_buffer_reg_n_0_[0]
    SLICE_X36Y91         FDPE                                         r  uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.840     2.005    uart/clk_IBUF_BUFG
    SLICE_X36Y91         FDPE                                         r  uart/tx_reg/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y91         FDPE (Hold_fdpe_C_D)         0.070     1.574    uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.568     1.487    uart/clk_IBUF_BUFG
    SLICE_X30Y87         FDRE                                         r  uart/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148     1.635 r  uart/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.076     1.711    uart/p_1_in[5]
    SLICE_X31Y87         FDCE                                         r  uart/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.838     2.003    uart/clk_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  uart/rx_data_reg[5]/C
                         clock pessimism             -0.502     1.500    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.018     1.518    uart/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 spi/d_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.404%)  route 0.139ns (49.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.572     1.491    spi/clk_IBUF_BUFG
    SLICE_X29Y93         FDRE                                         r  spi/d_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  spi/d_buffer_reg[6]/Q
                         net (fo=4, routed)           0.139     1.771    spi/d_buffer_reg_n_0_[6]
    SLICE_X28Y92         FDCE                                         r  spi/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.841     2.006    spi/clk_IBUF_BUFG
    SLICE_X28Y92         FDCE                                         r  spi/rx_data_reg[6]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X28Y92         FDCE (Hold_fdce_C_D)         0.070     1.576    spi/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 spi/d_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.687%)  route 0.143ns (50.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.572     1.491    spi/clk_IBUF_BUFG
    SLICE_X28Y93         FDRE                                         r  spi/d_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  spi/d_buffer_reg[3]/Q
                         net (fo=4, routed)           0.143     1.775    spi/d_buffer_reg_n_0_[3]
    SLICE_X29Y92         FDCE                                         r  spi/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.841     2.006    spi/clk_IBUF_BUFG
    SLICE_X29Y92         FDCE                                         r  spi/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X29Y92         FDCE (Hold_fdce_C_D)         0.072     1.578    spi/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_uart_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.927%)  route 0.120ns (46.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.568     1.487    uart/clk_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  uart/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.120     1.749    flasher/rx_data_reg[7][3]
    SLICE_X33Y87         FDRE                                         r  flasher/current_uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.838     2.003    flasher/clk_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  flasher/current_uart_data_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.047     1.549    flasher/current_uart_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 flasher/current_data_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_num_bytes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.436%)  route 0.143ns (46.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.562     1.481    flasher/clk_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  flasher/current_data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  flasher/current_data_reg[0][4]/Q
                         net (fo=3, routed)           0.143     1.788    flasher/current_data_reg[0]_9[4]
    SLICE_X29Y80         FDRE                                         r  flasher/current_num_bytes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.832     1.997    flasher/clk_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  flasher/current_num_bytes_reg[4]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.070     1.587    flasher/current_num_bytes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart/rx_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.569     1.488    uart/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  uart/rx_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  uart/rx_count_reg[2]/Q
                         net (fo=2, routed)           0.068     1.684    uart/rx_count_reg_n_0_[2]
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.099     1.783 r  uart/rx_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.783    uart/p_0_in__1[3]
    SLICE_X31Y88         FDCE                                         r  uart/rx_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.840     2.005    uart/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  uart/rx_count_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.092     1.580    uart/rx_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 flasher/current_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_num_bytes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.999%)  route 0.140ns (46.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.562     1.481    flasher/clk_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  flasher/current_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  flasher/current_data_reg[0][1]/Q
                         net (fo=3, routed)           0.140     1.785    flasher/current_data_reg[0]_9[1]
    SLICE_X29Y79         FDRE                                         r  flasher/current_num_bytes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.831     1.996    flasher/clk_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  flasher/current_num_bytes_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X29Y79         FDRE (Hold_fdre_C_D)         0.066     1.582    flasher/current_num_bytes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 spi/clk_toggles_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/clk_toggles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.224%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.575     1.494    spi/clk_IBUF_BUFG
    SLICE_X15Y95         FDRE                                         r  spi/clk_toggles_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  spi/clk_toggles_reg[3]/Q
                         net (fo=36, routed)          0.151     1.786    spi/clk_toggles_reg_n_0_[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  spi/clk_toggles[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    spi/clk_toggles[4]
    SLICE_X14Y95         FDRE                                         r  spi/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2247, routed)        0.846     2.011    spi/clk_IBUF_BUFG
    SLICE_X14Y95         FDRE                                         r  spi/clk_toggles_reg[4]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.121     1.628    spi/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y90    flasher/current_data_reg[102][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y90    flasher/current_data_reg[102][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y90    flasher/current_data_reg[102][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y90    flasher/current_data_reg[102][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y89    flasher/current_data_reg[103][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y84    flasher/current_data_reg[103][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y89    flasher/current_data_reg[103][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y89    flasher/current_data_reg[103][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y89    flasher/current_data_reg[103][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58    flasher/current_data_reg[133][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58    flasher/current_data_reg[133][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58    flasher/current_data_reg[133][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y66    flasher/current_data_reg[190][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y73    flasher/current_data_reg[192][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y73    flasher/current_data_reg[192][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y73    flasher/current_data_reg[192][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y76    flasher/current_data_reg[194][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y70    flasher/current_data_reg[49][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y70    flasher/current_data_reg[49][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    flasher/current_data_reg[102][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    flasher/current_data_reg[102][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    flasher/current_data_reg[102][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    flasher/current_data_reg[102][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    flasher/current_data_reg[103][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    flasher/current_data_reg[103][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    flasher/current_data_reg[103][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    flasher/current_data_reg[103][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    flasher/current_data_reg[103][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    flasher/current_data_reg[103][6]/C



