fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_2_1568_1_1_384_1_1.cu(214): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_2_1568_1_1_384_1_1.cu(222): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_4_3136_1_1_256_1_1.cu(202): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_4_3136_1_1_256_1_1.cu(210): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_6_2091_1_1_384_1_1.cu(248): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_6_2091_1_1_384_1_1.cu(256): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_0_1568_1_1_256_1_1.cu(213): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_0_1568_1_1_256_1_1.cu(221): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_3_1568_1_1_384_1_1.cu(241): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_3_1568_1_1_384_1_1.cu(249): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_5_2091_1_1_384_1_1.cu(218): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_5_2091_1_1_384_1_1.cu(226): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_7_3136_1_1_256_1_1.cu(220): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_7_3136_1_1_256_1_1.cu(228): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_1_1568_1_1_256_1_1.cu(240): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P1_128_64_56_56_64_3_3_1_1568_1_1_256_1_1.cu(248): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/conv', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='fused_conv_expr_S1D1P1', padding_threshold_cap=1.0, reg_tiling=True, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=True, shape=[128, 64, 56, 56, 64, 3, 3], smem_tiling=True, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  True
found 2 results with threshold 0
found 2 results with threshold 0.2
found 2 results with threshold 0.4
found 4 results with threshold 0.6000000000000001
found 4 results with threshold 0.8
found 8 results with threshold 1.0
evaluating top 8 configs
pad:  {'f': 32, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 64, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 64, 'sa_fused0': 64, 'ra_fused0': 0}
{'f': [12, 8], 'sa_fused0': [32, 8], 'ra_fused0': [8, 1]}
{'f': [8, 12, 1], 'sa_fused0': [8, 32, 1], 'ra_fused0': [8, 1]}
{'f': [8, 8], 'sa_fused0': [32, 8], 'ra_fused0': [8, 1]}
{'f': [8, 8, 1], 'sa_fused0': [8, 32, 1], 'ra_fused0': [8, 1]}
{'f': [16, 8], 'sa_fused0': [24, 8], 'ra_fused0': [32, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 24, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 12, 2], 'sa_fused0': [8, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 12, 2], 'sa_fused0': [4, 32, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 24, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 8, 2], 'sa_fused0': [8, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 24, 2], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 8, 2], 'sa_fused0': [4, 32, 2], 'ra_fused0': [8, 1]}
{'f': [16, 8], 'sa_fused0': [16, 8], 'ra_fused0': [8, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 32, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [12, 8], 'sa_fused0': [32, 8], 'ra_fused0': [32, 1]}
{'f': [8, 12, 1], 'sa_fused0': [8, 32, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 12, 2], 'sa_fused0': [8, 32, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 12, 2], 'sa_fused0': [4, 32, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 64, 'sa_fused0': 64, 'ra_fused0': 0}
{'f': [16, 8], 'sa_fused0': [24, 8], 'ra_fused0': [8, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 24, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 64, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [8, 8], 'sa_fused0': [32, 8], 'ra_fused0': [32, 1]}
{'f': [8, 8, 1], 'sa_fused0': [8, 32, 1], 'ra_fused0': [32, 1]}
{'f': [16, 8], 'sa_fused0': [16, 8], 'ra_fused0': [32, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 8, 2], 'sa_fused0': [8, 32, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 8, 2], 'sa_fused0': [4, 32, 2], 'ra_fused0': [32, 1]}
top1 time: 14.17 ms
top10 time: 14.17 ms
best idx: 0
best config: [level 0: [tile: [64, 256]; step: [8]]][level 1: [tile: [8, 8]; step: [1]]][level 2: [tile: [1, 1]; step: [1]]]
top1 compile time: 0.006379127502441406 s
top10 compile time: 14.792972087860107 s
