// Seed: 367243651
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4
);
  assign id_2 = 1;
  reg id_6;
  string id_7 = "";
  always begin : LABEL_0
    id_6 <= id_6;
  end
  id_8 :
  assert property (@(posedge 1'b0) 1)
  else;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri id_11,
    output wand id_12,
    output supply1 id_13
);
  module_0 modCall_1 (
      id_7,
      id_10,
      id_12,
      id_7,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
