\hypertarget{structSYSCTL__PLL__REGS__T}{\section{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T Struct Reference}
\label{structSYSCTL__PLL__REGS__T}\index{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}}
}


L\-P\-C17\-X\-X/40\-X\-X Clock and Power P\-L\-L register block structure.  




{\ttfamily \#include $<$sysctl\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structSYSCTL__PLL__REGS__T_a1fb97445f7a92913133769bb098df316}{P\-L\-L\-C\-O\-N}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structSYSCTL__PLL__REGS__T_a7f6a92521303bcd5522acdac74af3210}{P\-L\-L\-C\-F\-G}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structSYSCTL__PLL__REGS__T_a9cc1486fbc5a9888ccdd70df2b57ebec}{P\-L\-L\-S\-T\-A\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structSYSCTL__PLL__REGS__T_a658116aa66b1d9e27f12cf0e429663f7}{P\-L\-L\-F\-E\-E\-D}
\item 
uint32\-\_\-t \hyperlink{structSYSCTL__PLL__REGS__T_a8f564110c46a5fba4e6d306cd4137bd3}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\-P\-C17\-X\-X/40\-X\-X Clock and Power P\-L\-L register block structure. 

\subsection{Field Documentation}
\hypertarget{structSYSCTL__PLL__REGS__T_a7f6a92521303bcd5522acdac74af3210}{\index{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}!P\-L\-L\-C\-F\-G@{P\-L\-L\-C\-F\-G}}
\index{P\-L\-L\-C\-F\-G@{P\-L\-L\-C\-F\-G}!SYSCTL_PLL_REGS_T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}}
\subsubsection[{P\-L\-L\-C\-F\-G}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T\-::\-P\-L\-L\-C\-F\-G}}\label{structSYSCTL__PLL__REGS__T_a7f6a92521303bcd5522acdac74af3210}
(R/\-W) P\-L\-L Configuration Register \hypertarget{structSYSCTL__PLL__REGS__T_a1fb97445f7a92913133769bb098df316}{\index{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}!P\-L\-L\-C\-O\-N@{P\-L\-L\-C\-O\-N}}
\index{P\-L\-L\-C\-O\-N@{P\-L\-L\-C\-O\-N}!SYSCTL_PLL_REGS_T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}}
\subsubsection[{P\-L\-L\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T\-::\-P\-L\-L\-C\-O\-N}}\label{structSYSCTL__PLL__REGS__T_a1fb97445f7a92913133769bb098df316}
(R/\-W) P\-L\-L Control Register \hypertarget{structSYSCTL__PLL__REGS__T_a658116aa66b1d9e27f12cf0e429663f7}{\index{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}!P\-L\-L\-F\-E\-E\-D@{P\-L\-L\-F\-E\-E\-D}}
\index{P\-L\-L\-F\-E\-E\-D@{P\-L\-L\-F\-E\-E\-D}!SYSCTL_PLL_REGS_T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}}
\subsubsection[{P\-L\-L\-F\-E\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T\-::\-P\-L\-L\-F\-E\-E\-D}}\label{structSYSCTL__PLL__REGS__T_a658116aa66b1d9e27f12cf0e429663f7}
( /\-W) P\-L\-L Feed Register \hypertarget{structSYSCTL__PLL__REGS__T_a9cc1486fbc5a9888ccdd70df2b57ebec}{\index{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}!P\-L\-L\-S\-T\-A\-T@{P\-L\-L\-S\-T\-A\-T}}
\index{P\-L\-L\-S\-T\-A\-T@{P\-L\-L\-S\-T\-A\-T}!SYSCTL_PLL_REGS_T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}}
\subsubsection[{P\-L\-L\-S\-T\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T\-::\-P\-L\-L\-S\-T\-A\-T}}\label{structSYSCTL__PLL__REGS__T_a9cc1486fbc5a9888ccdd70df2b57ebec}
(R/ ) P\-L\-L Status Register \hypertarget{structSYSCTL__PLL__REGS__T_a8f564110c46a5fba4e6d306cd4137bd3}{\index{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!SYSCTL_PLL_REGS_T@{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}4\mbox{]}}}\label{structSYSCTL__PLL__REGS__T_a8f564110c46a5fba4e6d306cd4137bd3}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{sysctl__17xx__40xx_8h}{sysctl\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
