V 51
K 80993278890 or4
Y 0
D 0 0 850 1100
Z 0
i 190
N 111
J 255 485 2
J 155 485 11
J 255 505 2
J 155 505 11
J 255 465 2
J 155 465 11
J 255 445 2
J 155 445 11
J 255 425 2
J 155 425 11
J 255 385 2
J 255 365 2
J 155 365 9
J 155 385 11
J 155 405 11
J 255 405 2
J 155 520 9
J 100 520 7
S 2 1
L 165 485 10 0 3 0 1 0 I6
B 6 2
S 4 3
L 165 505 10 0 3 0 1 0 I7
B 2 4
S 6 5
L 165 465 10 0 3 0 1 0 I5
B 8 6
S 8 7
L 165 445 10 0 3 0 1 0 I4
B 10 8
B 4 17
B 13 14
B 14 15
B 15 10
B 18 17
L 105 525 10 0 3 0 1 0 I[7:0]
S 10 9
L 165 425 10 0 3 0 1 0 I3
S 15 16
L 165 405 10 0 3 0 1 0 I2
S 14 11
L 165 385 10 0 3 0 1 0 I1
S 13 12
L 165 365 10 0 3 0 1 0 I0
N 115
J 335 435 2
J 425 435 1
S 1 2
L 345 435 10 0 3 0 1 0 O
T 745 130 20 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 700 50 10 0 3 1
T 30 30 10 0 3 Copyright (c) 1994, Xilinx Inc.
T 460 50 10 0 3 30th September 2003
I 186 virtex2p:OR8 1 255 345 0 1 '
C 111 9 1 0
C 111 7 7 0
C 115 1 6 0
C 111 3 10 0
C 111 1 9 0
C 111 5 8 0
C 111 16 3 0
C 111 11 4 0
C 111 12 5 0
I 102 virtex2p:ASHEETP 1 410 0 0 1 '
T 500 100 10 0 3 VIRTEX Family OR8 Macro
T 500 80 10 0 3 8-Input bus OR gate
E
