{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcvu13p-flga2577-1-e",
      "name": "design_3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "aurora_64b66b_0": "",
      "axi_chip2chip_0": "",
      "clk_wiz": "",
      "counter_0": "",
      "ila_0": "",
      "ila_1": "",
      "rst_clk_wiz_2_100M": "",
      "heartbeat_0": ""
    },
    "interface_ports": {
      "GT_DIFF_REFCLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "GT_SERIAL_F2Z": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "GT_SERIAL_Z2F": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "sysclk15625": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      }
    },
    "ports": {
      "heartbeat": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "aurora_64b66b_0": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "xci_name": "design_3_aurora_64b66b_0_0",
        "parameters": {
          "CHANNEL_ENABLE": {
            "value": "X0Y60"
          },
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_INIT_CLK": {
            "value": "100"
          },
          "C_REFCLK_SOURCE": {
            "value": "MGTREFCLK0_of_Quad_X0Y15"
          },
          "C_START_LANE": {
            "value": "X0Y60"
          },
          "C_START_QUAD": {
            "value": "Quad_X0Y15"
          },
          "C_UCOLUMN_USED": {
            "value": "left"
          },
          "SupportLevel": {
            "value": "1"
          },
          "drp_mode": {
            "value": "Disabled"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "axi_chip2chip_0": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "design_3_axi_chip2chip_0_0",
        "parameters": {
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "m_axi": {
              "mode": "Master",
              "address_space_ref": "MAXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_3_clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "64.0"
          },
          "CLKOUT1_JITTER": {
            "value": "163.213"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "184.532"
          },
          "CLKOUT2_JITTER": {
            "value": "98.954"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "83.183"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk100"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "38.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "6.400"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "156.25"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "xci_name": "design_3_counter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_3_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE10_MU_CNT": {
            "value": "2"
          },
          "C_PROBE11_MU_CNT": {
            "value": "2"
          },
          "C_PROBE12_MU_CNT": {
            "value": "2"
          },
          "C_PROBE13_MU_CNT": {
            "value": "2"
          },
          "C_PROBE14_MU_CNT": {
            "value": "2"
          },
          "C_PROBE15_MU_CNT": {
            "value": "2"
          },
          "C_PROBE16_MU_CNT": {
            "value": "2"
          },
          "C_PROBE17_MU_CNT": {
            "value": "2"
          },
          "C_PROBE18_MU_CNT": {
            "value": "2"
          },
          "C_PROBE19_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE20_MU_CNT": {
            "value": "2"
          },
          "C_PROBE21_MU_CNT": {
            "value": "2"
          },
          "C_PROBE22_MU_CNT": {
            "value": "2"
          },
          "C_PROBE23_MU_CNT": {
            "value": "2"
          },
          "C_PROBE24_MU_CNT": {
            "value": "2"
          },
          "C_PROBE25_MU_CNT": {
            "value": "2"
          },
          "C_PROBE26_MU_CNT": {
            "value": "2"
          },
          "C_PROBE27_MU_CNT": {
            "value": "2"
          },
          "C_PROBE28_MU_CNT": {
            "value": "2"
          },
          "C_PROBE29_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE30_MU_CNT": {
            "value": "2"
          },
          "C_PROBE31_MU_CNT": {
            "value": "2"
          },
          "C_PROBE32_MU_CNT": {
            "value": "2"
          },
          "C_PROBE33_MU_CNT": {
            "value": "2"
          },
          "C_PROBE34_MU_CNT": {
            "value": "2"
          },
          "C_PROBE35_MU_CNT": {
            "value": "2"
          },
          "C_PROBE36_MU_CNT": {
            "value": "2"
          },
          "C_PROBE37_MU_CNT": {
            "value": "2"
          },
          "C_PROBE38_MU_CNT": {
            "value": "2"
          },
          "C_PROBE39_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE40_MU_CNT": {
            "value": "2"
          },
          "C_PROBE41_MU_CNT": {
            "value": "2"
          },
          "C_PROBE42_MU_CNT": {
            "value": "2"
          },
          "C_PROBE43_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          },
          "C_PROBE6_MU_CNT": {
            "value": "2"
          },
          "C_PROBE7_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_MU_CNT": {
            "value": "2"
          },
          "C_PROBE9_MU_CNT": {
            "value": "2"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_3_ila_1_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "6"
          }
        }
      },
      "rst_clk_wiz_2_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_3_rst_clk_wiz_2_100M_0"
      },
      "heartbeat_0": {
        "vlnv": "xilinx.com:module_ref:heartbeat:1.0",
        "xci_name": "design_3_heartbeat_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "heartbeat",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk100": {
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "GT_DIFF_REFCLK_1": {
        "interface_ports": [
          "GT_DIFF_REFCLK",
          "aurora_64b66b_0/GT_DIFF_REFCLK1"
        ]
      },
      "GT_SERIAL_Z2F_1": {
        "interface_ports": [
          "GT_SERIAL_Z2F",
          "aurora_64b66b_0/GT_SERIAL_RX"
        ]
      },
      "aurora_64b66b_0_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_F2Z",
          "aurora_64b66b_0/GT_SERIAL_TX"
        ]
      },
      "aurora_64b66b_0_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "axi_chip2chip_0/AXIS_RX",
          "aurora_64b66b_0/USER_DATA_M_AXIS_RX"
        ]
      },
      "axi_chip2chip_0_AXIS_TX": {
        "interface_ports": [
          "axi_chip2chip_0/AXIS_TX",
          "aurora_64b66b_0/USER_DATA_S_AXIS_TX"
        ]
      },
      "axi_chip2chip_0_m_axi": {
        "interface_ports": [
          "axi_chip2chip_0/m_axi",
          "ila_0/SLOT_0_AXI"
        ]
      },
      "sysclk15625_1": {
        "interface_ports": [
          "sysclk15625",
          "clk_wiz/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "aurora_64b66b_0_channel_up": {
        "ports": [
          "aurora_64b66b_0/channel_up",
          "axi_chip2chip_0/axi_c2c_aurora_channel_up"
        ]
      },
      "aurora_64b66b_0_gt_reset_out": {
        "ports": [
          "aurora_64b66b_0/gt_reset_out",
          "rst_clk_wiz_2_100M/ext_reset_in"
        ]
      },
      "aurora_64b66b_0_mmcm_not_locked_out": {
        "ports": [
          "aurora_64b66b_0/mmcm_not_locked_out",
          "axi_chip2chip_0/aurora_mmcm_not_locked"
        ]
      },
      "aurora_64b66b_0_user_clk_out": {
        "ports": [
          "aurora_64b66b_0/user_clk_out",
          "axi_chip2chip_0/axi_c2c_phy_clk"
        ]
      },
      "axi_chip2chip_0_aurora_reset_pb": {
        "ports": [
          "axi_chip2chip_0/aurora_reset_pb",
          "aurora_64b66b_0/reset_pb"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz/clk100",
          "axi_chip2chip_0/m_aclk",
          "rst_clk_wiz_2_100M/slowest_sync_clk",
          "aurora_64b66b_0/init_clk",
          "axi_chip2chip_0/aurora_init_clk",
          "ila_0/clk",
          "ila_1/clk",
          "counter_0/clk",
          "heartbeat_0/clk100"
        ]
      },
      "clk_wiz_2_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_2_100M/dcm_locked"
        ]
      },
      "counter_0_dout": {
        "ports": [
          "counter_0/dout",
          "ila_1/probe0"
        ]
      },
      "heartbeat_0_dout": {
        "ports": [
          "heartbeat_0/dout",
          "heartbeat"
        ]
      },
      "rst_clk_wiz_2_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_2_100M/peripheral_aresetn",
          "axi_chip2chip_0/m_aresetn",
          "heartbeat_0/resetn"
        ]
      },
      "rst_clk_wiz_2_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_2_100M/peripheral_reset",
          "clk_wiz/reset"
        ]
      }
    },
    "addressing": {
      "/axi_chip2chip_0": {
        "address_spaces": {
          "MAXI": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}