// Seed: 1172994149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_6 = 1 == ~id_7;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4
    , id_11,
    input tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri1 id_9
);
  reg id_12 = id_12 ^ id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  assign id_4 = 1'h0;
  always id_12 = #1 1'b0;
endmodule
