<!DOCTYPE html>
<html lang="zh-Hans">
<head><meta name="generator" content="Hexo 3.8.0">

    <!--[if lt IE 9]>
        <style>body {display: none; background: none !important} </style>
        <meta http-equiv="Refresh" Content="0; url=//outdatedbrowser.com/" />
    <![endif]-->

<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge, chrome=1">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">
<meta name="format-detection" content="telephone=no">
<meta name="author" content="Lyncien">



<meta name="description" content="实验目的设计一个MIPS指令集的CPU，1、    基本要求：a)    多周期 b)    包含16条指令     i.    add addi addu sub subu      ii.    and andi or nor xor     iii. bgtz bne j jr     iv.    lw sw 2、    扩展要求a)    在16条的基础上，增加其他指令 b)    实现">
<meta name="keywords" content="Verilog,COD">
<meta property="og:type" content="article">
<meta property="og:title" content="计算机组成原理上机实验7 流水线CPU">
<meta property="og:url" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/index.html">
<meta property="og:site_name" content="Lyncien&#39;s homepage">
<meta property="og:description" content="实验目的设计一个MIPS指令集的CPU，1、    基本要求：a)    多周期 b)    包含16条指令     i.    add addi addu sub subu      ii.    and andi or nor xor     iii. bgtz bne j jr     iv.    lw sw 2、    扩展要求a)    在16条的基础上，增加其他指令 b)    实现">
<meta property="og:locale" content="zh-Hans">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic1.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic2.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic3.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic4.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic5.jpg">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic6.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic7.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic8.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic9.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic10.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic11.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic12.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic13.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic14.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic15.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic16.png">
<meta property="og:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic17.png">
<meta property="og:updated_time" content="2019-02-19T11:09:01.863Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="计算机组成原理上机实验7 流水线CPU">
<meta name="twitter:description" content="实验目的设计一个MIPS指令集的CPU，1、    基本要求：a)    多周期 b)    包含16条指令     i.    add addi addu sub subu      ii.    and andi or nor xor     iii. bgtz bne j jr     iv.    lw sw 2、    扩展要求a)    在16条的基础上，增加其他指令 b)    实现">
<meta name="twitter:image" content="https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic1.png">

<link rel="apple-touch-icon" href="/apple-touch-icon.png">


    <link rel="alternate" href="/atom.xml" title="Lyncien&#39;s homepage" type="application/atom+xml">



    <link rel="shortcut icon" href="/favicon.png">



    <link href="//cdn.bootcss.com/animate.css/3.5.1/animate.min.css" rel="stylesheet">



    <link href="//cdn.bootcss.com/fancybox/2.1.5/jquery.fancybox.min.css" rel="stylesheet">



    <script src="//cdn.bootcss.com/pace/1.0.2/pace.min.js"></script>
    <link href="//cdn.bootcss.com/pace/1.0.2/themes/blue/pace-theme-minimal.css" rel="stylesheet">


<link rel="stylesheet" href="/css/style.css">



<link href="//cdn.bootcss.com/font-awesome/4.6.3/css/font-awesome.min.css" rel="stylesheet">


<title>计算机组成原理上机实验7 流水线CPU | Lyncien&#39;s homepage</title>

<script src="//cdn.bootcss.com/jquery/2.2.4/jquery.min.js"></script>
<script src="//cdn.bootcss.com/clipboard.js/1.5.10/clipboard.min.js"></script>

<script>
    var yiliaConfig = {
        fancybox: true,
        animate: true,
        isHome: false,
        isPost: true,
        isArchive: false,
        isTag: false,
        isCategory: false,
        fancybox_js: "//cdn.bootcss.com/fancybox/2.1.5/jquery.fancybox.min.js",
        scrollreveal: "//cdn.bootcss.com/scrollReveal.js/3.1.4/scrollreveal.min.js",
        search: false
    }
</script>


    <script>
        yiliaConfig.jquery_ui = [true, "//cdn.bootcss.com/jqueryui/1.10.4/jquery-ui.min.js", "//cdn.bootcss.com/jqueryui/1.10.4/css/jquery-ui.min.css"];
    </script>



    <script> yiliaConfig.rootUrl = "\/";</script>






</head></html>
<script src="/js/head-pic.js" ></script> <!-- head-pic-flash by Lyncien -->
<body>
  <div id="container">
    <div class="left-col">
    <div class="overlay"></div>
<div class="intrude-less">
    <header id="header" class="inner">
        <a href="/" class="profilepic" id="head-pic"> <!-- head-pic-flash by Lyncien -->
            <img src="/img/avatar.png" class="animated zoomIn">
        </a>
        <hgroup>
          <h1 class="header-author"><a href="/">Lyncien</a></h1>
        </hgroup>

        

        


        
            <div id="switch-btn" class="switch-btn">
                <div class="icon">
                    <div class="icon-ctn">
                        <div class="icon-wrap icon-house" data-idx="0">
                            <div class="birdhouse"></div>
                            <div class="birdhouse_holes"></div>
                        </div>
                        <div class="icon-wrap icon-ribbon hide" data-idx="1">
                            <div class="ribbon"></div>
                        </div>
                        
                        <div class="icon-wrap icon-link hide" data-idx="2">
                            <div class="loopback_l"></div>
                            <div class="loopback_r"></div>
                        </div>
                        
                        
                    </div>
                    
                </div>
                <div class="tips-box hide">
                    <div class="tips-arrow"></div>
                    <ul class="tips-inner">
                        <li>菜单</li>
                        <li>标签</li>
                        
                        <li>友情链接</li>
                        
                        
                    </ul>
                </div>
            </div>
        

        <div id="switch-area" class="switch-area">
            <div class="switch-wrap">
                <section class="switch-part switch-part1">
                    <nav class="header-menu">
                        <ul>
                        
                            <li><a href="/">主页</a></li>
                        
                            <li><a href="/archives/">所有文章</a></li>
                        
                            <li><a href="/tags/">标签云</a></li>
                        
                            <li><a href="/about/">关于我</a></li>
                        
                        </ul>
                    </nav>
                    <nav class="header-nav">
                        <ul class="social">
                            
                                <a class="fa Email" href="mailto:Lyncien@126.com" title="Email"></a>
                            
                                <a class="fa Leetcode" href="https://leetcode-cn.com/lyncien/" title="Leetcode"></a>
                            
                                <a class="fa GitHub" href="https://github.com/Lyncien" title="GitHub"></a>
                            
                                <a class="fa RSS" href="/atom.xml" title="RSS"></a>
                            
                        </ul>
                    </nav>
                </section>
                
                
                <section class="switch-part switch-part2">
                    <div class="widget tagcloud" id="js-tagcloud">
                        <ul class="tag-list"><li class="tag-list-item"><a class="tag-list-link" href="/tags/Algorithm/">Algorithm</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/C/">C</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/COD/">COD</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Compiler/">Compiler</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/DS/">DS</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Hackergame2018/">Hackergame2018</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/MCPS/">MCPS</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/OS/">OS</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/PC/">PC</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Verilog/">Verilog</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/感想/">感想</a></li></ul>
                    </div>
                </section>
                
                
                
                <section class="switch-part switch-part3">
                    <div id="js-friends">
                    
                      <a class="main-nav-link switch-friends-link" href="https://hexo.io">Hexo</a>
                    
                      <a class="main-nav-link switch-friends-link" href="https://pages.github.com/">GitHub</a>
                    
                      <a class="main-nav-link switch-friends-link" href="http://moxfive.xyz/">MOxFIVE</a>
                    
                    </div>
                </section>
                

                
            </div>
        </div>
    </header>                
</div>
    </div>
    <div class="mid-col">
      <nav id="mobile-nav">
      <div class="overlay">
          <div class="slider-trigger"></div>
          <h1 class="header-author js-mobile-header hide"><a href="/" title="回到主页">Lyncien</a></h1>
      </div>
    <div class="intrude-less">
        <header id="header" class="inner">
            <a href="/" class="profilepic" id="head-pic-mobile"> <!-- head-pic-flash by Lyncien -->
                <img src="/img/avatar.png" class="animated zoomIn">
            </a>
            <hgroup>
              <h1 class="header-author"><a href="/" title="回到主页">Lyncien</a></h1>
            </hgroup>
            
            <nav class="header-menu">
                <ul>
                
                    <li><a href="/">主页</a></li>
                
                    <li><a href="/archives/">所有文章</a></li>
                
                    <li><a href="/tags/">标签云</a></li>
                
                    <li><a href="/about/">关于我</a></li>
                
                <div class="clearfix"></div>
                </ul>
            </nav>
            <nav class="header-nav">
                        <ul class="social">
                            
                                <a class="fa Email" target="_blank" href="mailto:Lyncien@126.com" title="Email"></a>
                            
                                <a class="fa Leetcode" target="_blank" href="https://leetcode-cn.com/lyncien/" title="Leetcode"></a>
                            
                                <a class="fa GitHub" target="_blank" href="https://github.com/Lyncien" title="GitHub"></a>
                            
                                <a class="fa RSS" target="_blank" href="/atom.xml" title="RSS"></a>
                            
                        </ul>
            </nav>
        </header>                
    </div>
    <link class="menu-list" tags="标签" friends="友情链接" about="关于我">
</nav>
      <div class="body-wrap"><article id="post-cod/lab7_Pipeline-CPU" class="article article-type-post" itemscope="" itemprop="blogPost">
  
    <div class="article-meta">
      <a href="/2018/06/14/cod/lab7_Pipeline-CPU/" class="article-date">
      <time datetime="2018-06-13T16:00:00.000Z" itemprop="datePublished">2018-06-14</time>
</a>


    </div>
  
  <div class="article-inner">
    
      <input type="hidden" class="isFancy">
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      计算机组成原理上机实验7 流水线CPU
    </h1>
  

      </header>
      
      <div class="article-info article-info-post">
        

        
    <div class="article-tag tagcloud">
        <ul class="article-tag-list"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/COD/">COD</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Verilog/">Verilog</a></li></ul>
    </div>

        <div class="clearfix"></div>
      </div>
      
    
    <div class="article-entry" itemprop="articleBody">
      
          
        <h2 id="实验目的"><a href="#实验目的" class="headerlink" title="实验目的"></a>实验目的</h2><h3 id="设计一个MIPS指令集的CPU，"><a href="#设计一个MIPS指令集的CPU，" class="headerlink" title="设计一个MIPS指令集的CPU，"></a>设计一个MIPS指令集的CPU，</h3><h4 id="1、-基本要求："><a href="#1、-基本要求：" class="headerlink" title="1、    基本要求："></a>1、    基本要求：</h4><pre><code>a)    多周期
b)    包含16条指令
    i.    add addi addu sub subu 
    ii.    and andi or nor xor
    iii. bgtz bne j jr
    iv.    lw sw
</code></pre><h4 id="2、-扩展要求"><a href="#2、-扩展要求" class="headerlink" title="2、    扩展要求"></a>2、    扩展要求</h4><pre><code>a)    在16条的基础上，增加其他指令
b)    实现中断功能
c)    实现流水
d)    实现下载
</code></pre><h2 id="实验平台"><a href="#实验平台" class="headerlink" title="实验平台"></a>实验平台</h2><h4 id="EDA工具为ISE14-7，开发板型号为Digilent的Nexys3，FPGA型号为Spartan-6-XC6SLX16-CS324。"><a href="#EDA工具为ISE14-7，开发板型号为Digilent的Nexys3，FPGA型号为Spartan-6-XC6SLX16-CS324。" class="headerlink" title="EDA工具为ISE14.7，开发板型号为Digilent的Nexys3，FPGA型号为Spartan-6 XC6SLX16-CS324。"></a>EDA工具为ISE14.7，开发板型号为Digilent的Nexys3，FPGA型号为Spartan-6 XC6SLX16-CS324。</h4><h2 id="使用部件"><a href="#使用部件" class="headerlink" title="使用部件"></a>使用部件</h2><h4 id="开发板上的开关，7段数码管和按钮。"><a href="#开发板上的开关，7段数码管和按钮。" class="headerlink" title="开发板上的开关，7段数码管和按钮。"></a>开发板上的开关，7段数码管和按钮。</h4><h2 id="最终实现功能"><a href="#最终实现功能" class="headerlink" title="最终实现功能"></a>最终实现功能</h2><h4 id="1、实现五段流水线"><a href="#1、实现五段流水线" class="headerlink" title="1、实现五段流水线"></a>1、实现五段流水线</h4><h4 id="2、实现完全转发和冒险检测"><a href="#2、实现完全转发和冒险检测" class="headerlink" title="2、实现完全转发和冒险检测"></a>2、实现完全转发和冒险检测</h4><h4 id="3、实现36条指令"><a href="#3、实现36条指令" class="headerlink" title="3、实现36条指令"></a>3、实现36条指令</h4><h4 id="4、实现下载并在数码管上动态显示内存"><a href="#4、实现下载并在数码管上动态显示内存" class="headerlink" title="4、实现下载并在数码管上动态显示内存"></a>4、实现下载并在数码管上动态显示内存</h4><h2 id="详细设计过程"><a href="#详细设计过程" class="headerlink" title="详细设计过程"></a>详细设计过程</h2><h3 id="1、-MIPS指令格式"><a href="#1、-MIPS指令格式" class="headerlink" title="1、    MIPS指令格式"></a>1、    MIPS指令格式</h3><p>MIPS-IV指令集标准下的指令长度为32位，分为R型、I型和J型指令</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic1.png" alt=""><br>R-Tpye<br><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic2.png" alt=""><br>I-Tpye<br><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic3.png" alt=""><br>J-Tpye</p>
<p>它们的共同部分是26-31位的Op码，用来区分不同的指令，其中</p>
<p>（1）R-Type的指令Op=000000，再根据0-5位的Funct部分区分不同指令</p>
<p>（2）I-Type的指令0-15位为立即数，位扩展后用于直接计算或者访存和跳转偏移地址。Op=000001的I-Type指令，根据Rt的不同来区分。</p>
<p>（3）J-Type的指令除了Op之外，0-25位为立即数，位扩展后作为跳转地址偏移。<br>本次实现的36条指令，详细格式如下表</p>
<table>
<thead>
<tr>
<th><strong>Instr</strong></th>
<th><strong>31-26</strong></th>
<th><strong>25-21</strong></th>
<th><strong>20-16</strong></th>
<th><strong>15-11</strong></th>
<th><strong>10-6</strong></th>
<th><strong>5-0</strong></th>
<th><strong>备注</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>op</strong></td>
<td><strong>rs</strong></td>
<td><strong>rt</strong></td>
<td><strong>rd</strong></td>
<td><strong>shamt</strong></td>
<td><strong>func</strong></td>
</tr>
<tr>
<td>SLL</td>
<td>000000</td>
<td>-</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>shamt</td>
<td>000000</td>
<td><code>$1</code>=<code>$2</code>&lt;&lt;shamt</td>
</tr>
<tr>
<td>SRL</td>
<td>-</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>shamt</td>
<td>000010</td>
<td><code>$1</code>=<code>$2</code>&gt;&gt;shamt</td>
</tr>
<tr>
<td>SRA</td>
<td>-</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>shamt</td>
<td>000011</td>
<td><code>$1</code>=<code>$2</code>&gt;&gt;&gt;shamt</td>
</tr>
<tr>
<td>SLLV</td>
<td><code>$3</code></td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>000100</td>
<td><code>$1</code>=<code>$2</code>&lt;&lt;<code>$3</code></td>
</tr>
<tr>
<td>SRLV</td>
<td><code>$3</code></td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>000110</td>
<td><code>$1</code>=<code>$2</code>&gt;&gt;<code>$3</code></td>
</tr>
<tr>
<td>SRAV</td>
<td><code>$3</code></td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>000111</td>
<td><code>$1</code>=<code>$2</code>&gt;&gt;&gt;<code>$3</code></td>
</tr>
<tr>
<td>JR</td>
<td><code>$1</code></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>001000</td>
<td>PC=<code>$1</code></td>
</tr>
<tr>
<td>MOVZ</td>
<td><code>$3</code></td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td></td>
<td>001010</td>
<td>Set <code>$t1</code> = <code>$t2</code> if <code>$t3</code> is zero</td>
</tr>
<tr>
<td>MOVN</td>
<td><code>$3</code></td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td></td>
<td>001011</td>
<td>Set <code>$t1</code> = <code>$t2</code> if <code>$t3</code> is not zero</td>
</tr>
<tr>
<td>ADD</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100000</td>
<td><code>$1</code>=<code>$2</code>+<code>$3</code></td>
</tr>
<tr>
<td>ADDU</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100001</td>
<td><code>$1</code>=<code>$2</code>+<code>$3</code>(unsigned)</td>
</tr>
<tr>
<td>SUB</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100010</td>
<td><code>$1</code>=<code>$2</code>-<code>$3</code></td>
</tr>
<tr>
<td>SUBU</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100011</td>
<td><code>$1</code>=<code>$2</code>-<code>$3</code>(unsigned)</td>
</tr>
<tr>
<td>AND</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100100</td>
<td><code>$1</code>=<code>$2</code> and <code>$3</code></td>
</tr>
<tr>
<td>OR</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100101</td>
<td><code>$1</code>=<code>$2</code> or <code>$3</code></td>
</tr>
<tr>
<td>XOR</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100110</td>
<td><code>$1</code>=<code>$2</code> xor <code>$3</code></td>
</tr>
<tr>
<td>NOR</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>100111</td>
<td><code>$1</code>=<code>$2</code> nor <code>$3</code></td>
</tr>
<tr>
<td>SLT</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>101010</td>
<td>if(<code>$2</code>&lt;<code>$3</code>) <code>$1</code>=1 else <code>$1</code>=0</td>
</tr>
<tr>
<td>SLTU</td>
<td><code>$2</code></td>
<td><code>$3</code></td>
<td><code>$1</code></td>
<td>-</td>
<td>101011</td>
<td>if(<code>$2</code>&lt;<code>$3</code>) <code>$1</code>=1 else <code>$1</code>=0(unsigned)</td>
</tr>
<tr>
<td>BLTZ</td>
<td>000001</td>
<td><code>$1</code></td>
<td>00000</td>
<td>offset</td>
<td>if(<code>$1</code>&lt;0) PC=PC+4+(sign-extend)offset&lt;&lt;2</td>
</tr>
<tr>
<td>BGEZ</td>
<td><code>$1</code></td>
<td>00001</td>
<td>offset</td>
<td>if(<code>$1</code>&gt;=0) PC=PC+4+(sign-extend)offset&lt;&lt;2</td>
</tr>
<tr>
<td>J</td>
<td>000010</td>
<td>immediate</td>
<td>PC=PC[31:28]+immediate&lt;&lt;2</td>
</tr>
<tr>
<td>BEQ</td>
<td>000100</td>
<td><code>$1</code></td>
<td><code>$2</code></td>
<td>offset</td>
<td>if(<code>$1</code>==<code>$2</code>) PC=PC+4+(sign-extend)offset&lt;&lt;2</td>
</tr>
<tr>
<td>BNE</td>
<td>000101</td>
<td><code>$1</code></td>
<td><code>$2</code></td>
<td>offset</td>
<td>if(<code>$1</code>!=<code>$2</code>) PC=PC+4+(sign-extend)offset&lt;&lt;2</td>
</tr>
<tr>
<td>BLEZ</td>
<td>000110</td>
<td><code>$1</code></td>
<td>-</td>
<td>offset</td>
<td>if(<code>$1</code>&lt;=0) PC=PC+4+(sign-extend)offset&lt;&lt;2</td>
</tr>
<tr>
<td>BGTZ</td>
<td>000111</td>
<td><code>$1</code></td>
<td>-</td>
<td>offset</td>
<td>if(<code>$1</code>&gt;0) PC=PC+4+(sign-extend)offset&lt;&lt;2</td>
</tr>
<tr>
<td>ADDI</td>
<td>001000</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>=<code>$2</code>+(sign-extend)immediate</td>
</tr>
<tr>
<td>ADDIU</td>
<td>001001</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>(unsigned)=<code>$2</code>+(sign-extend)immediate</td>
</tr>
<tr>
<td>SLTI</td>
<td>001010</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td>if(<code>$2</code>&lt;(sign-extend)immediate) <code>$1</code>=1 else <code>$1</code>=0</td>
</tr>
<tr>
<td>SLTIU</td>
<td>001011</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td>if(<code>$2</code>&lt;(sign-extend)immediate) <code>$1</code>=1 else <code>$1</code>=0</td>
</tr>
<tr>
<td>ANDI</td>
<td>001100</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>=<code>$2</code> and (zero-extend)immediate</td>
</tr>
<tr>
<td>ORI</td>
<td>001101</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>=<code>$2</code> or (zero-extend)immediate</td>
</tr>
<tr>
<td>XORI</td>
<td>001110</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>=<code>$2</code> xor (zero-extend)immediate</td>
</tr>
<tr>
<td>LUI</td>
<td>001111</td>
<td>-</td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>=immediate*65536</td>
</tr>
<tr>
<td>LW</td>
<td>100011</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td><code>$1</code>=memory[<code>$2</code>+10]</td>
</tr>
<tr>
<td>SW</td>
<td>101011</td>
<td><code>$2</code></td>
<td><code>$1</code></td>
<td>immediate</td>
<td>memory[<code>$2</code>+10]=<code>$1</code></td>
</tr>
</tbody>
</table>
<h3 id="2、-整体设计"><a href="#2、-整体设计" class="headerlink" title="2、    整体设计"></a>2、    整体设计</h3><h4 id="1-分为五个流水段IF、ID、EX、MEM、WB。"><a href="#1-分为五个流水段IF、ID、EX、MEM、WB。" class="headerlink" title="(1)    分为五个流水段IF、ID、EX、MEM、WB。"></a>(1)    分为五个流水段IF、ID、EX、MEM、WB。</h4><h4 id="2-clk上升沿为每段的开始，每段长度为一个clk。"><a href="#2-clk上升沿为每段的开始，每段长度为一个clk。" class="headerlink" title="(2)    clk上升沿为每段的开始，每段长度为一个clk。"></a>(2)    clk上升沿为每段的开始，每段长度为一个clk。</h4><h4 id="3-每段的相关模块可以和clk上升沿同步也可以与clk下降沿同步。"><a href="#3-每段的相关模块可以和clk上升沿同步也可以与clk下降沿同步。" class="headerlink" title="(3)    每段的相关模块可以和clk上升沿同步也可以与clk下降沿同步。"></a>(3)    每段的相关模块可以和clk上升沿同步也可以与clk下降沿同步。</h4><h4 id="4-甘特图如下"><a href="#4-甘特图如下" class="headerlink" title="(4)    甘特图如下"></a>(4)    甘特图如下</h4><p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic4.png" alt=""></p>
<h4 id="5-详细数据通路图如下"><a href="#5-详细数据通路图如下" class="headerlink" title="(5)详细数据通路图如下"></a>(5)详细数据通路图如下</h4><p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic5.jpg" alt=""></p>
<h3 id="3、-各模块设计，主要有以下几个模块"><a href="#3、-各模块设计，主要有以下几个模块" class="headerlink" title="3、    各模块设计，主要有以下几个模块"></a>3、    各模块设计，主要有以下几个模块</h3><h4 id="a-alu模块——算术逻辑单元"><a href="#a-alu模块——算术逻辑单元" class="headerlink" title="a)    alu模块——算术逻辑单元"></a>a)    alu模块——算术逻辑单元</h4><table>
<thead>
<tr>
<th>alu.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>alu_a</td>
<td>无符号型的操作数a，如果有负数，是以补码存储</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>alu_b,</td>
<td>无符号型的操作数b，如果有负数，是以补码存储</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>alu_op,</td>
<td>运算类型</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>alu_out</td>
<td>无符号型的运算结果，如果有负数，是以补码存储</td>
</tr>
</tbody>
</table>
<p>alu模块完成大部分R型指令的计算，case判断alu_op的值，使用使用verilog语言中的各运算符完成运算。</p>
<p> 这里应该注意的是add和addu的实现是一样的，这是因为当操作数都是补码表示时，符号可以直接参与运算，两条指令的区别在于，add视结果为有符号，因此如果要实现中断功能，就需要判断是否溢出。具体方法是alu_a与alu_b符号同号时，alu_out与它们异号，则表示溢出。</p>
<p> 另外，还需要注意slt的实现，比较大小时，不能使用alu_a-alu_b&gt;0，因为它们都是无符号数，相减结果认为无符号数，而无符号数&gt;0是恒成立的。</p>
<h4 id="b-regfile模块——寄存器文件"><a href="#b-regfile模块——寄存器文件" class="headerlink" title="b) regfile模块——寄存器文件"></a>b) regfile模块——寄存器文件</h4><table>
<thead>
<tr>
<th>regfile.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>rst_n</td>
<td>复位信号，低电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>rAddr1</td>
<td>读地址1</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>rDout1</td>
<td>读数据1</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>rAddr2</td>
<td>读地址2</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>rDout2</td>
<td>读数据2</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>wAddr</td>
<td>写地址</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>wDin</td>
<td>写数据</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>wEna</td>
<td>写使能，高电平有效</td>
</tr>
</tbody>
</table>
<p>这个模块实现了一个32个32位宽的寄存器组，有两个读端口，一个写端口，读取数据为异步读，写入数据在时钟上升沿且写使能有效，使用非阻塞赋值。</p>
<h4 id="c-mux模块和mux4模块——2路和4路选择器"><a href="#c-mux模块和mux4模块——2路和4路选择器" class="headerlink" title="c) mux模块和mux4模块——2路和4路选择器"></a>c) mux模块和mux4模块——2路和4路选择器</h4><table>
<thead>
<tr>
<th>mux.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>sel</td>
<td>选择信号</td>
</tr>
<tr>
<td>input</td>
<td>[WIDTH-1:0]</td>
<td>d0</td>
<td>选择数据1</td>
</tr>
<tr>
<td>input</td>
<td>[WIDTH-1:0]</td>
<td>d1</td>
<td>选择数据2</td>
</tr>
<tr>
<td>output</td>
<td>[WIDTH-1:0]</td>
<td>out</td>
<td>输出</td>
</tr>
</tbody>
</table>
<h4 id="d-IP核生成的DMem模块和IMem模块——存放数据段和代码段"><a href="#d-IP核生成的DMem模块和IMem模块——存放数据段和代码段" class="headerlink" title="d) IP核生成的DMem模块和IMem模块——存放数据段和代码段"></a>d) IP核生成的DMem模块和IMem模块——存放数据段和代码段</h4><p>Mem是同步读，同步写，且由指定coe文件初始化，coe文件的内容是16进制文本，由Mars编译汇编代码生成。</p>
<h4 id="e-IFID模块——IF段和ID段之间的寄存器"><a href="#e-IFID模块——IF段和ID段之间的寄存器" class="headerlink" title="e) IFID模块——IF段和ID段之间的寄存器"></a>e) IFID模块——IF段和ID段之间的寄存器</h4><table>
<thead>
<tr>
<th>IFID.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>en</td>
<td>使能信号，高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>flush</td>
<td>清空信号，高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>PCPlus_in</td>
<td>IF段的PC+4</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>IMemout_in</td>
<td>IF段的Imem输出</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>PCPlus_out</td>
<td>ID段的PC+4</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>IMemout_out</td>
<td>ID段的Imem输出</td>
</tr>
</tbody>
</table>
<h4 id="f-IDEX模块——ID段和EX段之间的寄存器"><a href="#f-IDEX模块——ID段和EX段之间的寄存器" class="headerlink" title="f) IDEX模块——ID段和EX段之间的寄存器"></a>f) IDEX模块——ID段和EX段之间的寄存器</h4><table>
<thead>
<tr>
<th>IDEX.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>en</td>
<td>使能信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>flush</td>
<td>清空信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>PCPlus_in</td>
<td>ID段的PCPlus</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>RegRdout1_in</td>
<td>ID段的RegRdout1</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>RegRdout2_in</td>
<td>ID段的RegRdout2</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>IMMSignExtended_in</td>
<td>ID段的IMMSignExtended</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>IMMZeroExtended_in</td>
<td>ID段的IMMZeroExtended</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>ShamtZeroExtended_in</td>
<td>ID段的ShamtZeroExtended</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rs_in</td>
<td>ID段的Rs</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rt_in</td>
<td>ID段的Rt</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>RegWtaddr_in</td>
<td>ID段的RegWtaddr</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>PCPlus_out</td>
<td>EX段的PCPlus</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>RegRdout1_out</td>
<td>EX段的RegRdout1</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>RegRdout2_out</td>
<td>EX段的RegRdout2</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>IMMSignExtended_out</td>
<td>EX段的IMMSignExtended</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>IMMZeroExtended_out</td>
<td>EX段的IMMZeroExtended</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>ShamtZeroExtended_out</td>
<td>EX段的ShamtZeroExtended</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>Rs_out</td>
<td>EX段的Rs</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>Rt_out</td>
<td>EX段的Rt</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>RegWtaddr_out</td>
<td>EX段的RegWtaddr</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>RegDst_in</td>
<td>ID段的RegDst</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>ALUSrcASel_in</td>
<td>ID段的ALUSrcASel</td>
</tr>
<tr>
<td>input</td>
<td>[1:0]</td>
<td>ALUSrcBSel_in</td>
<td>ID段的ALUSrcBSel</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>ALUControl_in</td>
<td>ID段的ALUControl</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemRead_in</td>
<td>ID段的DMemRead</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemWrite_in</td>
<td>ID段的DMemWrite</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemtoReg_in</td>
<td>ID段的DMemtoReg</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>RegWrite_in</td>
<td>ID段的RegWrite</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>RegDst_out</td>
<td>EX段的RegDst</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>ALUSrcASel_out</td>
<td>EX段的ALUSrcASel</td>
</tr>
<tr>
<td>output</td>
<td>[1:0]</td>
<td>ALUSrcBSel_out</td>
<td>EX段的ALUSrcBSel</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>ALUControl_out</td>
<td>EX段的ALUControl</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemRead_out</td>
<td>EX段的DMemRead</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemWrite_out</td>
<td>EX段的DMemWrite</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemtoReg_out</td>
<td>EX段的DMemtoReg</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>RegWrite_out</td>
<td>EX段的RegWrite</td>
</tr>
</tbody>
</table>
<h4 id="g-EXMEM模块——EX段和MEM段之间的寄存器"><a href="#g-EXMEM模块——EX段和MEM段之间的寄存器" class="headerlink" title="g) EXMEM模块——EX段和MEM段之间的寄存器"></a>g) EXMEM模块——EX段和MEM段之间的寄存器</h4><table>
<thead>
<tr>
<th>EXMEM.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>en</td>
<td>使能信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>flush</td>
<td>清空信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>ALUResult_in</td>
<td>EX段的ALUResult</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>DMemin_in</td>
<td>EX的Dmemin</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>RegWtaddr_in</td>
<td>EX的RegWtaddr</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>ALUResult_out</td>
<td>MEM段的ALUResult</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>DMemin_out</td>
<td>MEM的Dmemin</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>RegWtaddr_out</td>
<td>MEM的RegWtaddr</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemRead_in</td>
<td>EX段的DMemRead</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemWrite_in</td>
<td>EX段的DMemWrite</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemtoReg_in</td>
<td>EX段的DMemtoReg</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>RegWrite_in</td>
<td>EX段的RegWrite</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemRead_out</td>
<td>MEM段的DMemRead</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemWrite_out</td>
<td>MEM段的DMemWrite</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemtoReg_out</td>
<td>MEM段的DMemtoReg</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>RegWrite_out</td>
<td>MEM段的RegWrite</td>
</tr>
</tbody>
</table>
<h4 id="h-MEMWB模块——MEM段和WB段之间的寄存器"><a href="#h-MEMWB模块——MEM段和WB段之间的寄存器" class="headerlink" title="h) MEMWB模块——MEM段和WB段之间的寄存器"></a>h) MEMWB模块——MEM段和WB段之间的寄存器</h4><table>
<thead>
<tr>
<th>MEMWB.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>en</td>
<td>使能信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>flush</td>
<td>清空信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>ALUResult_in</td>
<td>MEM段的ALUResult</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>DMemout_in</td>
<td>MEM段的Dmemout</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>RegWtaddr_in</td>
<td>MEM段的RegWtaddr</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>ALUResult_out</td>
<td>WB段的ALUResult</td>
</tr>
<tr>
<td>output</td>
<td>[31:0]</td>
<td>DMemout_out</td>
<td>WB段的DMemout</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>RegWtaddr_out</td>
<td>WB段的RegWtaddr</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemtoReg_in</td>
<td>MEM段的DMemtoReg</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>RegWrite_in</td>
<td>MEM段的RegWrite</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemtoReg_out</td>
<td>WB段的DMemtoReg</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>RegWrite_out</td>
<td>WB段的RegWrite</td>
</tr>
</tbody>
</table>
<h4 id="i-dff模块——D触发器，用于各个段寄存器"><a href="#i-dff模块——D触发器，用于各个段寄存器" class="headerlink" title="i) dff模块——D触发器，用于各个段寄存器"></a>i) dff模块——D触发器，用于各个段寄存器</h4><table>
<thead>
<tr>
<th>dff.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>en</td>
<td>使能信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>rst</td>
<td>复位信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[WIDTH-1:0]</td>
<td>datain</td>
<td>输入数据</td>
</tr>
<tr>
<td>output</td>
<td>[WIDTH-1:0]</td>
<td>dataout</td>
<td>输出数据</td>
</tr>
</tbody>
</table>
<p> 这是一个通用的D触发器，位数作为参数可根据需要变化，用一个always在时钟沿触发来实现非阻塞赋值。</p>
<h4 id="j-compare模块——用于分支信号的判断"><a href="#j-compare模块——用于分支信号的判断" class="headerlink" title="j) compare模块——用于分支信号的判断"></a>j) compare模块——用于分支信号的判断</h4><table>
<thead>
<tr>
<th>dff.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>a,</td>
<td>有符号数a，需加前缀signed</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>b,</td>
<td>有符号数b，需加前缀signed</td>
</tr>
<tr>
<td>output</td>
<td>[1:0]</td>
<td>res</td>
<td>比较结果</td>
</tr>
</tbody>
</table>
<p>a等于b返回2’b01，a小于b返回2’b00，a大于b返回2’b10，比较均是基于有符号数。</p>
<h4 id="k-SignExtended模块——立即数符号扩展"><a href="#k-SignExtended模块——立即数符号扩展" class="headerlink" title="k) SignExtended模块——立即数符号扩展"></a>k) SignExtended模块——立即数符号扩展</h4><p>过于简单，直接在top中实现了。</p>
<h4 id="l-ZeroExtended模块——立即数无符号扩展"><a href="#l-ZeroExtended模块——立即数无符号扩展" class="headerlink" title="l) ZeroExtended模块——立即数无符号扩展"></a>l) ZeroExtended模块——立即数无符号扩展</h4><p>过于简单，直接在top中实现了。</p>
<h4 id="m-forward模块——旁路前推模块，实现转发"><a href="#m-forward模块——旁路前推模块，实现转发" class="headerlink" title="m) forward模块——旁路前推模块，实现转发"></a>m) forward模块——旁路前推模块，实现转发</h4><table>
<thead>
<tr>
<th>forward.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rs_EX</td>
<td>EX段的Rs</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rt_EX</td>
<td>EX段的Rt</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>RegWrite_MEM</td>
<td>MEM段的RegWrite</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>RegWrite_WB</td>
<td>WB段的RegWrite</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>RegWtaddr_MEM</td>
<td>MEM段的RegWtaddr</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>RegWtaddr_WB</td>
<td>WB段的RegWtaddr</td>
</tr>
<tr>
<td>output</td>
<td>[1:0]</td>
<td>RegRdout1Sel_Forward_EX</td>
<td>EX段的RegRdout1Sel_Forward</td>
</tr>
<tr>
<td>output</td>
<td>[1:0]</td>
<td>RegRdout2Sel_Forward_EX</td>
<td>EX段的RegRdout2Sel_Forward</td>
</tr>
</tbody>
</table>
<p>这个模块实现从DMem输出到ALU输入以及ALU输出到ALU输入的转发。</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic6.png" alt=""></p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic7.png" alt=""></p>
<h4 id="n-hazard模块——冒险检测模块，实现插入气泡"><a href="#n-hazard模块——冒险检测模块，实现插入气泡" class="headerlink" title="n) hazard模块——冒险检测模块，实现插入气泡"></a>n) hazard模块——冒险检测模块，实现插入气泡</h4><table>
<thead>
<tr>
<th>hazard.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rs_ID</td>
<td>ID段的Rs</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rt_ID</td>
<td>ID段的Rt</td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>RegWtaddr_EX</td>
<td>EX段的RegWtaddr</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>DMemRead_EX</td>
<td>EX段的DMemRead</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>PCEn</td>
<td>允许PC更新，高电平有效</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>IF_ID_En</td>
<td>允许IFID更新，高电平有效</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>ID_EX_Flush</td>
<td>IDEX清空，高电平有效</td>
</tr>
</tbody>
</table>
<p> lw之后R-Type需要使用访存结果，这在时间上是倒流的，不可能，只能插入一个气泡，清空IDEX寄存器，不更新IFID寄存器，不更新PC。</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic8.png" alt=""></p>
<h4 id="o-control模块——产生控制信号"><a href="#o-control模块——产生控制信号" class="headerlink" title="o) control模块——产生控制信号"></a>o) control模块——产生控制信号</h4><table>
<thead>
<tr>
<th>control.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>rst</td>
<td>复位信号高电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[5:0]</td>
<td>Op</td>
<td></td>
</tr>
<tr>
<td>input</td>
<td>[4:0]</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>input</td>
<td>[5:0]</td>
<td>Funct</td>
<td></td>
</tr>
<tr>
<td>input</td>
<td>[1:0]</td>
<td>RsCMPRt</td>
<td>Rs和Rt寄存器比较结果</td>
</tr>
<tr>
<td>input</td>
<td>[1:0]</td>
<td>RsCMPZero</td>
<td>Rs寄存器和0比较结果</td>
</tr>
<tr>
<td>output</td>
<td>[1:0]</td>
<td>PCSrc</td>
<td>0:+4，1:Branch，2:J，3:JR</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>RegDst</td>
<td>0:RegWtaddr=rt，1:RegWtaddr=rd</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>ALUSrcASel</td>
<td>0:RegRdout1，1:ShamtZeroExtended</td>
</tr>
<tr>
<td>output</td>
<td>[1:0]</td>
<td>ALUSrcBSel</td>
<td>0:RegRdout2，1:IMMSignExtended，2:IMMZeroExtended</td>
</tr>
<tr>
<td>output</td>
<td>[4:0]</td>
<td>ALUControl</td>
<td></td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemRead</td>
<td>1:En</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemWrite</td>
<td>1:En</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>DMemtoReg</td>
<td>0:Aluout，1:DMemout</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>RegWrite</td>
<td>1:En</td>
</tr>
</tbody>
</table>
<p>根据输入信号，判断指令类型，输出对应控制信号的取值。</p>
<h4 id="p-debounce模块——去抖动"><a href="#p-debounce模块——去抖动" class="headerlink" title="p) debounce模块——去抖动"></a>p) debounce模块——去抖动</h4><table>
<thead>
<tr>
<th>debounce.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>in</td>
<td>输入信号，可能有抖动</td>
</tr>
<tr>
<td>output</td>
<td>[0:0]</td>
<td>out</td>
<td>输出信号，输入稳定后才变化</td>
</tr>
</tbody>
</table>
<h4 id="q-seg模块——7段数码管"><a href="#q-seg模块——7段数码管" class="headerlink" title="q) seg模块——7段数码管"></a>q) seg模块——7段数码管</h4><table>
<thead>
<tr>
<th>seg.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>rst_n</td>
<td>复位信号，低电平有效</td>
</tr>
<tr>
<td>input</td>
<td>[31:0]</td>
<td>data32</td>
<td>要显示的数据</td>
</tr>
<tr>
<td>output</td>
<td>[3:0]</td>
<td>sel</td>
<td>选择当前显示位，低电平有效</td>
</tr>
<tr>
<td>output</td>
<td>[6:0]</td>
<td>segments</td>
<td>选择显示的数码管，高电平有效</td>
</tr>
</tbody>
</table>
<h4 id="r-top模块——实例化以上模块，连接各个信号"><a href="#r-top模块——实例化以上模块，连接各个信号" class="headerlink" title="r) top模块——实例化以上模块，连接各个信号"></a>r) top模块——实例化以上模块，连接各个信号</h4><table>
<thead>
<tr>
<th>top.v</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>输入/输出</td>
<td>宽度</td>
<td>信号名</td>
<td>说明</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>clk</td>
<td>时钟沿</td>
</tr>
<tr>
<td>input</td>
<td>[7:0]</td>
<td>sw</td>
<td>开关选择</td>
</tr>
<tr>
<td>output</td>
<td>[6:0]</td>
<td>seg7</td>
<td>7段数码管选择</td>
</tr>
<tr>
<td>output</td>
<td>[3:0]</td>
<td>an</td>
<td>7段数码管位选择</td>
</tr>
<tr>
<td>input</td>
<td>[0:0]</td>
<td>btns</td>
<td>按钮中间，按下复位</td>
</tr>
</tbody>
</table>
<h3 id="4、-信号命名规则"><a href="#4、-信号命名规则" class="headerlink" title="4、    信号命名规则"></a>4、    信号命名规则</h3><h4 id="（1）-信号名称由几个单词（或其简写）构成，每个单词首字母大写"><a href="#（1）-信号名称由几个单词（或其简写）构成，每个单词首字母大写" class="headerlink" title="（1）    信号名称由几个单词（或其简写）构成，每个单词首字母大写"></a>（1）    信号名称由几个单词（或其简写）构成，每个单词首字母大写</h4><h4 id="（2）-一般先写该信号对应的部件名，然后紧跟操作或接口名。"><a href="#（2）-一般先写该信号对应的部件名，然后紧跟操作或接口名。" class="headerlink" title="（2）    一般先写该信号对应的部件名，然后紧跟操作或接口名。"></a>（2）    一般先写该信号对应的部件名，然后紧跟操作或接口名。</h4><h4 id="（3）-如果该信号是另外一个信号的选择信号，则加上Sel后缀。"><a href="#（3）-如果该信号是另外一个信号的选择信号，则加上Sel后缀。" class="headerlink" title="（3）    如果该信号是另外一个信号的选择信号，则加上Sel后缀。"></a>（3）    如果该信号是另外一个信号的选择信号，则加上Sel后缀。</h4><h4 id="（4）-如果该信号涉及在不同段之间传递，则在对应段的信号后加上所在段的名称。"><a href="#（4）-如果该信号涉及在不同段之间传递，则在对应段的信号后加上所在段的名称。" class="headerlink" title="（4）    如果该信号涉及在不同段之间传递，则在对应段的信号后加上所在段的名称。"></a>（4）    如果该信号涉及在不同段之间传递，则在对应段的信号后加上所在段的名称。</h4><h4 id="（5）-以上面方法命名基本不会引起混淆。"><a href="#（5）-以上面方法命名基本不会引起混淆。" class="headerlink" title="（5）    以上面方法命名基本不会引起混淆。"></a>（5）    以上面方法命名基本不会引起混淆。</h4><ul>
<li>比如：RegRdout1_EX表示寄存器文件读端口1读出的数据传递到EX段的信号。</li>
</ul>
<h3 id="5、-DMem和IMem的初始化"><a href="#5、-DMem和IMem的初始化" class="headerlink" title="5、    DMem和IMem的初始化"></a>5、    DMem和IMem的初始化</h3><p>IP核选择Block Memory，设置为Single Port RAM，</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic9.png" alt=""> </p>
<p>宽度为32，深度为256</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic10.png" alt="">  </p>
<p>选中Load Init File设置，选择初始化coe文件的路径，</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic11.png" alt="">  </p>
<p>其中IMem_init_test.coe文件内容为</p>
<pre><code>    memory_initialization_radix = 16;
    memory_initialization_vector =
    20110008
    01d17020
    21ceffff
    11c00001
    02200008
    20100001
    200f2000
    20080010
    00084040
    00084082
    ade80000
    21ef0004
    8de9fffc
    01295004
    3c090001
    ade90000
    21ef0004
    adea0000
    21ef0004
    01505022
    adea0000
    21ef0004
    010a4025
    01004024
    01084027
    ade80000
    21ef0004
    01485826
    000b5843
    020b5807
    adeb0000
    21ef0004
    000b5842
    020b5806
    000b5dc0
    016b5821
    adeb0000
    21ef0004
    01685823
    adeb0000
    21ef0004
    256b0001
    adeb0000
    21ef0004
    356b0001
    316b0003
    390b0001
    adeb0000
    21ef0004
    020b602a
    adec0000
    21ef0004
    020b602b
    adec0000
    21ef0004
    296c0001
    adec0000
    21ef0004
    2d6c0001
    adec0000
    21ef0004
    018c680a
    aded0000
    21ef0004
    0210680b
    aded0000
    21ef0004
    200e0000
    08000062
    08000066
    21ce0001
    adee0000
    21ef0004
    1560fffb
    21ce0001
    adee0000
    21ef0004
    1000fff8
    21ce0001
    adee0000
    21ef0004
    1800fff8
    21ce0001
    adee0000
    21ef0004
    0560fff8
    21ce0001
    adee0000
    21ef0004
    0401fff8
    21ce0001
    adee0000
    21ef0004
    1e00fff8
    21ce0001
    adee0000
    21ef0004
    1560fff8
    21ce0001
    adee0000
    21ef0004
    116bfff8
    21ce0001
    adee0000
    08000068;
</code></pre><p>DMem的初始化类似该过程，其coe文件初始全为0。</p>
<h3 id="6、-测试的汇编代码"><a href="#6、-测试的汇编代码" class="headerlink" title="6、    测试的汇编代码"></a>6、    测试的汇编代码</h3><pre><code class="assembly">.text
    addi $17, $0, 8 #const $17=8
    add $14, $14, $17 #$14=8
    addi $14, $14, -1 #$14--
    beq $14, $0, begin
    jr $17 #jump to IMemAddr 8
begin:
    addi $16, $0, 1 #const 1
    addi $15, $0, 8192 #MemAddr
    addi $8, $0, 16 #$8=16
    sll $8, $8, 1 #$8=32
    srl $8, $8, 2 #$8=8
    sw $8, 0($15) #-------Save Value: 8------
    addi $15, $15, 4 #MemAddr++ 
    lw $9, -4($15) #$9=8(32&#39;b00000000_00000001_00000000_00001000)
    sllv $10, $9, $9 #$10=2048(32&#39;b00000000_00000000_00001000_00000000)
    lui $9, 1 #$9=32&#39;b00000000_00000001_00000000_00000000
    sw $9, 0($15) #-------Save Value: 32&#39;b00000000_00000001_00000000_00001000------
    addi $15, $15, 4 #MemAddr++ 
    sw $10, 0($15) #-------Save Value: 2048------
    addi $15, $15, 4 #MemAddr++
    sub $10, $10, $16 #$10=2047(32&#39;b00000000_00000000_00000111_11111111)
    sw $10, 0($15) #-------Save Value: 2047------
    addi $15, $15, 4 #MemAddr++
    or $8, $8, $10 #$8=2047(32&#39;b111_11111111)
    and $8, $8, $0 #$8=0
    nor $8, $8, $8 #$8=2^32-1
    sw $8, 0($15) #-------Save Value: 2^32-1------
    addi $15, $15, 4 #MemAddr++ 
    xor $11, $10, $8 #$11=32&#39;b11111111_11111111_11111000_00000000
    sra $11, $11, 1 #$11=32&#39;b11111111_11111111_11111100_00000000
    srav $11, $11, $16 #$11=32&#39;b11111111_11111111_11111110_00000000
    sw $11, 0($15) #-------Save Value: 32&#39;b11111111_11111111_11111110_00000000------
    addi $15, $15, 4 #MemAddr++ 
    srl $11, $11, 1 #$11=32&#39;b01111111_11111111_11111111_00000000
    srlv $11, $11, $16 #$11=32&#39;b00111111_11111111_11111111_10000000
    sll $11, $11, 23 #$11=32&#39;b01000000_00000000_00000000_00000000
    addu $11, $11, $11 #$11=32&#39;b10000000_00000000_00000000_00000000
    sw $11, 0($15) #-------Save Value: 32&#39;b10000000_00000000_00000000_00000000------
    addi $15, $15, 4 #MemAddr++     
    subu $11, $11, $8 #$11=32&#39;b10000000_00000000_00000000_00000001
    sw $11, 0($15) #-------Save Value: 32&#39;b10000000_00000000_00000000_00000001------
    addi $15, $15, 4 #MemAddr++ 
    addiu $11, $11, 1 #$11=32&#39;b10000000_00000000_00000000_00000010
    sw $11, 0($15) #-------Save Value: 32&#39;b10000000_00000000_00000000_00000010------
    addi $15, $15, 4 #MemAddr++ 
    ori $11, $11, 1 #$11=32&#39;b10000000_00000000_00000000_00000011
    andi $11, $11, 3 #$11=32&#39;b00000000_00000000_00000000_00000011
    xori $11, $8, 1 #$11=32&#39;b11111111_11111111_11111111_11111110
    sw $11, 0($15) #-------Save Value: 32&#39;b11111111_11111111_11111111_11111100------
    addi $15, $15, 4 #MemAddr++ 
    slt $12, $16, $11 #$12=0
    sw $12, 0($15) #-------Save Value: 0------
    addi $15, $15, 4 #MemAddr++ 
    sltu $12, $16, $11 #$12=1
    sw $12, 0($15) #-------Save Value: 1------
    addi $15, $15, 4 #MemAddr++ 
    slti $12, $11, 1 #$12=1
    sw $12, 0($15) #-------Save Value: 1------
    addi $15, $15, 4 #MemAddr++ 
    sltiu $12, $11, 1 #$12=0
    sw $12, 0($15) #-------Save Value: 0------
    addi $15, $15, 4 #MemAddr++     
    movz $13, $12, $12 #because $12=0, set $13=$12,
    sw $13, 0($15) #-------Save Value: 0------
    addi $15, $15, 4 #MemAddr++         
    movn $13, $16, $16 #because $16=1(!=0), set $13=$16,
    sw $13, 0($15) #-------Save Value: 1------
    addi $15, $15, 4 #MemAddr++
    addi $14, $0, 0 #count
    j a
i:  j end
h:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    bne $11, $0, i #to i    
g:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    beq $0, $0, h #to h 
f:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    blez $0, g #to g
e:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    bltz $11, f #to f
d:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    bgez $0, e #to e
c:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    bgtz $16, d #to d
b:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    bne $11,$0, c #to c
a:  addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
    addi $15, $15, 4 #MemAddr++     
    beq $11, $11, b #to b
end:addi $14, $14, 1 #count++
    sw $14, 0($15) #-------Save Value: $14------
out:j out
</code></pre>
<p>完整汇编代码如上，36条指令均测试到了，每条语句的执行结果在该语句后面给出了注释，每测试几条指令就将结果写入内存，方便查看，并且3种相关有包括在上面的代码中。<br>​     </p>
<h2 id="实验结果"><a href="#实验结果" class="headerlink" title="实验结果"></a>实验结果</h2><h3 id="（1）仿真结果"><a href="#（1）仿真结果" class="headerlink" title="（1）仿真结果"></a>（1）仿真结果</h3><p>汇编代码在Mars编译运行得到Data段为</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic12.png" alt=""> </p>
<p>而ISE仿真结果显示DMem为</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic13.png" alt="">  </p>
<p>汇编代码在Mars编译运行得到结束时寄存器数据和仿真结果的regfile数据     </p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic14.png" alt="">     </p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic15.png" alt="">             </p>
<p>可见测试程序在编写的MIPS CPU上运行结果与Mars运行结果一致，并且符合上面注释的的预期结果。</p>
<h3 id="（2）下载结果"><a href="#（2）下载结果" class="headerlink" title="（2）下载结果"></a>（2）下载结果</h3><p>按下按钮中键复位，拨动开关选择地址，数码管显示对应地址内存。</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic16.png" alt="">     </p>
<p>由于数据为32位，4个数码管只能显示16位，为此还实现了动态显示，数字会向左移动循环显示。</p>
<p><img src="//lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/pic17.png" alt=""> </p>
<h2 id="附录"><a href="#附录" class="headerlink" title="附录:"></a>附录:</h2><h3 id="一、-编写过程中遇到问题和一些发现"><a href="#一、-编写过程中遇到问题和一些发现" class="headerlink" title="一、    编写过程中遇到问题和一些发现"></a>一、    编写过程中遇到问题和一些发现</h3><h4 id="1、如果位拼接作为左值，单个变量也要花括号，如"><a href="#1、如果位拼接作为左值，单个变量也要花括号，如" class="headerlink" title="1、如果位拼接作为左值，单个变量也要花括号，如"></a>1、如果位拼接作为左值，单个变量也要花括号，如</h4><pre><code>{{RegDst},{ALUSrc},{MemtoReg},{RegWrite},{MemWrite},{Branch},{ALUOp[1:0]},{Jump}}=9&#39;b100100100;
</code></pre><h4 id="2、”-”会严格匹配每一位，比如module内5位数字比较（一个常量，一个input），但外部传入的是3位的，高位自动拓展好像是x，就导致“-”不成立，这是一个不好发现的问题。"><a href="#2、”-”会严格匹配每一位，比如module内5位数字比较（一个常量，一个input），但外部传入的是3位的，高位自动拓展好像是x，就导致“-”不成立，这是一个不好发现的问题。" class="headerlink" title="2、”==”会严格匹配每一位，比如module内5位数字比较（一个常量，一个input），但外部传入的是3位的，高位自动拓展好像是x，就导致“==”不成立，这是一个不好发现的问题。"></a>2、”==”会严格匹配每一位，比如module内5位数字比较（一个常量，一个input），但外部传入的是3位的，高位自动拓展好像是x，就导致“==”不成立，这是一个不好发现的问题。</h4><h4 id="3、仿真遇到高阻态，多半是这个信号不存在，经常是拼写错了，有时候ise检查不出来。"><a href="#3、仿真遇到高阻态，多半是这个信号不存在，经常是拼写错了，有时候ise检查不出来。" class="headerlink" title="3、仿真遇到高阻态，多半是这个信号不存在，经常是拼写错了，有时候ise检查不出来。"></a>3、仿真遇到高阻态，多半是这个信号不存在，经常是拼写错了，有时候ise检查不出来。</h4><h4 id="4、在top里的wire信号，如果通过control模块（或其他模块）进行控制，那么这个信号不能直接在top里赋初值，要到仿真模块里赋值，不然control里改变这个信号的值时，会变成不确定。"><a href="#4、在top里的wire信号，如果通过control模块（或其他模块）进行控制，那么这个信号不能直接在top里赋初值，要到仿真模块里赋值，不然control里改变这个信号的值时，会变成不确定。" class="headerlink" title="4、在top里的wire信号，如果通过control模块（或其他模块）进行控制，那么这个信号不能直接在top里赋初值，要到仿真模块里赋值，不然control里改变这个信号的值时，会变成不确定。"></a>4、在top里的wire信号，如果通过control模块（或其他模块）进行控制，那么这个信号不能直接在top里赋初值，要到仿真模块里赋值，不然control里改变这个信号的值时，会变成不确定。</h4><h4 id="5、在clk边缘用-lt-对某信号进行赋值时，如果同时刻需要对该信号进行判断（如状态机，根据状态以完成对应操作），则判断时信号的值是本次改变前的。（非阻塞赋值的特性体现）"><a href="#5、在clk边缘用-lt-对某信号进行赋值时，如果同时刻需要对该信号进行判断（如状态机，根据状态以完成对应操作），则判断时信号的值是本次改变前的。（非阻塞赋值的特性体现）" class="headerlink" title="5、在clk边缘用&lt;=对某信号进行赋值时，如果同时刻需要对该信号进行判断（如状态机，根据状态以完成对应操作），则判断时信号的值是本次改变前的。（非阻塞赋值的特性体现）"></a>5、在clk边缘用&lt;=对某信号进行赋值时，如果同时刻需要对该信号进行判断（如状态机，根据状态以完成对应操作），则判断时信号的值是本次改变前的。（非阻塞赋值的特性体现）</h4><h4 id="6、-srl是逻辑右移，高位直接补零，而sra是算术右移，高位补符号，在Verilog中，既可以自行实现，也可以这样实现"><a href="#6、-srl是逻辑右移，高位直接补零，而sra是算术右移，高位补符号，在Verilog中，既可以自行实现，也可以这样实现" class="headerlink" title="6、 srl是逻辑右移，高位直接补零，而sra是算术右移，高位补符号，在Verilog中，既可以自行实现，也可以这样实现"></a>6、 srl是逻辑右移，高位直接补零，而sra是算术右移，高位补符号，在Verilog中，既可以自行实现，也可以这样实现</h4><pre><code>`$signed(alu_a) &gt;&gt;&gt; alu_b`
</code></pre><h4 id="应该注意，-gt-gt-gt-是算术右移，但对于无符号数，高位仍然补0，所以需要用-signed-转为有符号数"><a href="#应该注意，-gt-gt-gt-是算术右移，但对于无符号数，高位仍然补0，所以需要用-signed-转为有符号数" class="headerlink" title="应该注意， &gt;&gt;&gt; 是算术右移，但对于无符号数，高位仍然补0，所以需要用$signed()转为有符号数"></a>应该注意， &gt;&gt;&gt; 是算术右移，但对于无符号数，高位仍然补0，所以需要用<code>$signed()</code>转为有符号数</h4><pre><code>`$signed(alu_a) &gt;&gt; alu_b `
</code></pre><h4 id="这样写也不行，-gt-gt-不具有算术右移的功能"><a href="#这样写也不行，-gt-gt-不具有算术右移的功能" class="headerlink" title="这样写也不行，&gt;&gt;不具有算术右移的功能"></a>这样写也不行，&gt;&gt;不具有算术右移的功能</h4><h4 id="7、reset的时候应该把各段寄存器的各信号置0，否则将导致forward，hazard模块输出的值不确定进而使相关的选择信号不确定（比如PCEn不确定，这样一开始就不能更新PC）。"><a href="#7、reset的时候应该把各段寄存器的各信号置0，否则将导致forward，hazard模块输出的值不确定进而使相关的选择信号不确定（比如PCEn不确定，这样一开始就不能更新PC）。" class="headerlink" title="7、reset的时候应该把各段寄存器的各信号置0，否则将导致forward，hazard模块输出的值不确定进而使相关的选择信号不确定（比如PCEn不确定，这样一开始就不能更新PC）。"></a>7、reset的时候应该把各段寄存器的各信号置0，否则将导致forward，hazard模块输出的值不确定进而使相关的选择信号不确定（比如PCEn不确定，这样一开始就不能更新PC）。</h4><h3 id="二、-模块源代码"><a href="#二、-模块源代码" class="headerlink" title="二、    模块源代码"></a>二、    模块源代码</h3><h4 id="top-v"><a href="#top-v" class="headerlink" title="top.v"></a>top.v</h4><pre><code class="verilog">module top(
    input clk,
    input [7:0] sw,
    output [6:0] seg7,
    output [3:0] an,
    input btnr,btnl,btns,btnd,btnu
    );
    //_后缀表示该信号所在的流水段
    wire ALUSrcASel_ID;
    wire ALUSrcASel_EX;
    wire [1:0] ALUSrcBSel_ID;//alu B在regout2和imm之间选择
    wire [1:0] ALUSrcBSel_EX;
    wire [31:0] ALUSrcA_EX;
    wire [31:0] ALUSrcB_EX;
    wire [4:0] ALUControl_ID;
    wire [4:0] ALUControl_EX;
    wire [31:0] ALUResult_EX;
    wire [31:0] ALUResult_MEM;
    wire [31:0] ALUResult_WB;
    wire [1:0] RsCMPZero;
    wire [1:0] RsCMPRt;
    wire [31:0] IMMSignExtended_ID;
    wire [31:0] IMMSignExtended_EX;
    wire [31:0] IMMZeroExtended_ID;
    wire [31:0] IMMZeroExtended_EX;
    wire [31:0] ShamtZeroExtended_ID;
    wire [31:0] ShamtZeroExtended_EX;
    wire [1:0] RegRdout1Sel_Forward_EX;//旁路单元产生的选择信号
    wire [1:0] RegRdout2Sel_Forward_EX;
    wire [31:0] RegRdout1_Forward_EX;//旁路数据
    wire [31:0] RegRdout2_Forward_EX;
    wire [4:0] RegRdaddr1_ID;
    wire [31:0] RegRdout1_ID;
    wire [31:0] RegRdout1_EX;
    wire [4:0] RegRdaddr2_ID;
    wire [31:0] RegRdout2_ID;
    wire [31:0] RegRdout2_EX;
    wire [4:0] RegWtaddr_ID;
    wire [4:0] RegWtaddr_EX;    
    wire [4:0] RegWtaddr_MEM;
    wire [4:0] RegWtaddr_WB;
    wire [31:0] RegWtin_WB;
    wire RegWrite_ID;
    wire RegWrite_EX;
    wire RegWrite_MEM;
    wire RegWrite_WB;
    wire RegDst_ID;
    wire [31:0] IMemaddr;
    wire [31:0] IMemout;
    wire [31:0] DMemaddr_MEM;
    wire [31:0] DMemin_MEM;
    wire DMemRead_MEM;
    wire [31:0] DMemout_MEM;
    wire [31:0] DMemout_WB;
    wire DMemWrite_MEM;
    wire DMemtoReg_EX;
    wire DMemtoReg_MEM;
    wire DMemtoReg_WB;
    wire [31:0] PC;
    wire [31:0] PCPlus_IF;
    wire [31:0] PCPlus_ID;
    wire [31:0] PCPlus_EX;
    wire [31:0] EPC;
    wire [31:0] nextPC;
    wire PCEn;
    wire [1:0] PCSrc_ID;//Control输出的，0:+4,1:Branch,2:J,3:JR
    wire IF_ID_En;
    wire IF_ID_Flush;
    wire ID_EX_Flush;
    wire [31:0] PCJump_ID;
    wire [31:0] PCJR_ID;
    wire [31:0] PCBranch_ID;
    wire [31:0] Instr;  
    wire [5:0] Funct;
    wire [4:0] Shamt;
    wire [15:0] IMM16;
    wire [4:0] Rd;
    wire [4:0] Rt;
    wire [4:0] Rs;
    wire [5:0] Op;
    wire [4:0] Rt_EX;//为了旁路判断
    wire [4:0] Rs_EX;//为了旁路判断
    wire [25:0] JumpIMM;
    wire [31:0] IMMSignExtendedShiftLeft2;
    wire btns_d;
    debounce debounce(clk,btns,btns_d);//中键去抖动
    reg rst;
    assign Led = rst;
    always @(posedge btns_d) rst=~rst;
    //--------------regfile_copy_DMem是DMem的一份复制--------------
    wire [4:0] addr_show;
    wire [31:0] out_show;
    assign addr_show = sw;//开关输输入要显示的地址
    seg seg1(clk,1&#39;b1,out_show,an,seg7);//显示数据
    regfile_copy_DMem regfile_copy_DMem(clk,~rst,addr_show,out_show,DMemaddr_MEM &gt;&gt; 2,DMemin_MEM,DMemWrite_MEM);
    //---------------方便显示内存-------------------------
    //=======================IF========================
    mux4 MUXPC(
        .sel(PCSrc_ID),
        .d0(PCPlus_IF),//+4直接用IF的
        .d1(PCBranch_ID),
        .d2(PCJump_ID),
        .d3(PCJR_ID),
        .out(nextPC)
    );
    dff DFFPC(
        .clk(~clk),//下降沿更新PC
        .en(PCEn),
        .rst(rst),
        .datain(nextPC),
        .dataout(PC)
    );  
    alu ALUPCPlus(PC,4,5&#39;d01,PCPlus_IF);
    assign IMemaddr = PC &gt;&gt; 2;//&gt;&gt;2是因为这里IMem是每个地址存储4字节，和实际上的（一地址一字节）不一样
    IMem IMem(clk,1&#39;b0,IMemaddr,32&#39;b0,IMemout);//上升沿读指令
    //======================IFID========================
    IFID IFID(
        .clk(~clk),
        .en(IF_ID_En),
        .flush(IF_ID_Flush || rst),
        .PCPlus_in(PCPlus_IF),
        .IMemout_in(IMemout),
        .PCPlus_out(PCPlus_ID),
        .IMemout_out(Instr)
    );
    //=======================ID==========================
    assign JumpIMM = Instr[25:0];
    assign Funct = Instr[5:0];
    assign Shamt = Instr[10:6];
    assign IMM16 = Instr[15:0];
    assign Rd = Instr[15:11];
    assign Rt = Instr[20:16];
    assign Rs = Instr[25:21];
    assign Op = Instr[31:26];
    //*******Control*******
    control control(
        //in
        .clk(clk),
        .rst(rst),
        .Op(Op),
        .Rt(Rt),
        .Funct(Funct),
        .RsCMPRt(RsCMPRt),
        .RsCMPZero(RsCMPZero),
        //out
        .PCSrc(PCSrc_ID), 
        //ID
        .RegDst(RegDst_ID),
        //EX
        .ALUSrcASel(ALUSrcASel_ID),
        .ALUSrcBSel(ALUSrcBSel_ID), 
        .ALUControl(ALUControl_ID),
        //MEM
        .DMemRead(DMemRead_ID),
        .DMemWrite(DMemWrite_ID),
        //WB
        .DMemtoReg(DMemtoReg_ID),
        .RegWrite(RegWrite_ID)
    );
    //*******Control*******
    assign RegRdaddr1_ID = Rs;
    assign RegRdaddr2_ID = Rt;
    mux #(5) MUXRegWtaddr(RegDst_ID,Rt,Rd,RegWtaddr_ID);
    assign ShamtZeroExtended_ID = {{27{1'b0}},Shamt};
    assign IMMSignExtended_ID = {{16{IMM16[15]}},IMM16};
    assign IMMZeroExtended_ID = {{16{1'b0}},IMM16};
    assign IMMSignExtendedShiftLeft2 = IMMSignExtended_ID &lt;&lt; 2;
    alu BranchALU(PCPlus_ID,IMMSignExtendedShiftLeft2,5&#39;d01,PCBranch_ID);
    assign PCJump_ID = {{PCPlus_ID[31:28]},{{2'b00,JumpIMM}<<2}}; assign="" pcjr_id="RegRdout1_ID;" if_id_flush="(PCSrc_ID" !="2&#39;b00);//有跳转则清空IF_ID寄存器" regfile="" regfile(clk,~rst,regrdaddr1_id,regrdout1_id,regrdaddr2_id,regrdout2_id,regwtaddr_wb,regwtin_wb,regwrite_wb);="" compare="" compare1(regrdout1_id,regrdout2_id,rscmprt);="" for="" beq,bne="" compare2(regrdout1_id,0,rscmpzero);="" movz,movn,blez,bgtz,bltz,bgez="" hazard="" hazard(rs,rt,regwtaddr_ex,dmemread_ex,pcen,if_id_en,id_ex_flush);="" =="====================IDEX=========================" idex="" idex(="" .clk(~clk),="" .en(1&#39;b1),="" .flush(id_ex_flush="" ||="" rst),="" data="" in="" .pcplus_in(pcplus_id),="" .regrdout1_in(regrdout1_id),="" .regrdout2_in(regrdout2_id),="" .immsignextended_in(immsignextended_id),="" .immzeroextended_in(immzeroextended_id),="" .shamtzeroextended_in(shamtzeroextended_id),="" .rs_in(rs),="" .rt_in(rt),="" .regwtaddr_in(regwtaddr_id),="" out="" .pcplus_out(pcplus_ex),="" .regrdout1_out(regrdout1_ex),="" .regrdout2_out(regrdout2_ex),="" .immsignextended_out(immsignextended_ex),="" .immzeroextended_out(immzeroextended_ex),="" .shamtzeroextended_out(shamtzeroextended_ex),="" .rs_out(rs_ex),="" .rt_out(rt_ex),="" .regwtaddr_out(regwtaddr_ex),="" control="" sign="" .regdst_in(regdst_id),="" .alusrcasel_in(alusrcasel_id),="" .alusrcbsel_in(alusrcbsel_id),="" .alucontrol_in(alucontrol_id),="" .dmemread_in(dmemread_id),="" .dmemwrite_in(dmemwrite_id),="" .dmemtoreg_in(dmemtoreg_id),="" .regwrite_in(regwrite_id),="" .regdst_out(regdst_ex),="" .alusrcasel_out(alusrcasel_ex),="" .alusrcbsel_out(alusrcbsel_ex),="" .alucontrol_out(alucontrol_ex),="" .dmemread_out(dmemread_ex),="" .dmemwrite_out(dmemwrite_ex),="" .dmemtoreg_out(dmemtoreg_ex),="" .regwrite_out(regwrite_ex)="" );="" forward="" forward(rs_ex,rt_ex,regwrite_mem,regwrite_wb,regwtaddr_mem,regwtaddr_wb,regrdout1sel_forward_ex,regrdout2sel_forward_ex);="" mux4="" muxregrdout1fw(regrdout1sel_forward_ex,regrdout1_ex,regwtin_wb,aluresult_mem,0,regrdout1_forward_ex);="" muxregrdout2fw(regrdout2sel_forward_ex,regrdout2_ex,regwtin_wb,aluresult_mem,0,regrdout2_forward_ex);="" mux="" muxalusrca(alusrcasel_ex,regrdout1_forward_ex,shamtzeroextended_ex,alusrca_ex);="" muxalusrcb(alusrcbsel_ex,regrdout2_forward_ex,immsignextended_ex,immzeroextended_ex,0,alusrcb_ex);="" alu="" alu(alusrca_ex,alusrcb_ex,alucontrol_ex,aluresult_ex);="" exmem="" exmem(="" .flush(rst),="" .aluresult_in(aluresult_ex),="" .dmemin_in(regrdout2_forward_ex),="" .regwtaddr_in(regwtaddr_ex),="" .aluresult_out(aluresult_mem),="" .dmemin_out(dmemin_mem),="" .regwtaddr_out(regwtaddr_mem),="" .dmemread_in(dmemread_ex),="" .dmemwrite_in(dmemwrite_ex),="" .dmemtoreg_in(dmemtoreg_ex),="" .regwrite_in(regwrite_ex),="" .dmemread_out(dmemread_mem),="" .dmemwrite_out(dmemwrite_mem),="" .dmemtoreg_out(dmemtoreg_mem),="" .regwrite_out(regwrite_mem)="" dmemaddr_mem="ALUResult_MEM;" dmem="" dmem(clk,dmemwrite_mem,dmemaddr_mem="" &gt;&gt;="" 2,dmemin_mem,dmemout_mem);="" memwb="" memwb(="" .aluresult_in(aluresult_mem),="" .dmemout_in(dmemout_mem),="" .regwtaddr_in(regwtaddr_mem),="" .aluresult_out(aluresult_wb),="" .dmemout_out(dmemout_wb),="" .regwtaddr_out(regwtaddr_wb),="" .dmemtoreg_in(dmemtoreg_mem),="" .regwrite_in(regwrite_mem),="" .dmemtoreg_out(dmemtoreg_wb),="" .regwrite_out(regwrite_wb)="" muxdmemtoreg(dmemtoreg_wb,aluresult_wb,dmemout_wb,regwtin_wb);="" endmodule="" <="" code=""></2}};></code></pre>
<h4 id="alu-v"><a href="#alu-v" class="headerlink" title="alu.v"></a>alu.v</h4><pre><code class="verilog">`define A_NOP 5&#39;d00 //nop
`define A_ADD 5&#39;d01 //signed_add
`define A_SUB 5&#39;d02 //signed_sub
`define A_AND 5&#39;d03 //and
`define A_OR  5&#39;d04 //or
`define A_XOR 5&#39;d05 //xor
`define A_NOR 5&#39;d06 //nor
`define A_ADDU 5&#39;d07 //unsigned_add
`define A_SUBU 5&#39;d08 //unsigned_sub
`define A_SLT 5&#39;d09 //slt
`define A_SLTU 5&#39;d10 //unsigned_slt
`define A_SLL 5&#39;d11 //sll
`define A_SRL 5&#39;d12 //srl
`define A_SRA 5&#39;d13 //sra
`define A_MOV 5&#39;d14 //movz,movn
`define A_LUI 5&#39;d15 //lui
module alu(
    input [31:0] alu_a,//无符号型的，如果有负数，是以补码存储
    input [31:0] alu_b,
    input [4:0] alu_op,
    output reg [31:0] alu_out

    );
    always@(*)
        case (alu_op)
            `A_NOP: alu_out = 0;
            `A_ADD: alu_out = alu_a + alu_b;
            `A_SUB: alu_out = alu_a - alu_b;
            `A_AND: alu_out = alu_a &amp; alu_b;
            `A_OR : alu_out = alu_a | alu_b;
            `A_XOR: alu_out = alu_a ^ alu_b;
            `A_NOR: alu_out = ~(alu_a | alu_b);
            `A_ADDU: alu_out = alu_a + alu_b;
            `A_SUBU: alu_out = alu_a - alu_b;
            `A_SLT: //a&lt;b(signed) return 1 else return 0;
                begin
                    if(alu_a[31] == alu_b[31]) alu_out = (alu_a &lt; alu_b) ? 32&#39;b1 : 32&#39;b0;
//对于不加signed的变量类型，运算和比较视为无符号，但依然可以存储有符号数，这里相当于自行根据首位判断
//首位相等，即同号情况，直接比较，如果同正，后面31位大的，原数就大，如果同负，后面31位（补码）大的，依然是原数大
                    else alu_out = (alu_a[31] &lt; alu_b[31]) ? 32&#39;b0 : 32&#39;b1;
//异号情况，直接比较符号
                end
            `A_SLTU: alu_out = (alu_a &lt; alu_b) ? 32&#39;b1 : 32&#39;b0;
            `A_SLL: alu_out = alu_b &lt;&lt; alu_a;
            `A_SRL: alu_out = alu_b &gt;&gt; alu_a;
            `A_SRA: alu_out = $signed(alu_b) &gt;&gt;&gt; alu_a;
//使用&gt;&gt;&gt;为算术右移，高位补符号，应该注意，如果是无符号数，&gt;&gt;&gt;仍是逻辑右移，故应该$signed
            `A_MOV: alu_out = alu_b;
//原样输出，相当于reg[rt],mov本不需要通过alu，但因为是RType格式，故统一
            `A_LUI: alu_out = alu_b &lt;&lt; 16;
            default: ;
        endcase
endmodule
</code></pre>
<h4 id="regfile-v"><a href="#regfile-v" class="headerlink" title="regfile.v"></a>regfile.v</h4><pre><code class="verilog">module regfile(
    input clk,
    input rst_n,
    input [4:0] rAddr1,//读地址1
    output [31:0] rDout1,//读数据1
    input [4:0] rAddr2,//读地址2
    output [31:0] rDout2,//读数据2
    input [4:0] wAddr,//写地址
    input [31:0] wDin,//写数据
    input wEna//写使能

);
    reg [31:0] data [0:31];
    integer i;
    assign rDout1=data[rAddr1];//读1
    assign rDout2=data[rAddr2];//读2
    always@(posedge clk or negedge rst_n)//写和复位
        if(~rst_n)
        begin
            for(i=0; i&lt;32; i=i+1) data[i]&lt;=0;
        end
        else
        begin
            if(wEna)
                data[wAddr]&lt;=wDin;
        end
endmodule
</code></pre>
<h4 id="dff-v"><a href="#dff-v" class="headerlink" title="dff.v"></a>dff.v</h4><pre><code class="verilog">module dff #(parameter WIDTH = 32) ( //Data Flip-Flop 
    input clk,
    input en,
    input rst,
    input [WIDTH-1:0] datain,
    output reg [WIDTH-1:0] dataout
    );
    always@(posedge clk)
    begin
        if(rst)
            dataout &lt;= 0;
        else if(en)
            dataout &lt;= datain;
    end
endmodule
</code></pre>
<h4 id="mux-v"><a href="#mux-v" class="headerlink" title="mux.v"></a>mux.v</h4><pre><code class="verilog">module mux #(parameter WIDTH = 32)( //2路选择器
    input sel,
    input [WIDTH-1:0] d0,
    input [WIDTH-1:0] d1,
    output [WIDTH-1:0] out
    );
    assign out = (sel == 1&#39;b1 ? d1 : d0);
endmodule
</code></pre>
<h4 id="mux4-v"><a href="#mux4-v" class="headerlink" title="mux4.v"></a>mux4.v</h4><pre><code class="verilog">module mux4 #(parameter WIDTH = 32)( //4路选择器
    input [1:0] sel,
    input [WIDTH-1:0] d0,
    input [WIDTH-1:0] d1,
     input [WIDTH-1:0] d2,
     input [WIDTH-1:0] d3,
    output reg [WIDTH-1:0] out
    );
    always@(*)
        case(sel)
            2&#39;b00: out=d0;
            2&#39;b01: out=d1;
            2&#39;b10: out=d2;
            2&#39;b11: out=d3;
            default:;
        endcase
endmodule
</code></pre>
<h4 id="IFID-v"><a href="#IFID-v" class="headerlink" title="IFID.v"></a>IFID.v</h4><pre><code class="verilog">module IFID(
    input clk,
    input en,
    input flush,
    input [31:0] PCPlus_in,
    input [31:0] IMemout_in,
    output [31:0] PCPlus_out,
    output [31:0] IMemout_out
    );
     dff dff1(clk,en,flush,PCPlus_in,PCPlus_out);
     dff dff2(clk,en,flush,IMemout_in,IMemout_out);
endmodule
</code></pre>
<h4 id="IDEX-v"><a href="#IDEX-v" class="headerlink" title="IDEX.v"></a>IDEX.v</h4><pre><code class="verilog">module IDEX(
    input clk,
    input en,
    input flush,//flush for stall or start
    input [31:0] PCPlus_in,
    input [31:0] RegRdout1_in,
    input [31:0] RegRdout2_in,
    input [31:0] IMMSignExtended_in,
    input [31:0] IMMZeroExtended_in,
    input [31:0] ShamtZeroExtended_in,
    input [4:0] Rs_in,
    input [4:0] Rt_in,
    input [4:0] RegWtaddr_in,
    output [31:0] PCPlus_out,
    output [31:0] RegRdout1_out,
    output [31:0] RegRdout2_out,
    output [31:0] IMMSignExtended_out,
    output [31:0] IMMZeroExtended_out,
    output [31:0] ShamtZeroExtended_out,
    output [4:0] Rs_out,
    output [4:0] Rt_out,
    output [4:0] RegWtaddr_out,
    //control
    input RegDst_in,
    input ALUSrcASel_in,
    input [1:0] ALUSrcBSel_in, 
    input [4:0] ALUControl_in,
    input DMemRead_in,
    input DMemWrite_in,
    input DMemtoReg_in,
    input RegWrite_in,
    output RegDst_out,
    output ALUSrcASel_out,
    output [1:0] ALUSrcBSel_out, 
    output [4:0] ALUControl_out,
    output DMemRead_out,
    output DMemWrite_out,
    output DMemtoReg_out,
    output RegWrite_out
    );
    dff dff1(clk,en,flush,PCPlus_in,PCPlus_out);
    dff dff2(clk,en,flush,RegRdout1_in,RegRdout1_out);
    dff dff3(clk,en,flush,RegRdout2_in,RegRdout2_out);
    dff dff4(clk,en,flush,IMMSignExtended_in,IMMSignExtended_out);
    dff dff5(clk,en,flush,IMMZeroExtended_in,IMMZeroExtended_out);
    dff dff6(clk,en,flush,ShamtZeroExtended_in,ShamtZeroExtended_out);
    dff #(5) dff7(clk,en,flush,Rs_in,Rs_out);
    dff #(5) dff8(clk,en,flush,Rt_in,Rt_out);
    dff #(5) dff9(clk,en,flush,RegWtaddr_in,RegWtaddr_out);

    dff #(1) dff10(clk,en,flush,RegDst_in,RegDst_out);
    dff #(1) dff11(clk,en,flush,ALUSrcASel_in,ALUSrcASel_out);
    dff #(2) dff12(clk,en,flush,ALUSrcBSel_in,ALUSrcBSel_out);  
    dff #(5) dff13(clk,en,flush,ALUControl_in,ALUControl_out);  
    dff #(1) dff14(clk,en,flush,DMemRead_in,DMemRead_out);
    dff #(1) dff15(clk,en,flush,DMemWrite_in,DMemWrite_out);
    dff #(1) dff16(clk,en,flush,DMemtoReg_in,DMemtoReg_out);
    dff #(1) dff17(clk,en,flush,RegWrite_in,RegWrite_out);  
endmodule
</code></pre>
<h4 id="EXMEM-v"><a href="#EXMEM-v" class="headerlink" title="EXMEM.v"></a>EXMEM.v</h4><pre><code class="verilog">module EXMEM(
    input clk,
     input en,
     input flush,
     input [31:0] ALUResult_in,
     input [31:0] DMemin_in,
     input [4:0] RegWtaddr_in,
     output [31:0] ALUResult_out,
     output [31:0] DMemin_out,
     output [4:0] RegWtaddr_out,
     //control
     input DMemRead_in,
     input DMemWrite_in,
     input DMemtoReg_in,
     input RegWrite_in,
     output DMemRead_out,
     output DMemWrite_out,
     output DMemtoReg_out,
     output RegWrite_out
    );
     dff dff1(clk,en,flush,ALUResult_in,ALUResult_out);
     dff dff2(clk,en,flush,DMemin_in,DMemin_out);
     dff #(5) dff3(clk,en,flush,RegWtaddr_in,RegWtaddr_out);

     dff #(1) dff14(clk,en,flush,DMemRead_in,DMemRead_out);
     dff #(1) dff15(clk,en,flush,DMemWrite_in,DMemWrite_out);
     dff #(1) dff16(clk,en,flush,DMemtoReg_in,DMemtoReg_out);
     dff #(1) dff17(clk,en,flush,RegWrite_in,RegWrite_out);

endmodule
</code></pre>
<h4 id="MEMWB-v"><a href="#MEMWB-v" class="headerlink" title="MEMWB.v"></a>MEMWB.v</h4><pre><code class="verilog">module MEMWB(
     input clk,
     input en,
     input flush,
     input [31:0] ALUResult_in,
     input [31:0] DMemout_in,
     input [4:0] RegWtaddr_in,
     output [31:0] ALUResult_out,
     output [31:0] DMemout_out,
     output [4:0] RegWtaddr_out,
     //control
     input DMemtoReg_in,
     input RegWrite_in,
     output DMemtoReg_out,
     output RegWrite_out
    );
     dff dff1(clk,en,flush,ALUResult_in,ALUResult_out);
     dff dff2(clk,en,flush,DMemout_in,DMemout_out);
     dff #(5) dff3(clk,en,flush,RegWtaddr_in,RegWtaddr_out);
     dff #(1) dff16(clk,en,flush,DMemtoReg_in,DMemtoReg_out);
     dff #(1) dff17(clk,en,flush,RegWrite_in,RegWrite_out);
endmodule
</code></pre>
<h4 id="compare-v"><a href="#compare-v" class="headerlink" title="compare.v"></a>compare.v</h4><pre><code class="verilog">`define LESS 2&#39;b00
`define EQUAL 2&#39;b01
`define GREATER 2&#39;b10
module compare(//为了判断分支
     input signed [31:0] a,
     input signed [31:0] b,
     output reg [1:0] res
    );
     always @(*)
        if(a == b) res = 2&#39;b01;
        else if(a &lt; b) res = 2&#39;b00;
        else if(a &gt; b) res = 2&#39;b10;
endmodule
</code></pre>
<h4 id="forward-v"><a href="#forward-v" class="headerlink" title="forward.v"></a>forward.v</h4><pre><code class="verilog">module forward(//前推
    input [4:0] Rs_EX,
    input [4:0] Rt_EX,
    input RegWrite_MEM,
    input RegWrite_WB,
    input [4:0] RegWtaddr_MEM,
    input [4:0] RegWtaddr_WB,
    output reg [1:0] RegRdout1Sel_Forward_EX,
    output reg [1:0] RegRdout2Sel_Forward_EX
    );
    always @(*) begin
        RegRdout1Sel_Forward_EX[0] = RegWrite_WB &amp;&amp; (RegWtaddr_WB != 0) &amp;&amp; (RegWtaddr_MEM != Rs_EX) &amp;&amp; (RegWtaddr_WB == Rs_EX);
        RegRdout1Sel_Forward_EX[1] = RegWrite_MEM &amp;&amp; (RegWtaddr_MEM != 0) &amp;&amp; (RegWtaddr_MEM == Rs_EX);
        RegRdout2Sel_Forward_EX[0] = RegWrite_WB &amp;&amp; (RegWtaddr_WB != 0) &amp;&amp; (RegWtaddr_MEM != Rt_EX) &amp;&amp; (RegWtaddr_WB == Rt_EX);
        RegRdout2Sel_Forward_EX[1] = RegWrite_MEM &amp;&amp; (RegWtaddr_MEM != 0) &amp;&amp; (RegWtaddr_MEM == Rt_EX);  
    end
endmodule
</code></pre>
<h4 id="hazard-v"><a href="#hazard-v" class="headerlink" title="hazard.v"></a>hazard.v</h4><pre><code class="verilog">module hazard(//上一条指令是LW指令且当前指令ID级读的是同一个寄存器,则插入bubble
     input [4:0] Rs_ID,
     input [4:0] Rt_ID, 
     input [4:0] RegWtaddr_EX,
     input DMemRead_EX,
     output PCEn,
     output IF_ID_En,
     output ID_EX_Flush
    );
    assign ID_EX_Flush = ((RegWtaddr_EX == Rs_ID) || (RegWtaddr_EX == Rt_ID)) &amp;&amp; DMemRead_EX;//条件成立则为1，清空
    assign IF_ID_En = ~ID_EX_Flush;//条件成立则为0，保持
    assign PCEn = ~ID_EX_Flush;//条件成立则为0，保持
endmodule
</code></pre>
<h4 id="control-v"><a href="#control-v" class="headerlink" title="control.v"></a>control.v</h4><pre><code class="verilog">module control(
    input clk,rst,
    input [5:0] Op, //instr[31:26]
    input [4:0] Rt, //instr[20:16]

    input [5:0] Funct,//instr[5:0]
    input [1:0] RsCMPRt,
    input [1:0] RsCMPZero,
    output reg [1:0] PCSrc, //0:+4,1:Branch,2:J,3:JR
    //ID
    output reg RegDst,//0:RegWtaddr=rt,1:RegWtaddr=rd
    //EX
    output reg ALUSrcASel,//0:RegRdout1,1:ShamtZeroExtended
    output reg [1:0] ALUSrcBSel, //0:RegRdout2,1:IMMSignExtended,2:IMMZeroExtended
    output reg [4:0] ALUControl,
    //MEM
    output reg DMemRead,//1:En
    output reg DMemWrite,//1:En
    //WB
    output reg DMemtoReg,//0:Aluout,1:DMemout
    output reg RegWrite//1:En
    );

    reg [1:0] tmpsrc;

    always @(*)
    begin
    if(rst) 
        begin
            {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_00},{`A_NOP},{4'b0001}};
        end
    else
        case(Op)
            6&#39;b000000: //R-Type
                case(Funct)
                    //SLL的rs rt rd shamt全0时是nop，本来nop没有对应的
                    6&#39;b000000: //SLL,注意Alu_a来自Shamt的无符号拓展,即ALUSrcASel=1，下面两个同理
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_1_00},{`A_SLL},{4'b0001}};
                    //6&#39;b000001: //MOVCI
                    6&#39;b000010: //SRL
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_1_00},{`A_SRL},{4'b0001}};
                    6&#39;b000011: //SRA
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_1_00},{`A_SRA},{4'b0001}};
                    6&#39;b000100: //SLLV，注意Alu_a来自reg[rs],即ALUSrcASel=0，下面两个同理
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SLL},{4'b0001}};
                    //6&#39;b000101: //*
                    6&#39;b000110: //SRLV
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SRL},{4'b0001}};
                    6&#39;b000111: //SRAV
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SRA},{4'b0001}};
                    6&#39;b001000: //JR
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b11_z_z_zz},{`A_NOP},{4'b00z0}};
                    //6&#39;b001001: //JALR

                    6&#39;b001010: //MOVZ,如果 reg[rs]=0 则 reg[rd]=reg[rt],此时RsCMPZero=01,所以 RegWrite=RsCMPZero[0]
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_MOV},{3'b000},{RsCMPZero[0]}};
                    6&#39;b001011: //MOVN,如果 reg[rs]!=0 则 reg[rd]=reg[rt],此时RsCMPZero=00或10,所以 RegWrite=~RsCMPZero[0]
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_MOV},{3'b000},{~RsCMPZero[0]}};

                    6&#39;b100000: //ADD
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_ADD},{4'b0001}};
                    6&#39;b100001: //ADDU
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_ADDU},{4'b0001}};
                    6&#39;b100010: //SUB
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SUB},{4'b0001}};
                    6&#39;b100011: //SUBU
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SUB},{4'b0001}};
                    6&#39;b100100: //AND
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_AND},{4'b0001}};
                    6&#39;b100101: //OR
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_OR},{4'b0001}};
                    6&#39;b100110: //XOR
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_XOR},{4'b0001}};
                    6&#39;b100111: //NOR
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_NOR},{4'b0001}};

                    6&#39;b101010: //SLT
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SLT},{4'b0001}};
                    6&#39;b101011: //SLTU
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_1_0_00},{`A_SLTU},{4'b0001}};
                endcase
            6&#39;b000001: 
                case(Rt)
                    6&#39;b00000: //BLTZ,Reg[rs]&lt;0则跳转
                    begin
                        if(RsCMPZero == `LESS) tmpsrc = 2&#39;b01; else tmpsrc = 2&#39;b00;
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{tmpsrc},{4'bz_z_zz},{`A_NOP},{4'b00z0}};
                    end
                    6&#39;b00001: //BGEZ,Reg[rs]&gt;=0则跳转
                    begin
                        if(RsCMPZero == `GREATER || RsCMPZero == `EQUAL) tmpsrc = 2&#39;b01; else tmpsrc = 2&#39;b00;
                        {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{tmpsrc},{4'bz_z_zz},{`A_NOP},{4'b00z0}};
                    end
                endcase
            6&#39;b000010: //J,无条件跳转
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b10_z_z_zz},{`A_NOP},{4'b00z0}};
            //6&#39;b000011: //JAL
            6&#39;b000100: //BEQ,Reg[rs]==Reg[rt]则跳转,RsCMPRt=01(==),则PCSrc=01，否则PCSrc=00(不跳转)
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{{1'b0},{RsCMPRt[0]}},{4&#39;bz_z_zz},{`A_NOP},{4&#39;b00z0}};
            6&#39;b000101: //BNE,Reg[rs]!=Reg[rt]则跳转,RsCMPRt=00(&lt;)或10(&gt;),则PCSrc=01，否则PCSrc=00(不跳转)
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{{1'b0},{~RsCMPRt[0]}},{4&#39;bz_z_zz},{`A_NOP},{4&#39;b00z0}};
            6&#39;b000110: //BLEZ,Reg[rs]&lt;=0则跳转
                begin
                if(RsCMPZero == `LESS || RsCMPZero == `EQUAL) tmpsrc = 2&#39;b01; else tmpsrc = 2&#39;b00;
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{tmpsrc},{4'bz_z_zz},{`A_NOP},{4'b00z0}};
                end
            6&#39;b000111: //BGTZ,Reg[rs]&gt;0则跳转
                begin
                if(RsCMPZero == `GREATER) tmpsrc = 2&#39;b01; else tmpsrc = 2&#39;b00;
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{tmpsrc},{4'bz_z_zz},{`A_NOP},{4'b00z0}};
                end
            6&#39;b001000: //ADDI,注意RegDst=0,AluBSrcSel=01(IMMSignExtended),下面三个同理
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_01},{`A_ADD},{4'b0001}};
            6&#39;b001001: //ADDIU
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_01},{`A_ADDU},{4'b0001}};
            6&#39;b001010: //SLTI
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_01},{`A_SLT},{4'b0001}};
            6&#39;b001011: //SLTIU
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_01},{`A_SLTU},{4'b0001}};
            6&#39;b001100: //ANDI,注意RegDst=0,AluBSrcSel=10(IMMZeroExtended),下面三个同理
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_10},{`A_AND},{4'b0001}};
            6&#39;b001101: //ORI
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_10},{`A_OR},{4'b0001}};
            6&#39;b001110: //XORI
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_10},{`A_XOR},{4'b0001}};
            6&#39;b001111: //LUI
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_10},{`A_LUI},{4'b0001}};

            6&#39;b100011: //LW,注意RegDst=0(写到Reg[rt]),AluBSrcSel=01(IMMSignExtended),DMemtoReg=1(来自DMem),
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_0_0_01},{`A_ADD},{4'b1011}};

            6&#39;b101011: //SW,注意RegDst=x(不写Reg),AluBSrcSel=01(IMMSignExtended)
                {{PCSrc},{RegDst},{ALUSrcASel},{ALUSrcBSel},{ALUControl},{DMemRead},{DMemWrite},{DMemtoReg},{RegWrite}}={{6'b00_z_0_01},{`A_ADD},{4'b01z0}};

            default: ;
        endcase     
    end
endmodule
</code></pre>
<h4 id="debounce-v"><a href="#debounce-v" class="headerlink" title="debounce.v"></a>debounce.v</h4><pre><code class="verilog">module debounce(//去抖动
     input clk,
    input in,
    output reg out=0

    );
    reg [31:0] cnt=0;
    always@(posedge clk)
        begin
            if(in!=out)
                begin
                    cnt=cnt+1;

                    if(cnt==100000)
                    begin
                        out=~out;
                        cnt=0;
                    end

                end
            else cnt=0;

        end
endmodule
</code></pre>
<h4 id="seg-v"><a href="#seg-v" class="headerlink" title="seg.v"></a>seg.v</h4><pre><code class="verilog">module seg(
    input clk,
    input rst_n,
    input [31:0] data32,
    output reg [3:0] sel,
    output reg [6:0] segments
    );
    integer clk_25=0;//4位数码管循环显示用
    integer clk_50000000=0;//2hz，移动显示用
    reg [1:0] cnt;
    reg [3:0] cnt2;
    reg [15:0] data16;//data32的16bit
    reg [3:0] data4;//data16的4bit
    reg [3:0] empty;//空白位
    always@(*)//组合逻辑，控制七段数码管
        begin
            if(!rst_n)
                segments = 7&#39;b000_0000;
            else
                case(data4)
                    0: segments =       ~7&#39;b011_1111;//0
                    1: segments =       ~7&#39;b000_0110;//1
                    2: segments =       ~7&#39;b101_1011;//2
                    3: segments =       ~7&#39;b100_1111;//3
                    4: segments =       ~7&#39;b110_0110;//4
                    5: segments =       ~7&#39;b110_1101;//5
                    6: segments =       ~7&#39;b111_1101;//6
                    7: segments =       ~7&#39;b000_0111;//7
                    8: segments =       ~7&#39;b111_1111;//8
                    9: segments =       ~7&#39;b110_1111;//9
                    10:segments =       ~7&#39;b111_0111;//A
                    11:segments =       ~7&#39;b111_1100;//b
                    12:segments =       ~7&#39;b011_1001;//C
                    13:segments =       ~7&#39;b101_1110;//d
                    14:segments =       ~7&#39;b111_1001;//E
                    15:segments =       ~7&#39;b111_0001;//F
                    default: segments = 7&#39;b000_0000; // required
                endcase
        end

    always@(posedge clk)//时序逻辑，产生位选择信号段选择信号
        begin
            //if(!rst_n)
                //cnt = 2&#39;b00;
            //else 
                if(clk_25==400000)
                    begin
                        clk_25=0;
                        cnt = cnt + 2&#39;b01;
                    end
                else
                    clk_25=clk_25+1;

                if(clk_50000000==50000000)//
                    begin
                        clk_50000000=0;
                        cnt2=cnt2+1;
                        if(cnt2==4&#39;b1010) cnt2=4&#39;b0000;
                    end
                else
                    clk_50000000=clk_50000000+1;
            end

    always@(*)//组合逻辑，选择当前显示段
        begin
            case(cnt2)
                4&#39;b0000:begin data16={8&#39;bzzzzzzzz,data32[31:24]}; empty=4&#39;b1100; end
                4&#39;b0001:begin data16={4&#39;bzzzz,data32[31:20]}; empty=4&#39;b1000; end
                4&#39;b0010:begin data16=data32[31:16]; empty=4&#39;b0000; end
                4&#39;b0011:begin data16=data32[27:12]; empty=4&#39;b0000; end
                4&#39;b0100:begin data16=data32[23:8]; empty=4&#39;b0000; end
                4&#39;b0101:begin data16=data32[19:4]; empty=4&#39;b0000; end
                4&#39;b0110:begin data16=data32[15:0]; empty=4&#39;b0000; end
                4&#39;b0111:begin data16={data32[11:0],4&#39;bzzzz}; empty=4&#39;b0001; end
                4&#39;b1000:begin data16={data32[7:0],8&#39;bzzzzzzzz}; empty=4&#39;b0011; end
                4&#39;b1001:begin data16={data32[3:0],8&#39;bzzzzzzzz,data32[31:28]}; empty=4&#39;b0110; end
                default:;
            endcase
        end

    always@(*)//组合逻辑，选择当前显示位
        begin
            case(cnt)
                2&#39;b00:sel=4&#39;b1110 | empty;
                2&#39;b01:sel=4&#39;b1101 | empty;
                2&#39;b10:sel=4&#39;b1011 | empty;
                2&#39;b11:sel=4&#39;b0111 | empty;
                default:sel=4&#39;b1110;
            endcase
        end

    always@(*)//组合逻辑，选择当前显示位的数据
        begin
            case(cnt)
                2&#39;b00:data4=data16[3:0];
                2&#39;b01:data4=data16[7:4];
                2&#39;b10:data4=data16[11:8];
                2&#39;b11:data4=data16[15:12];
                default:data4=16&#39;b0;
            endcase
        end 
endmodule
</code></pre>
<h4 id="test-v"><a href="#test-v" class="headerlink" title="test.v"></a>test.v</h4><pre><code class="verilog">module test;
    // Inputs
    reg clk;
    reg rst;
    // Instantiate the Unit Under Test (UUT)
    top uut (
        .clk(clk), 
        .rst(rst),
    );

    initial begin
        // Initialize Inputs
        clk = 1;

        rst = 0;
        #100;

        rst = 1;

        // Wait 100 ns for global reset to finish
        #100;
        clk=~clk;
        #10;
        clk=~clk;
      rst = 0;

        forever begin
            #10;
            clk=~clk;
        end

        // Add stimulus here
    end

endmodule
</code></pre>

      
    </div>
    
  </div>
  
    
    <div class="copyright">
        <p><span>本文标题:</span><a href="/2018/06/14/cod/lab7_Pipeline-CPU/">计算机组成原理上机实验7 流水线CPU</a></p>
        <p><span>文章作者:</span><a href="/" title="回到主页">Lyncien</a></p>
        <p><span>发布时间:</span>2018-06-14, 00:00:00</p>
        <p><span>最后更新:</span>2019-02-19, 19:09:01</p>
        <p>
            <span>原始链接:</span><a class="post-url" href="/2018/06/14/cod/lab7_Pipeline-CPU/" title="计算机组成原理上机实验7 流水线CPU">https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/</a>
            <span class="copy-path" data-clipboard-text="原文: https://lyncien.github.io/2018/06/14/cod/lab7_Pipeline-CPU/　　作者: Lyncien" title="点击复制文章链接"><i class="fa fa-clipboard"></i></span>
            <script> var clipboard = new Clipboard('.copy-path'); </script>
        </p>
        <p>
            <span>许可协议:</span><i class="fa fa-creative-commons"></i> <a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/4.0/" title="CC BY-NC-SA 4.0 International" target="_blank">"署名-非商用-相同方式共享 4.0"</a> 转载请保留原文链接及作者。
        </p>
    </div>



    <nav id="article-nav">
        
            <div id="article-nav-newer" class="article-nav-title">
                <a href="/2018/10/12/article/USTC_Hackergame2018_8/">
                    USTCHackergame2018之&#34;我是谁&#34;
                </a>
            </div>
        
        
            <div id="article-nav-older" class="article-nav-title">
                <a href="/2018/06/13/article/verilog_signed_and_unsigned/">
                    Verilog中的有符号数与无符号数
                </a>
            </div>
        
    </nav>

  
</article>

    <div id="toc" class="toc-article">
        <strong class="toc-title">文章目录</strong>
        
            <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#实验目的"><span class="toc-text">实验目的</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#设计一个MIPS指令集的CPU，"><span class="toc-text">设计一个MIPS指令集的CPU，</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1、-基本要求："><span class="toc-text">1、    基本要求：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2、-扩展要求"><span class="toc-text">2、    扩展要求</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#实验平台"><span class="toc-text">实验平台</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#EDA工具为ISE14-7，开发板型号为Digilent的Nexys3，FPGA型号为Spartan-6-XC6SLX16-CS324。"><span class="toc-text">EDA工具为ISE14.7，开发板型号为Digilent的Nexys3，FPGA型号为Spartan-6 XC6SLX16-CS324。</span></a></li></ol></li></ol><li class="toc-item toc-level-2"><a class="toc-link" href="#使用部件"><span class="toc-text">使用部件</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#开发板上的开关，7段数码管和按钮。"><span class="toc-text">开发板上的开关，7段数码管和按钮。</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#最终实现功能"><span class="toc-text">最终实现功能</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1、实现五段流水线"><span class="toc-text">1、实现五段流水线</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2、实现完全转发和冒险检测"><span class="toc-text">2、实现完全转发和冒险检测</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#3、实现36条指令"><span class="toc-text">3、实现36条指令</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#4、实现下载并在数码管上动态显示内存"><span class="toc-text">4、实现下载并在数码管上动态显示内存</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#详细设计过程"><span class="toc-text">详细设计过程</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1、-MIPS指令格式"><span class="toc-text">1、    MIPS指令格式</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2、-整体设计"><span class="toc-text">2、    整体设计</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-分为五个流水段IF、ID、EX、MEM、WB。"><span class="toc-text">(1)    分为五个流水段IF、ID、EX、MEM、WB。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-clk上升沿为每段的开始，每段长度为一个clk。"><span class="toc-text">(2)    clk上升沿为每段的开始，每段长度为一个clk。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#3-每段的相关模块可以和clk上升沿同步也可以与clk下降沿同步。"><span class="toc-text">(3)    每段的相关模块可以和clk上升沿同步也可以与clk下降沿同步。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#4-甘特图如下"><span class="toc-text">(4)    甘特图如下</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-详细数据通路图如下"><span class="toc-text">(5)详细数据通路图如下</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3、-各模块设计，主要有以下几个模块"><span class="toc-text">3、    各模块设计，主要有以下几个模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#a-alu模块——算术逻辑单元"><span class="toc-text">a)    alu模块——算术逻辑单元</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#b-regfile模块——寄存器文件"><span class="toc-text">b) regfile模块——寄存器文件</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#c-mux模块和mux4模块——2路和4路选择器"><span class="toc-text">c) mux模块和mux4模块——2路和4路选择器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#d-IP核生成的DMem模块和IMem模块——存放数据段和代码段"><span class="toc-text">d) IP核生成的DMem模块和IMem模块——存放数据段和代码段</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#e-IFID模块——IF段和ID段之间的寄存器"><span class="toc-text">e) IFID模块——IF段和ID段之间的寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#f-IDEX模块——ID段和EX段之间的寄存器"><span class="toc-text">f) IDEX模块——ID段和EX段之间的寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#g-EXMEM模块——EX段和MEM段之间的寄存器"><span class="toc-text">g) EXMEM模块——EX段和MEM段之间的寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#h-MEMWB模块——MEM段和WB段之间的寄存器"><span class="toc-text">h) MEMWB模块——MEM段和WB段之间的寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#i-dff模块——D触发器，用于各个段寄存器"><span class="toc-text">i) dff模块——D触发器，用于各个段寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#j-compare模块——用于分支信号的判断"><span class="toc-text">j) compare模块——用于分支信号的判断</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#k-SignExtended模块——立即数符号扩展"><span class="toc-text">k) SignExtended模块——立即数符号扩展</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#l-ZeroExtended模块——立即数无符号扩展"><span class="toc-text">l) ZeroExtended模块——立即数无符号扩展</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#m-forward模块——旁路前推模块，实现转发"><span class="toc-text">m) forward模块——旁路前推模块，实现转发</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#n-hazard模块——冒险检测模块，实现插入气泡"><span class="toc-text">n) hazard模块——冒险检测模块，实现插入气泡</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#o-control模块——产生控制信号"><span class="toc-text">o) control模块——产生控制信号</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#p-debounce模块——去抖动"><span class="toc-text">p) debounce模块——去抖动</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#q-seg模块——7段数码管"><span class="toc-text">q) seg模块——7段数码管</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#r-top模块——实例化以上模块，连接各个信号"><span class="toc-text">r) top模块——实例化以上模块，连接各个信号</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4、-信号命名规则"><span class="toc-text">4、    信号命名规则</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#（1）-信号名称由几个单词（或其简写）构成，每个单词首字母大写"><span class="toc-text">（1）    信号名称由几个单词（或其简写）构成，每个单词首字母大写</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#（2）-一般先写该信号对应的部件名，然后紧跟操作或接口名。"><span class="toc-text">（2）    一般先写该信号对应的部件名，然后紧跟操作或接口名。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#（3）-如果该信号是另外一个信号的选择信号，则加上Sel后缀。"><span class="toc-text">（3）    如果该信号是另外一个信号的选择信号，则加上Sel后缀。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#（4）-如果该信号涉及在不同段之间传递，则在对应段的信号后加上所在段的名称。"><span class="toc-text">（4）    如果该信号涉及在不同段之间传递，则在对应段的信号后加上所在段的名称。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#（5）-以上面方法命名基本不会引起混淆。"><span class="toc-text">（5）    以上面方法命名基本不会引起混淆。</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5、-DMem和IMem的初始化"><span class="toc-text">5、    DMem和IMem的初始化</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6、-测试的汇编代码"><span class="toc-text">6、    测试的汇编代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#实验结果"><span class="toc-text">实验结果</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#（1）仿真结果"><span class="toc-text">（1）仿真结果</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#（2）下载结果"><span class="toc-text">（2）下载结果</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#附录"><span class="toc-text">附录:</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#一、-编写过程中遇到问题和一些发现"><span class="toc-text">一、    编写过程中遇到问题和一些发现</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1、如果位拼接作为左值，单个变量也要花括号，如"><span class="toc-text">1、如果位拼接作为左值，单个变量也要花括号，如</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2、”-”会严格匹配每一位，比如module内5位数字比较（一个常量，一个input），但外部传入的是3位的，高位自动拓展好像是x，就导致“-”不成立，这是一个不好发现的问题。"><span class="toc-text">2、”==”会严格匹配每一位，比如module内5位数字比较（一个常量，一个input），但外部传入的是3位的，高位自动拓展好像是x，就导致“==”不成立，这是一个不好发现的问题。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#3、仿真遇到高阻态，多半是这个信号不存在，经常是拼写错了，有时候ise检查不出来。"><span class="toc-text">3、仿真遇到高阻态，多半是这个信号不存在，经常是拼写错了，有时候ise检查不出来。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#4、在top里的wire信号，如果通过control模块（或其他模块）进行控制，那么这个信号不能直接在top里赋初值，要到仿真模块里赋值，不然control里改变这个信号的值时，会变成不确定。"><span class="toc-text">4、在top里的wire信号，如果通过control模块（或其他模块）进行控制，那么这个信号不能直接在top里赋初值，要到仿真模块里赋值，不然control里改变这个信号的值时，会变成不确定。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5、在clk边缘用-lt-对某信号进行赋值时，如果同时刻需要对该信号进行判断（如状态机，根据状态以完成对应操作），则判断时信号的值是本次改变前的。（非阻塞赋值的特性体现）"><span class="toc-text">5、在clk边缘用&lt;=对某信号进行赋值时，如果同时刻需要对该信号进行判断（如状态机，根据状态以完成对应操作），则判断时信号的值是本次改变前的。（非阻塞赋值的特性体现）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#6、-srl是逻辑右移，高位直接补零，而sra是算术右移，高位补符号，在Verilog中，既可以自行实现，也可以这样实现"><span class="toc-text">6、 srl是逻辑右移，高位直接补零，而sra是算术右移，高位补符号，在Verilog中，既可以自行实现，也可以这样实现</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#应该注意，-gt-gt-gt-是算术右移，但对于无符号数，高位仍然补0，所以需要用-signed-转为有符号数"><span class="toc-text">应该注意， &gt;&gt;&gt; 是算术右移，但对于无符号数，高位仍然补0，所以需要用$signed()转为有符号数</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#这样写也不行，-gt-gt-不具有算术右移的功能"><span class="toc-text">这样写也不行，&gt;&gt;不具有算术右移的功能</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#7、reset的时候应该把各段寄存器的各信号置0，否则将导致forward，hazard模块输出的值不确定进而使相关的选择信号不确定（比如PCEn不确定，这样一开始就不能更新PC）。"><span class="toc-text">7、reset的时候应该把各段寄存器的各信号置0，否则将导致forward，hazard模块输出的值不确定进而使相关的选择信号不确定（比如PCEn不确定，这样一开始就不能更新PC）。</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#二、-模块源代码"><span class="toc-text">二、    模块源代码</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#top-v"><span class="toc-text">top.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#alu-v"><span class="toc-text">alu.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#regfile-v"><span class="toc-text">regfile.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#dff-v"><span class="toc-text">dff.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#mux-v"><span class="toc-text">mux.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#mux4-v"><span class="toc-text">mux4.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#IFID-v"><span class="toc-text">IFID.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#IDEX-v"><span class="toc-text">IDEX.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#EXMEM-v"><span class="toc-text">EXMEM.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#MEMWB-v"><span class="toc-text">MEMWB.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#compare-v"><span class="toc-text">compare.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#forward-v"><span class="toc-text">forward.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#hazard-v"><span class="toc-text">hazard.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#control-v"><span class="toc-text">control.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#debounce-v"><span class="toc-text">debounce.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#seg-v"><span class="toc-text">seg.v</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#test-v"><span class="toc-text">test.v</span></a></li></ol></li></ol></li>
        
    </div>
    <style>
        .left-col .switch-btn,
        .left-col .switch-area {
            display: none;
        }
        .toc-level-6 i,
        .toc-level-6 ol {
            display: none !important;
        }
    </style>

    <input type="button" id="tocButton" value="隐藏目录" title="点击按钮隐藏或者显示文章目录">

    <script>
        yiliaConfig.toc = ["隐藏目录", "显示目录", !!"false"];
    </script>



    
<div class="share">
    
        <div class="bdsharebuttonbox">
            <a href="#" class="fa fa-twitter bds_twi" data-cmd="twi" title="分享到推特"></a>
            <a href="#" class="fa fa-weibo bds_tsina" data-cmd="tsina" title="分享到新浪微博"></a>
            <a href="#" class="fa fa-qq bds_sqq" data-cmd="sqq" title="分享给 QQ 好友"></a>
            <a href="#" class="fa fa-files-o bds_copy" data-cmd="copy" title="复制网址"></a>
            <a href="#" class="fa fa fa-envelope-o bds_mail" data-cmd="mail" title="通过邮件分享"></a>
            <a href="#" class="fa fa-weixin bds_weixin" data-cmd="weixin" title="生成文章二维码"></a>
            <a href="#" class="fa fa-share-alt bds_more" data-cmd="more"></a>
        </div>
        <script>
            window._bd_share_config={
                "common":{"bdSnsKey":{},"bdText":"计算机组成原理上机实验7 流水线CPU　| Lyncien's homepage　","bdMini":"2","bdMiniList":false,"bdPic":"","bdStyle":"0","bdSize":"24"},"share":{}};with(document)0[(getElementsByTagName('head')[0]||body).appendChild(createElement('script')).src='http://bdimg.share.baidu.com/static/api/js/share.js?v=89860593.js?cdnversion='+~(-new Date()/36e5)];
        </script>
    

    
</div>







    




    <div class="scroll" id="post-nav-button">
        
            <a href="/2018/10/12/article/USTC_Hackergame2018_8/" title="上一篇: USTCHackergame2018之&#34;我是谁&#34;">
                <i class="fa fa-angle-left"></i>
            </a>
        

        <a title="文章列表"><i class="fa fa-bars"></i><i class="fa fa-times"></i></a>

        
            <a href="/2018/06/13/article/verilog_signed_and_unsigned/" title="下一篇: Verilog中的有符号数与无符号数">
                <i class="fa fa-angle-right"></i>
            </a>
        
    </div>

    <ul class="post-list"><li class="post-list-item"><a class="post-list-link" href="/2019/02/25/article/pc_first_problem/">并行计算初探</a></li><li class="post-list-item"><a class="post-list-link" href="/2019/01/17/cp/lab_final/">编译原理课程实验汇报</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/12/10/article/tea_and_health/">茶与健康</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/12/09/alg/lab5/">算法基础上机实验五 图搜索BFS算法及存储优化</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/12/05/mcps/lab_res/">汇编上机资源</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/12/03/mcps/lab4/">汇编上机题4</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/12/02/alg/lab4/">算法基础上机实验四 最佳调度问题</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/11/26/mcps/lab3/">汇编上机题3</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/11/25/alg/lab3/">算法基础上机实验三 最长公共子序列问题</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/11/19/mcps/lab2/">汇编上机题2</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/11/18/alg/lab2/">算法基础上机实验二 红黑树维护算法及其区间树应用</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/11/12/mcps/lab1/">汇编上机题1</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/11/11/alg/lab1/">算法基础上机实验一 求平面上n个顶点的最近点对问题</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/10/27/article/learning_and_forgetting/">学习与遗忘</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/10/15/article/USTC_Hackergame2018_18/">USTC Hackergame2018 之 “加密解密算法”</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/10/12/article/USTC_Hackergame2018_8/">USTCHackergame2018之"我是谁"</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/06/14/cod/lab7_Pipeline-CPU/">计算机组成原理上机实验7 流水线CPU</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/06/13/article/verilog_signed_and_unsigned/">Verilog中的有符号数与无符号数</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/05/23/os/File_System/File System/">操作系统阅读报告：大容量存储器与文件系统</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/05/10/cod/lab6_Multi-CycleCPU/">计算机组成原理上机实验6 多周期CPU</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/05/04/cod/lab5_SingleCycleCPU/">计算机组成原理上机实验5 单周期CPU</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/04/25/os/Process_Communication&Synchronization&Scheduling/Process Communication&Synchronization&Scheduling/">操作系统阅读报告：进程通信与同步、进程调度</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/04/19/cod/lab4_FiniteStateMachine/">计算机组成原理上机实验4 有限状态机</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/03/31/os/Process_Concepts&Operations,Thread/Process Concepts&Operations,Thread/">操作系统阅读报告：进程与线程</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/03/18/os/System_Call/System Call/">操作系统阅读报告：系统调用</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/03/11/os/OS_Summary/OS Summary/">操作系统阅读报告：操作系统概述</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/12/09/ds/lab4_ShortestPaths/">数据结构上机题4 最短路径</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/11/11/ds/lab3_Haffman/">数据结构上机题3 哈夫曼压缩</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/10/29/ds/lab2_Bank/">数据结构上机题2 模拟银行业务办理</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/10/23/ds/lab1_Polynome/">数据结构上机题1 一元稀疏多项式计算</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/08/01/article/A_Expression_Evaluation/">A Expression Evaluation</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/07/14/clp/lab10b/">程序设计II上机实验10B："完美阴阳矩阵"</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/07/13/clp/lab10a/">程序设计II上机实验10A：杀蚂蚁</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/07/12/clp/lab9b/">程序设计II上机实验9B：八数码问题</a></li><li class="post-list-item"><a class="post-list-link" href="/2017/07/11/clp/lab9a/">程序设计II上机实验9A：算24</a></li></ul>




    <script>
        
    </script>
</div>
      <footer id="footer">
    <div class="outer">
        <div id="footer-info">
            <div class="footer-left">
                <i class="fa fa-copyright"></i> 
                2016-2019 Lyncien
            </div>
            <div class="footer-right">
                <a href="http://hexo.io/" target="_blank" title="快速、简洁且高效的博客框架">Hexo</a>  Theme <a href="https://github.com/MOxFIVE/hexo-theme-yelee" target="_blank" title="简而不减 Hexo 双栏博客主题  v3.5">Yelee</a> by MOxFIVE <i class="fa fa-heart animated infinite pulse"></i>
            </div>
        </div>
        
            <div class="visit">
                
                    <span id="busuanzi_container_site_pv" style="display:none">
                        <span id="site-visit" title="本站到访数"><i class="fa fa-user" aria-hidden="true"></i><span id="busuanzi_value_site_uv"></span>
                        </span>
                    </span>
                
                
                    <span>| </span>
                
                
                    <span id="busuanzi_container_page_pv" style="display:none">
                        <span id="page-visit" title="本页阅读量"><i class="fa fa-eye animated infinite pulse" aria-hidden="true"></i><span id="busuanzi_value_page_pv"></span>
                        </span>
                    </span>
                
            </div>
        
    </div>
</footer>
    </div>
    
<script data-main="/js/main.js" src="//cdn.bootcss.com/require.js/2.2.0/require.min.js"></script>

    <script>
        $(document).ready(function() {
            var iPad = window.navigator.userAgent.indexOf('iPad');
            if (iPad > -1 || $(".left-col").css("display") === "none") {
                var bgColorList = ["#9db3f4", "#414141", "#e5a859", "#f5dfc6", "#c084a0", "#847e72", "#cd8390", "#996731"];
                var bgColor = Math.ceil(Math.random() * (bgColorList.length - 1));
                $("body").css({"background-color": bgColorList[bgColor], "background-size": "cover"});
            }
            else {
                var backgroundnum = 1;
                var backgroundimg = "url(/background/bg-x.jpg)".replace(/x/gi, Math.ceil(Math.random() * backgroundnum));
                $("body").css({"background": backgroundimg, "background-attachment": "fixed", "background-size": "cover"});
            }
        })
    </script>





    <script type="text/x-mathjax-config">
MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
        processEscapes: true,
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    }
});

MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
        all[i].SourceElement().parentNode.className += ' has-jax';                 
    }       
});
</script>

<script src="//cdn.bootcss.com/mathjax/2.6.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>


<div class="scroll" id="scroll">
    <a href="#" title="返回顶部"><i class="fa fa-arrow-up"></i></a>
    <a href="#comments" onclick="load$hide();" title="查看评论"><i class="fa fa-comments-o"></i></a>
    <a href="#footer" title="转到底部"><i class="fa fa-arrow-down"></i></a>
</div>
<script>
    // Open in New Window
    
        var oOpenInNew = {
            
            
            
            
            
            
             archives: ".archive-article-title", 
             miniArchives: "a.post-list-link", 
            
             friends: "#js-friends a", 
             socail: ".social a" 
        }
        for (var x in oOpenInNew) {
            $(oOpenInNew[x]).attr("target", "_blank");
        }
    
</script>

<script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js">
</script>
  </div>
</body>
</html>