<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  2199, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 14719, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  4951, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  4862, user inline pragmas are applied</column>
            <column name="">(4) simplification,  4862, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 23408, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  4442, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  4442, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  4442, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  4506, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  4506, loop and instruction simplification</column>
            <column name="">(2) parallelization,  4442, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  6858, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  4938, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  4978, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  5023, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="tiny_autoencoder" col1="autoencoder.cpp:121" col2="2199" col3="4862" col4="4506" col5="4938" col6="5023">
                    <row id="6" col0="compute_encoder" col1="autoencoder.cpp:26" col2="1177" col3="2617" col4="2639" col5="2575" col6="2612">
                        <row id="2" col0="relu" col1="autoencoder.cpp:6" col2="205" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="7" col0="compute_decoder" col1="autoencoder.cpp:87" col2="1003" col3="2233" col4="1559" col5="1543" col6="">
                        <row id="1" col0="sigmoid" col1="autoencoder.cpp:11" col2="477" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

