<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p71" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_71{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_71{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_71{left:656px;bottom:1141px;letter-spacing:-0.14px;}
#t4_71{left:70px;bottom:1083px;letter-spacing:0.12px;}
#t5_71{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_71{left:70px;bottom:1059px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_71{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t8_71{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_71{left:70px;bottom:999px;}
#ta_71{left:96px;bottom:1002px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_71{left:222px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_71{left:96px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_71{left:96px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_71{left:96px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_71{left:70px;bottom:925px;}
#tg_71{left:96px;bottom:929px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#th_71{left:249px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_71{left:96px;bottom:912px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tj_71{left:70px;bottom:886px;}
#tk_71{left:96px;bottom:889px;letter-spacing:-0.19px;word-spacing:-1.02px;}
#tl_71{left:308px;bottom:889px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tm_71{left:96px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tn_71{left:96px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_71{left:724px;bottom:862px;}
#tp_71{left:740px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_71{left:96px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tr_71{left:96px;bottom:822px;letter-spacing:-0.18px;}
#ts_71{left:70px;bottom:795px;}
#tt_71{left:96px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_71{left:250px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_71{left:96px;bottom:782px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#tw_71{left:96px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_71{left:70px;bottom:739px;}
#ty_71{left:96px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tz_71{left:194px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t10_71{left:96px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_71{left:96px;bottom:709px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t12_71{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t13_71{left:70px;bottom:633px;letter-spacing:0.12px;}
#t14_71{left:152px;bottom:633px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_71{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t16_71{left:70px;bottom:593px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t17_71{left:685px;bottom:599px;letter-spacing:-0.03px;}
#t18_71{left:699px;bottom:593px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t19_71{left:70px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1a_71{left:70px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1b_71{left:132px;bottom:566px;letter-spacing:-0.03px;}
#t1c_71{left:145px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_71{left:70px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#t1e_71{left:70px;bottom:518px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1f_71{left:70px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t1g_71{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1h_71{left:70px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1i_71{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_71{left:70px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_71{left:70px;bottom:394px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1l_71{left:70px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1m_71{left:70px;bottom:360px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1n_71{left:267px;bottom:367px;letter-spacing:-0.03px;}
#t1o_71{left:281px;bottom:360px;letter-spacing:-0.11px;}
#t1p_71{left:70px;bottom:302px;letter-spacing:0.13px;}
#t1q_71{left:152px;bottom:302px;letter-spacing:0.16px;}
#t1r_71{left:70px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1s_71{left:769px;bottom:285px;letter-spacing:0.06px;}
#t1t_71{left:788px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.87px;}
#t1u_71{left:70px;bottom:261px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1v_71{left:70px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1w_71{left:70px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1x_71{left:70px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1y_71{left:70px;bottom:186px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1z_71{left:70px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t20_71{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t21_71{left:610px;bottom:159px;}
#t22_71{left:626px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t23_71{left:70px;bottom:136px;letter-spacing:-0.18px;word-spacing:-0.41px;}

.s1_71{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_71{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_71{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_71{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_71{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_71{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_71{font-size:11px;font-family:Verdana_13-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts71" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg71Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg71" style="-webkit-user-select: none;"><object width="935" height="1210" data="71/71.svg" type="image/svg+xml" id="pdf71" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_71" class="t s1_71">Vol. 1 </span><span id="t2_71" class="t s1_71">3-9 </span>
<span id="t3_71" class="t s2_71">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_71" class="t s3_71">3.3.4 </span><span id="t5_71" class="t s3_71">Modes of Operation vs. Memory Model </span>
<span id="t6_71" class="t s4_71">When writing code for an IA-32 or Intel 64 processor, a programmer needs to know the operating mode the </span>
<span id="t7_71" class="t s4_71">processor is going to be in when executing the code and the memory model being used. The relationship between </span>
<span id="t8_71" class="t s4_71">operating modes and memory models is as follows: </span>
<span id="t9_71" class="t s5_71">• </span><span id="ta_71" class="t s6_71">Protected mode </span><span id="tb_71" class="t s4_71">— When in protected mode, the processor can use any of the memory models described in </span>
<span id="tc_71" class="t s4_71">this section. (The real-addressing mode memory model is ordinarily used only when the processor is in the </span>
<span id="td_71" class="t s4_71">virtual-8086 mode.) The memory model used depends on the design of the operating system or executive. </span>
<span id="te_71" class="t s4_71">When multitasking is implemented, individual tasks can use different memory models. </span>
<span id="tf_71" class="t s5_71">• </span><span id="tg_71" class="t s6_71">Real-address mode </span><span id="th_71" class="t s4_71">— When in real-address mode, the processor only supports the real-address mode </span>
<span id="ti_71" class="t s4_71">memory model. </span>
<span id="tj_71" class="t s5_71">• </span><span id="tk_71" class="t s6_71">System management mode </span><span id="tl_71" class="t s4_71">— When in SMM, the processor switches to a separate address space, called the </span>
<span id="tm_71" class="t s4_71">system management RAM (SMRAM). The memory model used to address bytes in this address space is similar </span>
<span id="tn_71" class="t s4_71">to the real-address mode model. See Chapter 32, “System Management Mode,” in the Intel </span>
<span id="to_71" class="t s7_71">® </span>
<span id="tp_71" class="t s4_71">64 and IA-32 </span>
<span id="tq_71" class="t s4_71">Architectures Software Developer’s Manual, Volume 3C, for more information on the memory model used in </span>
<span id="tr_71" class="t s4_71">SMM. </span>
<span id="ts_71" class="t s5_71">• </span><span id="tt_71" class="t s6_71">Compatibility mode </span><span id="tu_71" class="t s4_71">— Software that needs to run in compatibility mode should observe the same memory </span>
<span id="tv_71" class="t s4_71">model as those targeted to run in 32-bit protected mode. The effect of segmentation is the same as it is in 32- </span>
<span id="tw_71" class="t s4_71">bit protected mode semantics. </span>
<span id="tx_71" class="t s5_71">• </span><span id="ty_71" class="t s6_71">64-bit mode </span><span id="tz_71" class="t s4_71">— Segmentation is generally (but not completely) disabled, creating a flat 64-bit linear-address </span>
<span id="t10_71" class="t s4_71">space. Specifically, the processor treats the segment base of CS, DS, ES, and SS as zero in 64-bit mode (this </span>
<span id="t11_71" class="t s4_71">makes a linear address equal an effective address). Segmented and real address modes are not available in 64- </span>
<span id="t12_71" class="t s4_71">bit mode. </span>
<span id="t13_71" class="t s3_71">3.3.5 </span><span id="t14_71" class="t s3_71">32-Bit and 16-Bit Address and Operand Sizes </span>
<span id="t15_71" class="t s4_71">IA-32 processors in protected mode can be configured for 32-bit or 16-bit address and operand sizes. With 32-bit </span>
<span id="t16_71" class="t s4_71">address and operand sizes, the maximum linear address or segment offset is FFFFFFFFH (2 </span>
<span id="t17_71" class="t s7_71">32 </span>
<span id="t18_71" class="t s4_71">-1); operand sizes are </span>
<span id="t19_71" class="t s4_71">typically 8 bits or 32 bits. With 16-bit address and operand sizes, the maximum linear address or segment offset is </span>
<span id="t1a_71" class="t s4_71">FFFFH (2 </span>
<span id="t1b_71" class="t s7_71">16 </span>
<span id="t1c_71" class="t s4_71">-1); operand sizes are typically 8 bits or 16 bits. </span>
<span id="t1d_71" class="t s4_71">When using 32-bit addressing, a logical address (or far pointer) consists of a 16-bit segment selector and a 32-bit </span>
<span id="t1e_71" class="t s4_71">offset; when using 16-bit addressing, an address consists of a 16-bit segment selector and a 16-bit offset. </span>
<span id="t1f_71" class="t s4_71">Instruction prefixes allow temporary overrides of the default address and/or operand sizes from within a program. </span>
<span id="t1g_71" class="t s4_71">When operating in protected mode, the segment descriptor for the currently executing code segment defines the </span>
<span id="t1h_71" class="t s4_71">default address and operand size. A segment descriptor is a system data structure not normally visible to applica- </span>
<span id="t1i_71" class="t s4_71">tion code. Assembler directives allow the default addressing and operand size to be chosen for a program. The </span>
<span id="t1j_71" class="t s4_71">assembler and other tools then set up the segment descriptor for the code segment appropriately. </span>
<span id="t1k_71" class="t s4_71">When operating in real-address mode, the default addressing and operand size is 16 bits. An address-size override </span>
<span id="t1l_71" class="t s4_71">can be used in real-address mode to enable 32-bit addressing. However, the maximum allowable 32-bit linear </span>
<span id="t1m_71" class="t s4_71">address is still 000FFFFFH (2 </span>
<span id="t1n_71" class="t s7_71">20 </span>
<span id="t1o_71" class="t s4_71">-1). </span>
<span id="t1p_71" class="t s3_71">3.3.6 </span><span id="t1q_71" class="t s3_71">Extended Physical Addressing in Protected Mode </span>
<span id="t1r_71" class="t s4_71">Beginning with P6 family processors, the IA-32 architecture supports addressing of up to 64 GBytes (2 </span>
<span id="t1s_71" class="t s7_71">36 </span>
<span id="t1t_71" class="t s4_71">bytes) of </span>
<span id="t1u_71" class="t s4_71">physical memory. A program or task could not address locations in this address space directly. Instead, it </span>
<span id="t1v_71" class="t s4_71">addresses individual linear address spaces of up to 4 GBytes that mapped to 64-GByte physical address space </span>
<span id="t1w_71" class="t s4_71">through a virtual memory management mechanism. Using this mechanism, an operating system can enable a </span>
<span id="t1x_71" class="t s4_71">program to switch 4-GByte linear address spaces within 64-GByte physical address space. </span>
<span id="t1y_71" class="t s4_71">The use of extended physical addressing requires the processor to operate in protected mode and the operating </span>
<span id="t1z_71" class="t s4_71">system to provide a virtual memory management system. See “36-Bit Physical Addressing Using the PAE Paging </span>
<span id="t20_71" class="t s4_71">Mechanism” in Chapter 3, “Protected-Mode Memory Management,” in the Intel </span>
<span id="t21_71" class="t s7_71">® </span>
<span id="t22_71" class="t s4_71">64 and IA-32 Architectures Soft- </span>
<span id="t23_71" class="t s4_71">ware Developer’s Manual, Volume 3A. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
