{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668275727093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668275727097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 17:55:27 2022 " "Processing started: Sat Nov 12 17:55:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668275727097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668275727097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668275727097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668275727308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668275727308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom-behavior " "Found design unit 1: Rom-behavior" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732061 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732061 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668275732061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 16 8 " "Found 16 design units, including 8 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateOr2-logicFunction " "Found design unit 5: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateAnd8-structure " "Found design unit 6: gateAnd8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateXor8-structure " "Found design unit 7: gateXor8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 validOutput-structure " "Found design unit 8: validOutput-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateOr2 " "Found entity 5: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateAnd8 " "Found entity 6: gateAnd8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateXor8 " "Found entity 7: gateXor8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""} { "Info" "ISGN_ENTITY_NAME" "8 validOutput " "Found entity 8: validOutput" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/simpleLogic.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668275732062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668275732062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control " "Elaborating entity \"Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668275732090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:cMem " "Elaborating entity \"Rom\" for hierarchy \"Rom:cMem\"" {  } { { "Control.vhd" "cMem" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668275732093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"gateNand2:nad1\"" {  } { { "Control.vhd" "nad1" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668275732103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"gateNor2:nord\"" {  } { { "Control.vhd" "nord" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668275732113 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Rom:cMem\|prog " "RAM logic \"Rom:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "Control.vhd" "prog" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668275732308 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668275732308 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 8 0 1 1 " "2 out of 8 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 7 " "Addresses ranging from 6 to 7 are not initialized" {  } { { "C:/Users/win10/Github/AAD-Project1/Encoder/db/Control.ram0_Rom_15fa0.hdl.mif" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/db/Control.ram0_Rom_15fa0.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1668275732308 ""}  } { { "C:/Users/win10/Github/AAD-Project1/Encoder/db/Control.ram0_Rom_15fa0.hdl.mif" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/db/Control.ram0_Rom_15fa0.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1668275732308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668275732460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668275732696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668275732696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668275732785 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668275732785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668275732785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668275732785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668275732798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 17:55:32 2022 " "Processing ended: Sat Nov 12 17:55:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668275732798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668275732798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668275732798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668275732798 ""}
