{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662392464820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662392464826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 23:41:04 2022 " "Processing started: Mon Sep 05 23:41:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662392464826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392464826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392464826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662392465186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662392465186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjust_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adjust_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adjust_module " "Found entity 1: Adjust_module" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jitter_elimination_module.v 1 1 " "Found 1 design units, including 1 entities, in source file jitter_elimination_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jitter_Elimination_module " "Found entity 1: Jitter_Elimination_module" {  } { { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Jitter_Elimination_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generate_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generate_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generate_module " "Found entity 1: PWM_Generate_module" {  } { { "PWM_Generate_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM_Generate_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_module " "Found entity 1: Display_module" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662392475840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adjust_module Adjust_module:U1 " "Elaborating entity \"Adjust_module\" for hierarchy \"Adjust_module:U1\"" {  } { { "PWM.v" "U1" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475843 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Duty Adjust_module.v(22) " "Verilog HDL Always Construct warning at Adjust_module.v(22): inferring latch(es) for variable \"Duty\", which holds its previous value in one or more paths through the always construct" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_P Adjust_module.v(48) " "Verilog HDL Always Construct warning at Adjust_module.v(48): inferring latch(es) for variable \"Count_P\", which holds its previous value in one or more paths through the always construct" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[0\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[0\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[1\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[1\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[2\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[2\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[3\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[3\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duty\[0\] Adjust_module.v(22) " "Inferred latch for \"Duty\[0\]\" at Adjust_module.v(22)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jitter_Elimination_module Adjust_module:U1\|Jitter_Elimination_module:U1 " "Elaborating entity \"Jitter_Elimination_module\" for hierarchy \"Adjust_module:U1\|Jitter_Elimination_module:U1\"" {  } { { "Adjust_module.v" "U1" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Jitter_Elimination_module.v(24) " "Verilog HDL assignment warning at Jitter_Elimination_module.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Jitter_Elimination_module.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475846 "|PWM|Adjust_module:U1|Jitter_Elimination_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generate_module PWM_Generate_module:U2 " "Elaborating entity \"PWM_Generate_module\" for hierarchy \"PWM_Generate_module:U2\"" {  } { { "PWM.v" "U2" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(11) " "Verilog HDL assignment warning at PWM_Generate_module.v(11): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM_Generate_module.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475851 "|PWM|PWM_Generate_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(20) " "Verilog HDL assignment warning at PWM_Generate_module.v(20): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM_Generate_module.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475851 "|PWM|PWM_Generate_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_module Display_module:U3 " "Elaborating entity \"Display_module\" for hierarchy \"Display_module:U3\"" {  } { { "PWM.v" "U3" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_module.v(36) " "Verilog HDL assignment warning at Display_module.v(36): truncated value with size 32 to match size of target (2)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475853 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Display_module.v(39) " "Verilog HDL assignment warning at Display_module.v(39): truncated value with size 32 to match size of target (8)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475853 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DigOutA Display_module.v(42) " "Verilog HDL Always Construct warning at Display_module.v(42): inferring latch(es) for variable \"DigOutA\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DigOutB Display_module.v(42) " "Verilog HDL Always Construct warning at Display_module.v(42): inferring latch(es) for variable \"DigOutB\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(63) " "Verilog HDL Always Construct warning at Display_module.v(63): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(63) " "Verilog HDL Always Construct warning at Display_module.v(63): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(65) " "Verilog HDL Always Construct warning at Display_module.v(65): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display_module.v(65) " "Verilog HDL assignment warning at Display_module.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(66) " "Verilog HDL Always Construct warning at Display_module.v(66): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display_module.v(66) " "Verilog HDL assignment warning at Display_module.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(68) " "Verilog HDL Always Construct warning at Display_module.v(68): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Display_module.v(68) " "Verilog HDL assignment warning at Display_module.v(68): truncated value with size 32 to match size of target (5)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(72) " "Verilog HDL Always Construct warning at Display_module.v(72): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(72) " "Verilog HDL Always Construct warning at Display_module.v(72): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(74) " "Verilog HDL Always Construct warning at Display_module.v(74): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(75) " "Verilog HDL Always Construct warning at Display_module.v(75): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(77) " "Verilog HDL Always Construct warning at Display_module.v(77): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(78) " "Verilog HDL Always Construct warning at Display_module.v(78): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(79) " "Verilog HDL Always Construct warning at Display_module.v(79): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(80) " "Verilog HDL Always Construct warning at Display_module.v(80): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(76) " "Verilog HDL Case Statement warning at Display_module.v(76): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(76) " "Verilog HDL Case Statement information at Display_module.v(76): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(83) " "Verilog HDL Always Construct warning at Display_module.v(83): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(83) " "Verilog HDL Always Construct warning at Display_module.v(83): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(85) " "Verilog HDL Always Construct warning at Display_module.v(85): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(86) " "Verilog HDL Always Construct warning at Display_module.v(86): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(88) " "Verilog HDL Always Construct warning at Display_module.v(88): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(89) " "Verilog HDL Always Construct warning at Display_module.v(89): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(90) " "Verilog HDL Always Construct warning at Display_module.v(90): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(91) " "Verilog HDL Always Construct warning at Display_module.v(91): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(87) " "Verilog HDL Case Statement warning at Display_module.v(87): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(87) " "Verilog HDL Case Statement information at Display_module.v(87): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(101) " "Verilog HDL Case Statement warning at Display_module.v(101): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SingleNum Display_module.v(61) " "Verilog HDL Always Construct warning at Display_module.v(61): inferring latch(es) for variable \"SingleNum\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475857 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Digitron_Out Display_module.v(61) " "Verilog HDL Always Construct warning at Display_module.v(61): inferring latch(es) for variable \"W_Digitron_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475857 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[0\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[0\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[1\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[1\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[2\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[2\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[3\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[3\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[4\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[4\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[5\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[5\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[6\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[6\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[7\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[7\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[0\] Display_module.v(72) " "Inferred latch for \"SingleNum\[0\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[1\] Display_module.v(72) " "Inferred latch for \"SingleNum\[1\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[2\] Display_module.v(72) " "Inferred latch for \"SingleNum\[2\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[3\] Display_module.v(72) " "Inferred latch for \"SingleNum\[3\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[4\] Display_module.v(72) " "Inferred latch for \"SingleNum\[4\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[0\] Display_module.v(42) " "Inferred latch for \"DigOutB\[0\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[1\] Display_module.v(42) " "Inferred latch for \"DigOutB\[1\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[2\] Display_module.v(42) " "Inferred latch for \"DigOutB\[2\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[3\] Display_module.v(42) " "Inferred latch for \"DigOutB\[3\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[0\] Display_module.v(42) " "Inferred latch for \"DigOutA\[0\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[1\] Display_module.v(42) " "Inferred latch for \"DigOutA\[1\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[2\] Display_module.v(42) " "Inferred latch for \"DigOutA\[2\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[3\] Display_module.v(42) " "Inferred latch for \"DigOutA\[3\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[3\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[3\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Display_module.v(42) " "Constant driver at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[2\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[2\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[1\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[1\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[0\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[0\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[3\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[3\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[2\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[2\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[1\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[1\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[0\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[0\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Display_module:U3 " "Can't elaborate user hierarchy \"Display_module:U3\"" {  } { { "PWM.v" "U3" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662392475914 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 05 23:41:15 2022 " "Processing ended: Mon Sep 05 23:41:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662392475914 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662392475914 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662392475914 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475914 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392476555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662392464820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662392464826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 23:41:04 2022 " "Processing started: Mon Sep 05 23:41:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662392464826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392464826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392464826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662392465186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662392465186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjust_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adjust_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adjust_module " "Found entity 1: Adjust_module" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jitter_elimination_module.v 1 1 " "Found 1 design units, including 1 entities, in source file jitter_elimination_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jitter_Elimination_module " "Found entity 1: Jitter_Elimination_module" {  } { { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Jitter_Elimination_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generate_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generate_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generate_module " "Found entity 1: PWM_Generate_module" {  } { { "PWM_Generate_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM_Generate_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_module " "Found entity 1: Display_module" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662392475786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662392475840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adjust_module Adjust_module:U1 " "Elaborating entity \"Adjust_module\" for hierarchy \"Adjust_module:U1\"" {  } { { "PWM.v" "U1" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475843 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Duty Adjust_module.v(22) " "Verilog HDL Always Construct warning at Adjust_module.v(22): inferring latch(es) for variable \"Duty\", which holds its previous value in one or more paths through the always construct" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_P Adjust_module.v(48) " "Verilog HDL Always Construct warning at Adjust_module.v(48): inferring latch(es) for variable \"Count_P\", which holds its previous value in one or more paths through the always construct" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[0\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[0\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[1\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[1\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[2\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[2\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[3\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[3\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duty\[0\] Adjust_module.v(22) " "Inferred latch for \"Duty\[0\]\" at Adjust_module.v(22)" {  } { { "Adjust_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475844 "|PWM|Adjust_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jitter_Elimination_module Adjust_module:U1\|Jitter_Elimination_module:U1 " "Elaborating entity \"Jitter_Elimination_module\" for hierarchy \"Adjust_module:U1\|Jitter_Elimination_module:U1\"" {  } { { "Adjust_module.v" "U1" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Adjust_module.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Jitter_Elimination_module.v(24) " "Verilog HDL assignment warning at Jitter_Elimination_module.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Jitter_Elimination_module.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475846 "|PWM|Adjust_module:U1|Jitter_Elimination_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generate_module PWM_Generate_module:U2 " "Elaborating entity \"PWM_Generate_module\" for hierarchy \"PWM_Generate_module:U2\"" {  } { { "PWM.v" "U2" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(11) " "Verilog HDL assignment warning at PWM_Generate_module.v(11): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM_Generate_module.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475851 "|PWM|PWM_Generate_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(20) " "Verilog HDL assignment warning at PWM_Generate_module.v(20): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM_Generate_module.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475851 "|PWM|PWM_Generate_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_module Display_module:U3 " "Elaborating entity \"Display_module\" for hierarchy \"Display_module:U3\"" {  } { { "PWM.v" "U3" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_module.v(36) " "Verilog HDL assignment warning at Display_module.v(36): truncated value with size 32 to match size of target (2)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475853 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Display_module.v(39) " "Verilog HDL assignment warning at Display_module.v(39): truncated value with size 32 to match size of target (8)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475853 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DigOutA Display_module.v(42) " "Verilog HDL Always Construct warning at Display_module.v(42): inferring latch(es) for variable \"DigOutA\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DigOutB Display_module.v(42) " "Verilog HDL Always Construct warning at Display_module.v(42): inferring latch(es) for variable \"DigOutB\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(63) " "Verilog HDL Always Construct warning at Display_module.v(63): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(63) " "Verilog HDL Always Construct warning at Display_module.v(63): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(65) " "Verilog HDL Always Construct warning at Display_module.v(65): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display_module.v(65) " "Verilog HDL assignment warning at Display_module.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(66) " "Verilog HDL Always Construct warning at Display_module.v(66): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display_module.v(66) " "Verilog HDL assignment warning at Display_module.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(68) " "Verilog HDL Always Construct warning at Display_module.v(68): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Display_module.v(68) " "Verilog HDL assignment warning at Display_module.v(68): truncated value with size 32 to match size of target (5)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(72) " "Verilog HDL Always Construct warning at Display_module.v(72): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(72) " "Verilog HDL Always Construct warning at Display_module.v(72): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475854 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(74) " "Verilog HDL Always Construct warning at Display_module.v(74): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(75) " "Verilog HDL Always Construct warning at Display_module.v(75): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(77) " "Verilog HDL Always Construct warning at Display_module.v(77): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(78) " "Verilog HDL Always Construct warning at Display_module.v(78): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(79) " "Verilog HDL Always Construct warning at Display_module.v(79): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(80) " "Verilog HDL Always Construct warning at Display_module.v(80): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(76) " "Verilog HDL Case Statement warning at Display_module.v(76): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(76) " "Verilog HDL Case Statement information at Display_module.v(76): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(83) " "Verilog HDL Always Construct warning at Display_module.v(83): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(83) " "Verilog HDL Always Construct warning at Display_module.v(83): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(85) " "Verilog HDL Always Construct warning at Display_module.v(85): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(86) " "Verilog HDL Always Construct warning at Display_module.v(86): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(88) " "Verilog HDL Always Construct warning at Display_module.v(88): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(89) " "Verilog HDL Always Construct warning at Display_module.v(89): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475855 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(90) " "Verilog HDL Always Construct warning at Display_module.v(90): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(91) " "Verilog HDL Always Construct warning at Display_module.v(91): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(87) " "Verilog HDL Case Statement warning at Display_module.v(87): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(87) " "Verilog HDL Case Statement information at Display_module.v(87): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(101) " "Verilog HDL Case Statement warning at Display_module.v(101): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662392475856 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SingleNum Display_module.v(61) " "Verilog HDL Always Construct warning at Display_module.v(61): inferring latch(es) for variable \"SingleNum\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475857 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Digitron_Out Display_module.v(61) " "Verilog HDL Always Construct warning at Display_module.v(61): inferring latch(es) for variable \"W_Digitron_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662392475857 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[0\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[0\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[1\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[1\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[2\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[2\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[3\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[3\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[4\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[4\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[5\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[5\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[6\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[6\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[7\] Display_module.v(61) " "Inferred latch for \"W_Digitron_Out\[7\]\" at Display_module.v(61)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[0\] Display_module.v(72) " "Inferred latch for \"SingleNum\[0\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[1\] Display_module.v(72) " "Inferred latch for \"SingleNum\[1\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475858 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[2\] Display_module.v(72) " "Inferred latch for \"SingleNum\[2\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[3\] Display_module.v(72) " "Inferred latch for \"SingleNum\[3\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[4\] Display_module.v(72) " "Inferred latch for \"SingleNum\[4\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[0\] Display_module.v(42) " "Inferred latch for \"DigOutB\[0\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[1\] Display_module.v(42) " "Inferred latch for \"DigOutB\[1\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[2\] Display_module.v(42) " "Inferred latch for \"DigOutB\[2\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutB\[3\] Display_module.v(42) " "Inferred latch for \"DigOutB\[3\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[0\] Display_module.v(42) " "Inferred latch for \"DigOutA\[0\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[1\] Display_module.v(42) " "Inferred latch for \"DigOutA\[1\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[2\] Display_module.v(42) " "Inferred latch for \"DigOutA\[2\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DigOutA\[3\] Display_module.v(42) " "Inferred latch for \"DigOutA\[3\]\" at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475859 "|PWM|Display_module:U3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[3\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[3\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Display_module.v(42) " "Constant driver at Display_module.v(42)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 42 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[2\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[2\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[1\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[1\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutA\[0\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutA\[0\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[3\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[3\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[2\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[2\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[1\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[1\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DigOutB\[0\] Display_module.v(72) " "Can't resolve multiple constant drivers for net \"DigOutB\[0\]\" at Display_module.v(72)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/Display_module.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475862 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Display_module:U3 " "Can't elaborate user hierarchy \"Display_module:U3\"" {  } { { "PWM.v" "U3" { Text "C:/Users/DELL/Desktop/FPGA/code/14 PWM/PWM.v" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662392475863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662392475914 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 05 23:41:15 2022 " "Processing ended: Mon Sep 05 23:41:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662392475914 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662392475914 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662392475914 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662392475914 ""}
