Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  1 11:43:58 2019
| Host         : Laszlo-LPT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file img_proc_hw_wrapper_control_sets_placed.rpt
| Design       : img_proc_hw_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   171 |
| Unused register locations in slices containing registers |   526 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            3 |
|      4 |           14 |
|      5 |           16 |
|      6 |            8 |
|      8 |           19 |
|      9 |            4 |
|     10 |            3 |
|     12 |            7 |
|     13 |            1 |
|     14 |            2 |
|     15 |            1 |
|    16+ |           84 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             202 |           88 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             249 |          119 |
| Yes          | No                    | No                     |            2175 |          556 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1232 |          305 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                              Enable Signal                                                                                             |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                               |                                                                                                                                                          |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                             | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                          |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                          |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                    |                                                                                                                                                          |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                            |                                                                                                                                                          |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_1                                                                                                              | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                           |                3 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                         | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                3 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                      |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                           | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                          |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                      |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                   |                4 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                          |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                          |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_3[0]                                                                                                           | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                          |                3 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_s_axi_U/waddr                                                                                                                                         |                                                                                                                                                          |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_s_axi_U/ar_hs                                                                                                                                         | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_s_axi_U/rdata_data[7]_i_1_n_1                                                                           |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                        | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                       | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                               | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                      |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                          |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq79_out                                                                                                 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                 |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/wrreq                                                                                                        | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                  |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                         |                                                                                                                                                          |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | img_proc_hw_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt[7]_i_1_n_1                                                                                          | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                            | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[9]_0[0]                                                 |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                          |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_67_in                                                                                                     | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                 |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                   | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                  |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                          | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                 |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                     |                                                                                                                                                          |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                     |                                                                                                                                                          |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                           |                                                                                                                                                          |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rctl/push                                                                                                                       |                                                                                                                                                          |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                          | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[11]_0[0]                                                |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                          |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                  | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                    |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                        |                                                                                                                                                          |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                        | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                 |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                          |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                          |                4 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1_n_1                                                                                         | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                      | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                4 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q[11]_i_1_n_1                                                                                                | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                   | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                3 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                  | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                4 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_27_in                                                                                                      | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                  |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_87_in                                                                                                     | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                 |                2 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                            |                6 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                            |                7 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                          |                4 |             13 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                          |                2 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                   |                                                                                                                                                          |                2 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                            |                                                                                                                                                          |                7 |             15 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                          |                3 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1[0]                                                                                              | img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/i_0_i_i_reg_90_0                                                                                           |                3 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/ap_CS_fsm_state2                                                                                                                                         |                                                                                                                                                          |                5 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                     | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             17 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                               |                                                                                                                                                          |                8 |             17 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/invalid_len_event_reg[0]                                                                                                   | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                3 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_last_d[3]_i_1_n_0                                                            |                                                                                                                                                          |                8 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                      | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                4 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                             |                                                                                                                                                          |                9 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                  |                                                                                                                                                          |               11 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_s_axi_U/ar_hs                                                                                                                                         |                                                                                                                                                          |                8 |             27 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                          |                6 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                          |                8 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                          |                7 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                          |                7 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_27_in                                                                                                      | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             30 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_87_in                                                                                                     | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             31 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                        | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                      |                                                                                                                                                          |               10 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_s_axi_U/p_0_in11_out                                                                                                                                  |                                                                                                                                                          |                6 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                     |                                                                                                                                                          |               11 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                          |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/E[0]                                                                                                                                                     |                                                                                                                                                          |                6 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_s_axi_U/p_0_in13_out                                                                                                                                  |                                                                                                                                                          |                4 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                      |                                                                                                                                                          |                5 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                       | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                          |               13 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                       |                                                                                                                                                          |                5 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                          |               12 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                       | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg                                                                                            | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0                                                                                         | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/wrreq                                                                                                        | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                7 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq79_out                                                                                                 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                              |               10 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                          |               14 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                           |                                                                                                                                                          |               10 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                            |                                                                                                                                                          |                7 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                          |                5 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                             |                                                                                                                                                          |               11 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                          |                6 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                               |                                                                                                                                                          |               11 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                          |                8 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                          |                8 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                          |                7 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                          |                9 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                |                                                                                                                                                          |               10 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                               |                                                                                                                                                          |               10 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                          |               12 |             38 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                          |                9 |             38 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                          |                7 |             38 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                          |               10 |             38 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/ap_CS_fsm_reg[10]_0[0]                                                                                                                                   |                                                                                                                                                          |                9 |             40 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/push                                                                                                                      | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |                8 |             41 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |               20 |             42 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                          |               11 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                          |                9 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                          |               10 |             49 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                          |               12 |             49 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                          |               10 |             49 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                          |               10 |             49 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                          |               12 |             53 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |               25 |             54 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                          |               13 |             54 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                          |               21 |             58 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                          |               20 |             63 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_1840                                                                                                                                   |                                                                                                                                                          |               16 |             64 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/ap_NS_fsm111_out                                                                                                                                         |                                                                                                                                                          |               13 |             64 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                          |               15 |             67 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                          |               14 |             67 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               14 |             68 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               16 |             73 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                          |               16 |             73 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                          |               15 |             73 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_rreq                                                                                                    | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |               16 |             74 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               16 |             75 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/rdreq88_out                                                                                                               | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |               18 |             77 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               15 |             78 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                          |               12 |             96 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                          |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                          |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                          |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                       |               50 |            112 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        |                                                                                                                                                          |               90 |            204 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


