/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BLK_CTRL_NS_AONMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file BLK_CTRL_NS_AONMIX.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for BLK_CTRL_NS_AONMIX
 *
 * CMSIS Peripheral Access Layer for BLK_CTRL_NS_AONMIX
 */

#if !defined(BLK_CTRL_NS_AONMIX_H_)
#define BLK_CTRL_NS_AONMIX_H_                    /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_NS_AONMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_NS_AONMIX_Peripheral_Access_Layer BLK_CTRL_NS_AONMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_NS_AONMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t GPC_CFG;                           /**< GPC CORE SLEEP Request Select, offset: 0x0 */
  __IO uint32_t UPPER_ADDR;                        /**< UPPER ADDR BITS[35:32], offset: 0x4 */
  __IO uint32_t IPG_DEBUG_CM33;                    /**< IPG DEBUG MASK BIT for CM33, offset: 0x8 */
  __IO uint32_t IPG_DEBUG_CA55C0;                  /**< IPG DEBUG MASK BIT CA55 CORE0, offset: 0xC */
  __IO uint32_t IPG_DEBUG_CA55C1;                  /**< IPG DEBUG MASK BIT CA55 CORE1, offset: 0x10 */
  __IO uint32_t IPG_DEBUG_CA55C2;                  /**< IPG DEBUG MASK BIT CA55 CORE2, offset: 0x14 */
  __IO uint32_t IPG_DEBUG_CA55C3;                  /**< IPG DEBUG MASK BIT CA55 CORE3, offset: 0x18 */
  __IO uint32_t IPG_DEBUG_CM7_1;                   /**< IPG DEBUG MASK BIT CM7_1, offset: 0x1C */
  __IO uint32_t IPG_DEBUG_CM33_SYNC;               /**< IPG DEBUG MASK BIT CM33_SYNC, offset: 0x20 */
  __IO uint32_t IPG_DEBUG_CM7;                     /**< IPG DEBUG MASK BIT for cm7, offset: 0x24 */
  __I  uint32_t FUSE_ACC_DIS;                      /**< Fuse access-disable, offset: 0x28 */
  __IO uint32_t GPT_MUX_SEL;                       /**< GPT mux select, offset: 0x2C */
  __I  uint32_t OCOTP_FUSE_DATA0;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_0, offset: 0x30 */
  __I  uint32_t OCOTP_FUSE_DATA1;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_1, offset: 0x34 */
  __I  uint32_t OCOTP_FUSE_DATA2;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_2, offset: 0x38 */
  __I  uint32_t OCOTP_FUSE_DATA3;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_3, offset: 0x3C */
  __I  uint32_t OCOTP_FUSE_DATA4;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_4, offset: 0x40 */
  __I  uint32_t OCOTP_FUSE_DATA5;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_5, offset: 0x44 */
  __I  uint32_t OCOTP_FUSE_DATA6;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_6, offset: 0x48 */
  __I  uint32_t OCOTP_FUSE_DATA7;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_7, offset: 0x4C */
  __I  uint32_t OCOTP_FUSE_DATA8;                  /**< Read-only version of OCOTP fusedata_mem_trim_cfg0, offset: 0x50 */
  __I  uint32_t OCOTP_FUSE_DATA9;                  /**< Read-only version of OCOTP fusedata_mem_trim_cfg1, offset: 0x54 */
  __I  uint32_t OCOTP_FUSE_DATA10;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg2, offset: 0x58 */
  __I  uint32_t OCOTP_FUSE_DATA11;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg3, offset: 0x5C */
  __I  uint32_t OCOTP_FUSE_DATA12;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg4, offset: 0x60 */
  __I  uint32_t OCOTP_FUSE_DATA13;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg5, offset: 0x64 */
  __I  uint32_t OCOTP_FUSE_DATA14;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg6, offset: 0x68 */
  __I  uint32_t OCOTP_FUSE_DATA15;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg7, offset: 0x6C */
  __IO uint32_t I3C1_WAKEUP;                       /**< I3C1 WAKEUPX CLR, offset: 0x70 */
  __I  uint32_t OCOTP_STATUS;                      /**< OCOTP status register, offset: 0x74 */
  __IO uint32_t PDM_CLK_SEL;                       /**< PDM clock selection register, offset: 0x78 */
  __IO uint32_t I3C1_SDA_IRQ;                      /**< I3C1 SDA IRQ CONTROL BIT, offset: 0x7C */
  __IO uint32_t SSI;                               /**< SSI master low power mode control, offset: 0x80 */
  __I  uint32_t FASTBOOT_ENABLE;                   /**< fastboot enable, offset: 0x84 */
  __IO uint32_t MQS_SETTINGS;                      /**< MQS settings, offset: 0x88 */
  __I  uint32_t SENTINEL_FW_PRESENT;               /**< ELE_FW_PRESENT, offset: 0x8C */
  __I  uint32_t AOMIX_SPARE_FUSE;                  /**< Spare fuse register, offset: 0x90 */
  __IO uint32_t IPG_STOP_CTL;                      /**< IPG_STOP control, offset: 0x94 */
  __I  uint32_t IPG_STOP_ACK_STATUS;               /**< IPG_STOP_ACK status, offset: 0x98 */
  __IO uint32_t AONMIX_MISC;                       /**< AONMIX_MISC, offset: 0x9C */
  __IO uint32_t QREQ_N;                            /**< QREQ_N control, offset: 0xA0 */
  __IO uint32_t SAI_MCLK;                          /**< SAI1 MCLK control register, offset: 0xA4 */
  __I  uint32_t QACTIVE;                           /**< QACTIVE status, offset: 0xA8 */
  __I  uint32_t QDENY;                             /**< QDENY status, offset: 0xAC */
  __I  uint32_t QACCEPT_N;                         /**< QACCEPT_N status, offset: 0xB0 */
  __IO uint32_t ADC_TRIG;                          /**< ADC trigger, offset: 0xB4 */
  __IO uint32_t FORCE_ON_OFF;                      /**< force_on_off and force_on_off_sel for IPCs, offset: 0xB8 */
  __IO uint32_t FORCE_ON_OFF_1;                    /**< force_on_off and force_on_off_sel for IPCs, offset: 0xBC */
  __IO uint32_t FORCE_ON_OFF_2;                    /**< force_on_off and force_on_off_sel for IPCs, offset: 0xC0 */
  __IO uint32_t ECC_ERROR;                         /**< ECC error clear and enable, offset: 0xC4 */
  __IO uint32_t FORCE_ON_OFF_3;                    /**< force_on_off and force_on_off_sel for IPCs, offset: 0xC8 */
  __IO uint32_t FORCE_ON_OFF_4;                    /**< force_on_off and force_on_off_sel for IPCs, offset: 0xCC */
  __IO uint32_t FORCE_ON_OFF_5;                    /**< force_on_off and force_on_off_sel for IPCs, offset: 0xD0 */
} BLK_CTRL_NS_AONMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_NS_AONMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_NS_AONMIX_Register_Masks BLK_CTRL_NS_AONMIX Register Masks
 * @{
 */

/*! @name GPC_CFG - GPC CORE SLEEP Request Select */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_SHIFT (0U)
/*! M33_SLEEP_SEL - M33 SLEEP Request Select
 *  0b0..Select SLEEPING as request source
 *  0b1..Select SLEEPDEEP as request source
 */
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_SHIFT)) & BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_MASK)

#define BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_SHIFT (1U)
/*! M7_SLEEP_SEL - M7 SLEEP Request Select
 *  0b0..Select SLEEPING as request source
 *  0b1..Select SLEEPDEEP as request source
 */
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_SHIFT)) & BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_MASK)

#define BLK_CTRL_NS_AONMIX_GPC_CFG_M7_1_SLEEP_SEL_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M7_1_SLEEP_SEL_SHIFT (2U)
/*! M7_1_SLEEP_SEL - M7_1 SLEEP Request Select
 *  0b0..Select SLEEPING as request source
 *  0b1..Select SLEEPDEEP as request source
 */
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M7_1_SLEEP_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPC_CFG_M7_1_SLEEP_SEL_SHIFT)) & BLK_CTRL_NS_AONMIX_GPC_CFG_M7_1_SLEEP_SEL_MASK)

#define BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SYNC_SLEEP_SEL_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SYNC_SLEEP_SEL_SHIFT (3U)
/*! M33_SYNC_SLEEP_SEL - M33_SYNC SLEEP Request Select
 *  0b0..Select SLEEPING as request source
 *  0b1..Select SLEEPDEEP as request source
 */
#define BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SYNC_SLEEP_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SYNC_SLEEP_SEL_SHIFT)) & BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SYNC_SLEEP_SEL_MASK)
/*! @} */

/*! @name UPPER_ADDR - UPPER ADDR BITS[35:32] */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_sentinel_MASK (0xFU)
#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_sentinel_SHIFT (0U)
/*! sentinel - address bit [35:32] for ELE */
#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_sentinel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_UPPER_ADDR_sentinel_SHIFT)) & BLK_CTRL_NS_AONMIX_UPPER_ADDR_sentinel_MASK)

#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_MASK (0xF0U)
#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_SHIFT (4U)
/*! edma1 - address bit [35:32] for edma1 */
#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_mtr_master_MASK (0xF00U)
#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_mtr_master_SHIFT (8U)
/*! mtr_master - address bit [35:32] for mtr_master */
#define BLK_CTRL_NS_AONMIX_UPPER_ADDR_mtr_master(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_UPPER_ADDR_mtr_master_SHIFT)) & BLK_CTRL_NS_AONMIX_UPPER_ADDR_mtr_master_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33 - IPG DEBUG MASK BIT for CM33 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33
 *  0b1..Block enters debug halted mode when CM33 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gf(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C0 - IPG DEBUG MASK BIT CA55 CORE0 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C1 - IPG DEBUG MASK BIT CA55 CORE1 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C2 - IPG DEBUG MASK BIT CA55 CORE2 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C3 - IPG DEBUG MASK BIT CA55 CORE3 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55 core
 *  0b1..Block enters debug halted mode when CA55 core is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7_1 - IPG DEBUG MASK BIT CM7_1 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7_1
 *  0b1..Block enters debug halted mode when CM7_1 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_1_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33_SYNC - IPG DEBUG MASK BIT CM33_SYNC */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM33_SYNC
 *  0b1..Block enters debug halted mode when CM33_SYNC is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_SYNC_gf_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7 - IPG DEBUG MASK BIT for cm7 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gpt1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gpt1_SHIFT (16U)
/*! gpt1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gpt1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gpt1_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gpt1_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gf_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gf_SHIFT (17U)
/*! gf - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CM7
 *  0b1..Block enters debug halted mode when CM7 is debug halted
 */
#define BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gf(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_gf_MASK)
/*! @} */

/*! @name FUSE_ACC_DIS - Fuse access-disable */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_SHIFT (0U)
/*! OSCCA_FUSE_READ_DIS - Fuse read disable bit
 *  0b0..SoC is allowed to access the OCOTP registers
 *  0b1..SoC is NOT allowed to access the OCOTP
 */
#define BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_SHIFT)) & BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_MASK)
/*! @} */

/*! @name GPT_MUX_SEL - GPT mux select */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_sel_MASK  (0xFFFU)
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_sel_SHIFT (0U)
/*! sel - sel */
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_sel(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_sel_SHIFT)) & BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_sel_MASK)

#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_clkin_MASK (0x7000U)
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_clkin_SHIFT (12U)
/*! gpt1_ipp_ind_clkin - gpt1_ipp_ind_clkin */
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_clkin(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_clkin_SHIFT)) & BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_clkin_MASK)

#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin1_sel_MASK (0x78000U)
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin1_sel_SHIFT (15U)
/*! gpt1_ipp_ind_capin1_sel - gpt1_ipp_ind_capin1_sel */
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin1_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin1_sel_SHIFT)) & BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin1_sel_MASK)

#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin2_sel_MASK (0x180000U)
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin2_sel_SHIFT (19U)
/*! gpt1_ipp_ind_capin2_sel - gpt1_ipp_ind_capin2_sel */
#define BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin2_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin2_sel_SHIFT)) & BLK_CTRL_NS_AONMIX_GPT_MUX_SEL_gpt1_ipp_ind_capin2_sel_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA0 - Read-only version of OCOTP fusedata_mtr_cfg_0 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_SHIFT (0U)
/*! OCOTP_FUSE_DATA0 - OCOTP_FUSE_DATA0 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA1 - Read-only version of OCOTP fusedata_mtr_cfg_1 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_SHIFT (0U)
/*! OCOTP_FUSE_DATA1 - OCOTP_FUSE_DATA1 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA2 - Read-only version of OCOTP fusedata_mtr_cfg_2 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_SHIFT (0U)
/*! OCOTP_FUSE_DATA2 - OCOTP_FUSE_DATA2 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA3 - Read-only version of OCOTP fusedata_mtr_cfg_3 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_SHIFT (0U)
/*! OCOTP_FUSE_DATA3 - OCOTP_FUSE_DATA3 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA4 - Read-only version of OCOTP fusedata_mtr_cfg_4 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_SHIFT (0U)
/*! OCOTP_FUSE_DATA4 - OCOTP_FUSE_DATA4 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA5 - Read-only version of OCOTP fusedata_mtr_cfg_5 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_SHIFT (0U)
/*! OCOTP_FUSE_DATA5 - OCOTP_FUSE_DATA5 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA6 - Read-only version of OCOTP fusedata_mtr_cfg_6 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_SHIFT (0U)
/*! OCOTP_FUSE_DATA6 - OCOTP_FUSE_DATA6 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA7 - Read-only version of OCOTP fusedata_mtr_cfg_7 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_SHIFT (0U)
/*! OCOTP_FUSE_DATA7 - OCOTP_FUSE_DATA7 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA8 - Read-only version of OCOTP fusedata_mem_trim_cfg0 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_SHIFT (0U)
/*! OCOTP_FUSE_DATA8 - OCOTP_FUSE_DATA8 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA9 - Read-only version of OCOTP fusedata_mem_trim_cfg1 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_SHIFT (0U)
/*! OCOTP_FUSE_DATA9 - OCOTP_FUSE_DATA9 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA10 - Read-only version of OCOTP fusedata_mem_trim_cfg2 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_SHIFT (0U)
/*! OCOTP_FUSE_DATA10 - OCOTP_FUSE_DATA10 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA11 - Read-only version of OCOTP fusedata_mem_trim_cfg3 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_SHIFT (0U)
/*! OCOTP_FUSE_DATA11 - OCOTP_FUSE_DATA12 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA12 - Read-only version of OCOTP fusedata_mem_trim_cfg4 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_SHIFT (0U)
/*! OCOTP_FUSE_DATA12 - OCOTP_FUSE_DATA13 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA13 - Read-only version of OCOTP fusedata_mem_trim_cfg5 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_SHIFT (0U)
/*! OCOTP_FUSE_DATA13 - OCOTP_FUSE_DATA13 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA14 - Read-only version of OCOTP fusedata_mem_trim_cfg6 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_SHIFT (0U)
/*! OCOTP_FUSE_DATA14 - OCOTP_FUSE_DATA14 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA15 - Read-only version of OCOTP fusedata_mem_trim_cfg7 */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_SHIFT (0U)
/*! OCOTP_FUSE_DATA15 - OCOTP_FUSE_DATA15 */
#define BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_MASK)
/*! @} */

/*! @name I3C1_WAKEUP - I3C1 WAKEUPX CLR */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_SHIFT (0U)
/*! irq_clr - Clear the interrupt of the i3c1 wakeup interrupt */
#define BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_SHIFT)) & BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_MASK)
/*! @} */

/*! @name OCOTP_STATUS - OCOTP status register */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_SHIFT (0U)
/*! busy - OCOTP controller busy bit
 *  0b0..Idle
 *  0b1..Busy
 */
#define BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_SHIFT)) & BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_MASK)
/*! @} */

/*! @name PDM_CLK_SEL - PDM clock selection register */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_MASK  (0x1U)
#define BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_SHIFT (0U)
/*! sel - Select source for pdm clock
 *  0b0..PDM root clock
 *  0b1..SAI1_MCLK
 */
#define BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_SHIFT)) & BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_MASK)
/*! @} */

/*! @name I3C1_SDA_IRQ - I3C1 SDA IRQ CONTROL BIT */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_SHIFT (0U)
/*! enable - IRQ enable bit
 *  0b0..I3C1 SDA IRQ disable
 *  0b1..I3C1 SDA IRQ enable
 */
#define BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_SHIFT)) & BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_MASK)
/*! @} */

/*! @name SSI - SSI master low power mode control */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_MASK   (0x1U)
#define BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_SHIFT  (0U)
/*! PAUSE_MODE - AONMIX SSI master pause mode
 *  0b0..AONMIX SSI master is not in pause mode
 *  0b1..AONMIX SSI master is not in pause mode
 */
#define BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_SHIFT)) & BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_MASK)

#define BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_SHIFT (1U)
/*! BLKHOLE_MODE_B - AONMIX SSI master blackhole mode
 *  0b0..AONMIX SSI master will enter into blackhole mode
 *  0b1..AONMIX SSI master will exit from blackhole mode
 */
#define BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_SHIFT)) & BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_MASK)
/*! @} */

/*! @name FASTBOOT_ENABLE - fastboot enable */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_MASK (0x3U)
#define BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_SHIFT (0U)
/*! FASTBOOT_ENABLE - FASTBOOT_ENABLE bits */
#define BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_SHIFT)) & BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_MASK)

#define BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_MASK (0xCU)
#define BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_SHIFT (2U)
/*! BP_FASTBOOT_ENABLE - BP_FASTBOOT_ENABLE bits */
#define BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_SHIFT)) & BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_MASK)
/*! @} */

/*! @name MQS_SETTINGS - MQS settings */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_SHIFT (1U)
/*! MQS_EN - MQS Enable */
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_SHIFT)) & BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_MASK)

#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_SHIFT (2U)
/*! SOFT_RESET - Software Reset */
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_SHIFT)) & BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_MASK)

#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_SHIFT (3U)
/*! OVERSAMPLE - Oversample enable */
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_SHIFT)) & BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_MASK)

#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_MASK (0xFF00U)
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_SHIFT (8U)
/*! CLK_DIVIDE - clock divide factor configuration */
#define BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_SHIFT)) & BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_MASK)
/*! @} */

/*! @name SENTINEL_FW_PRESENT - ELE_FW_PRESENT */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_SENTINEL_FW_PRESENT_sentinel_fw_present_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_SENTINEL_FW_PRESENT_sentinel_fw_present_SHIFT (0U)
/*! sentinel_fw_present - ele_fw_present */
#define BLK_CTRL_NS_AONMIX_SENTINEL_FW_PRESENT_sentinel_fw_present(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_SENTINEL_FW_PRESENT_sentinel_fw_present_SHIFT)) & BLK_CTRL_NS_AONMIX_SENTINEL_FW_PRESENT_sentinel_fw_present_MASK)
/*! @} */

/*! @name AOMIX_SPARE_FUSE - Spare fuse register */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_MASK (0x3U)
#define BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_SHIFT (0U)
/*! Spare_fuse - Read-only bit for Spare fuse */
#define BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_SHIFT)) & BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_MASK)
/*! @} */

/*! @name IPG_STOP_CTL - IPG_STOP control */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_SHIFT (0U)
/*! can1_stop - can1 ipg_stop control */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_SHIFT (1U)
/*! edma1_stop - edma1 ipg_stop control */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_SHIFT (9U)
/*! pdm_stop - pdm ipg_stop control */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_SHIFT (11U)
/*! tpm1_stop - tpm1 ipg_stop control */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_SHIFT (12U)
/*! tpm2_stop - tpm2 ipg_stop control */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_MASK)
/*! @} */

/*! @name IPG_STOP_ACK_STATUS - IPG_STOP_ACK status */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_SHIFT (0U)
/*! can1_stop_ack - can1 ipg_stop_ack status */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_MASK)

#define BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_SHIFT (9U)
/*! pdm_stop_ack - pdm ipg_stop_ack status */
#define BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_SHIFT)) & BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_MASK)
/*! @} */

/*! @name AONMIX_MISC - AONMIX_MISC */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_CA55_Idle_mask_non_cooperative_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_CA55_Idle_mask_non_cooperative_SHIFT (0U)
/*! CA55_Idle_mask_non_cooperative - Control bit for Non-cooperative A55 reset to mask idle and Quiescing signals */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_CA55_Idle_mask_non_cooperative(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_CA55_Idle_mask_non_cooperative_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_CA55_Idle_mask_non_cooperative_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c1_doze_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c1_doze_SHIFT (2U)
/*! lpi2c1_doze - lpi2c1 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c1_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c1_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c1_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c2_doze_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c2_doze_SHIFT (3U)
/*! lpi2c2_doze - lpi2c2 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c2_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c2_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpi2c2_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpit1_doze_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpit1_doze_SHIFT (4U)
/*! lpit1_doze - lpit1 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpit1_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpit1_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpit1_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi1_doze_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi1_doze_SHIFT (5U)
/*! lpspi1_doze - lpspi1 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi1_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi1_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi1_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi2_doze_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi2_doze_SHIFT (6U)
/*! lpspi2_doze - lpspi2 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi2_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi2_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpspi2_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart1_doze_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart1_doze_SHIFT (7U)
/*! lpuart1_doze - lpuart1 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart1_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart1_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart1_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart2_doze_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart2_doze_SHIFT (8U)
/*! lpuart2_doze - lpuart2 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart2_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart2_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_lpuart2_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_pdm_doze_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_pdm_doze_SHIFT (9U)
/*! pdm_doze - pdm doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_pdm_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_pdm_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_pdm_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm1_doze_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm1_doze_SHIFT (11U)
/*! tpm1_doze - tpm1 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm1_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm1_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm1_doze_MASK)

#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm2_doze_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm2_doze_SHIFT (12U)
/*! tpm2_doze - tpm2 doze control */
#define BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm2_doze(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm2_doze_SHIFT)) & BLK_CTRL_NS_AONMIX_AONMIX_MISC_tpm2_doze_MASK)
/*! @} */

/*! @name QREQ_N - QREQ_N control */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_MASK    (0x2U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_SHIFT   (1U)
/*! lpi2c1 - lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_MASK    (0x4U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_SHIFT   (2U)
/*! lpi2c2 - lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_MASK    (0x10U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_SHIFT   (4U)
/*! lpspi1 - lpspi1 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_MASK    (0x20U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_SHIFT   (5U)
/*! lpspi2 - lpspi2 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_MASK   (0x40U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_SHIFT  (6U)
/*! lpuart1 - lpuart1 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_MASK   (0x80U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_SHIFT  (7U)
/*! lpuart2 - lpuart2 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_SHIFT (8U)
/*! ips_lpi2c1 - ips_lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_SHIFT (9U)
/*! ips_lpi2c2 - ips_lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_MASK  (0x400U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_SHIFT (10U)
/*! ahb_gpio - ahb_gpio */
#define BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_SHIFT (11U)
/*! ips_lpspi1 - ips_lpspi1 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_SHIFT (12U)
/*! ips_lpspi2 - ips_lpspi2 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_SHIFT (13U)
/*! apb_lpuart1 - apb_lpuart1 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_SHIFT (14U)
/*! apb_lpuart2 - apb_lpuart2 */
#define BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_MASK   (0x8000U)
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_SHIFT  (15U)
/*! ips_sai - ips_sai */
#define BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_SHIFT)) & BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_MASK)
/*! @} */

/*! @name SAI_MCLK - SAI1 MCLK control register */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_SHIFT (0U)
/*! sai_mclk_req - sai mclk request */
#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_SHIFT)) & BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_MASK)

#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_SHIFT (1U)
/*! sai_mclk_ack - sai mclk acknowledge */
#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_SHIFT)) & BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_MASK)

#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_SHIFT (2U)
/*! sai_qactive - sai qactive */
#define BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_SHIFT)) & BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_MASK)
/*! @} */

/*! @name QACTIVE - QACTIVE status */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_MASK   (0x2U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_SHIFT  (1U)
/*! lpi2c1 - lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_MASK   (0x4U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_SHIFT  (2U)
/*! lpi2c2 - lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_MASK   (0x10U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_SHIFT  (4U)
/*! lpspi1 - lpspi1 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_MASK   (0x20U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_SHIFT  (5U)
/*! lpspi2 - lpspi2 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_MASK  (0x40U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_SHIFT (6U)
/*! lpuart1 - lpuart1 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_MASK  (0x80U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_SHIFT (7U)
/*! lpuart2 - lpuart2 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_SHIFT (8U)
/*! ips_lpi2c1 - ips_lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_SHIFT (9U)
/*! ips_lpi2c2 - ips_lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_SHIFT (10U)
/*! ahb_gpio - ahb_gpio */
#define BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_SHIFT (11U)
/*! ips_lpspi1 - ips_lpspi1 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_SHIFT (12U)
/*! ips_lpspi2 - ips_lpspi2 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_SHIFT (13U)
/*! apb_lpuart1 - apb_lpuart1 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_SHIFT (14U)
/*! apb_lpuart2 - apb_lpuart2 */
#define BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_MASK  (0x8000U)
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_SHIFT (15U)
/*! ips_sai - ips_sai */
#define BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_SHIFT)) & BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_MASK)
/*! @} */

/*! @name QDENY - QDENY status */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_MASK     (0x2U)
#define BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_SHIFT    (1U)
/*! lpi2c1 - lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QDENY_lpi2c1(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_MASK     (0x4U)
#define BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_SHIFT    (2U)
/*! lpi2c2 - lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QDENY_lpi2c2(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QDENY_lpspi1_MASK     (0x10U)
#define BLK_CTRL_NS_AONMIX_QDENY_lpspi1_SHIFT    (4U)
/*! lpspi1 - lpspi1 */
#define BLK_CTRL_NS_AONMIX_QDENY_lpspi1(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QDENY_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QDENY_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QDENY_lpspi2_MASK     (0x20U)
#define BLK_CTRL_NS_AONMIX_QDENY_lpspi2_SHIFT    (5U)
/*! lpspi2 - lpspi2 */
#define BLK_CTRL_NS_AONMIX_QDENY_lpspi2(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QDENY_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QDENY_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QDENY_lpuart1_MASK    (0x40U)
#define BLK_CTRL_NS_AONMIX_QDENY_lpuart1_SHIFT   (6U)
/*! lpuart1 - lpuart1 */
#define BLK_CTRL_NS_AONMIX_QDENY_lpuart1(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QDENY_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QDENY_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QDENY_lpuart2_MASK    (0x80U)
#define BLK_CTRL_NS_AONMIX_QDENY_lpuart2_SHIFT   (7U)
/*! lpuart2 - lpuart2 */
#define BLK_CTRL_NS_AONMIX_QDENY_lpuart2(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QDENY_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QDENY_lpuart2_MASK)
/*! @} */

/*! @name QACCEPT_N - QACCEPT_N status */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_SHIFT (1U)
/*! lpi2c1 - lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_SHIFT (2U)
/*! lpi2c2 - lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_SHIFT (4U)
/*! lpspi1 - lpspi1 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_SHIFT (5U)
/*! lpspi2 - lpspi2 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_SHIFT (6U)
/*! lpuart1 - lpuart1 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_SHIFT (7U)
/*! lpuart2 - lpuart2 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_SHIFT (8U)
/*! ips_lpi2c1 - ips_lpi2c1 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_SHIFT (9U)
/*! ips_lpi2c2 - ips_lpi2c2 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_SHIFT (10U)
/*! ahb_gpio - ahb_gpio */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_SHIFT (11U)
/*! ips_lpspi1 - ips_lpspi1 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_SHIFT (12U)
/*! ips_lpspi2 - ips_lpspi2 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_SHIFT (13U)
/*! apb_lpuart1 - apb_lpuart1 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_SHIFT (14U)
/*! apb_lpuart2 - apb_lpuart2 */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_SHIFT (15U)
/*! ips_sai - ips_sai */
#define BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_SHIFT)) & BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_MASK)
/*! @} */

/*! @name ADC_TRIG - ADC trigger */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_enable_MASK (0x3U)
#define BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_enable_SHIFT (0U)
/*! trg_enable - trg_enable */
#define BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_enable_SHIFT)) & BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_enable_MASK)

#define BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_neg_sel_MASK (0xCU)
#define BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_neg_sel_SHIFT (2U)
/*! trg_neg_sel - trg_neg_sel */
#define BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_neg_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_neg_sel_SHIFT)) & BLK_CTRL_NS_AONMIX_ADC_TRIG_trg_neg_sel_MASK)
/*! @} */

/*! @name FORCE_ON_OFF - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_SHIFT (0U)
/*! imx95_ipc_clk_SYSDOM_m33_clk - imx95_ipc_clk_SYSDOM_m33_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_SHIFT (1U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk - sel_imx95_ipc_clk_SYSDOM_m33_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_SHIFT (2U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch - imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_SHIFT (3U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch - sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_SHIFT (4U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch - imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_SHIFT (5U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch - sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_gpio_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_SHIFT (6U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset - imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_SHIFT (7U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset - sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_qch_cm33_reset_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_SHIFT (10U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm - imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_SHIFT (11U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm - sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_mcm_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_SHIFT (12U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk - imx95_ipc_clk_SYSDOM_bus_aon_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_SHIFT (13U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_SHIFT (14U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm - imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_SHIFT (15U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_pdm_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_SHIFT (16U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_SHIFT (17U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_MASK (0x40000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_SHIFT (18U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_MASK (0x80000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_SHIFT (19U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpuart2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_MASK (0x100000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_SHIFT (20U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_MASK (0x200000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_SHIFT (21U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_MASK (0x400000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_SHIFT (22U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_MASK (0x800000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_SHIFT (23U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpspi2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_MASK (0x1000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_SHIFT (24U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_MASK (0x2000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_SHIFT (25U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_MASK (0x4000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_SHIFT (26U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_MASK (0x8000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_SHIFT (27U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpi2c2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_MASK (0x10000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_SHIFT (28U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_MASK (0x20000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_SHIFT (29U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lpit1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_MASK (0x40000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_SHIFT (30U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_MASK (0x80000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_SHIFT (31U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm1_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_1 - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_SHIFT (0U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2 - imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_SHIFT (1U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptpm2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_SHIFT (4U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_can1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_can1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_SHIFT (5U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_can1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_SHIFT (6U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_SHIFT (7U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_SHIFT (8U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2 - imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_SHIFT (9U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_SHIFT (10U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_sai - imx95_ipc_clk_SYSDOM_bus_aon_clk_sai */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_SHIFT (11U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sai_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_SHIFT (16U)
/*! imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch - imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_SHIFT (17U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_MASK (0x40000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_SHIFT (18U)
/*! imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch - imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_MASK (0x80000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_SHIFT (19U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpi2c2_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_MASK (0x100000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_SHIFT (20U)
/*! imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch - imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_MASK (0x200000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_SHIFT (21U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_MASK (0x400000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_SHIFT (22U)
/*! imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch - imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_MASK (0x800000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_SHIFT (23U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpspi2_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_MASK (0x1000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_SHIFT (24U)
/*! imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch - imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_MASK (0x2000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_SHIFT (25U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart2_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_MASK (0x4000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_SHIFT (26U)
/*! imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch - imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_MASK (0x8000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_SHIFT (27U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_lpuart1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_MASK (0x10000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_SHIFT (28U)
/*! imx95_ipc_clk_ASYNCDOM_pdm_clk_qch - imx95_ipc_clk_ASYNCDOM_pdm_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_MASK (0x20000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_SHIFT (29U)
/*! sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_MASK (0x40000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_SHIFT (30U)
/*! imx95_ipc_clk_ASYNCDOM_can1_clk_qch - imx95_ipc_clk_ASYNCDOM_can1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_can1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_MASK (0x80000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_SHIFT (31U)
/*! sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_1_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_qch_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_2 - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_SHIFT (0U)
/*! imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1 - imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_SHIFT (1U)
/*! sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1 - sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_SHIFT (2U)
/*! imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2 - imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_SHIFT (3U)
/*! sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2 - sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tpm2_clk_qch_tpm2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_SHIFT (4U)
/*! imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch - imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_SHIFT (5U)
/*! sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch - sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_gpt1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_SHIFT (6U)
/*! imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch - imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_SHIFT (7U)
/*! sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch - sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx943_ipc_clk_ASYNCDOM_glitch_filter_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_lpcg_npumix_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_lpcg_npumix_SHIFT (8U)
/*! lpcg_npumix - lpcg_npumix */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_lpcg_npumix(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_lpcg_npumix_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_lpcg_npumix_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_lpcg_npumix_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_lpcg_npumix_SHIFT (9U)
/*! sel_lpcg_npumix - sel_lpcg_npumix */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_lpcg_npumix(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_lpcg_npumix_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_lpcg_npumix_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_SHIFT (10U)
/*! imx95_ipc_clk_ASYNCDOM_sai1_clk_qch - imx95_ipc_clk_ASYNCDOM_sai1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_SHIFT (11U)
/*! sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch - sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_sai1_clk_qch_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_mst_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_mst_SHIFT (12U)
/*! imx95_ipc_clk_ssi_SSIQCH_mst - imx95_ipc_clk_ssi_SSIQCH_mst */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_mst(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_mst_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_mst_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_mst_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_mst_SHIFT (13U)
/*! sel_imx95_ipc_clk_ssi_SSIQCH_mst - sel_imx95_ipc_clk_ssi_SSIQCH_mst */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_mst(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_mst_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_mst_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_slv_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_slv_SHIFT (14U)
/*! imx95_ipc_clk_ssi_SSIQCH_slv - imx95_ipc_clk_ssi_SSIQCH_slv */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_slv_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ssi_SSIQCH_slv_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_slv_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_slv_SHIFT (15U)
/*! sel_imx95_ipc_clk_ssi_SSIQCH_slv - sel_imx95_ipc_clk_ssi_SSIQCH_slv */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_slv_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ssi_SSIQCH_slv_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_edma1_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_edma1_SHIFT (16U)
/*! imx95_ipc_clk_edma1 - imx95_ipc_clk_edma1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_edma1_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_edma1_SHIFT (17U)
/*! sel_imx95_ipc_clk_edma1 - sel_imx95_ipc_clk_edma1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_edma1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_edma1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_edma1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_MASK (0x40000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_SHIFT (18U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_MASK (0x80000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_SHIFT (19U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_aips1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_MASK (0x100000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_SHIFT (20U)
/*! imx95_ipc_clk_ASYNCDOM_tstmr1_clk - imx95_ipc_clk_ASYNCDOM_tstmr1_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tstmr1_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_MASK (0x200000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_SHIFT (21U)
/*! sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk - sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_ASYNCDOM_tstmr1_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_aips1_MASK (0x400000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_aips1_SHIFT (22U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_aips1 - imx95_ipc_clk_SYSDOM_m33_clk_aips1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_aips1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_aips1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_aips1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1_MASK (0x800000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1_SHIFT (23U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1 - sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_aips1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_infra_MASK (0x10000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_infra_SHIFT (28U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_infra - imx95_ipc_clk_SYSDOM_m33_clk_infra */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_infra(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_infra_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_infra_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_infra_MASK (0x20000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_infra_SHIFT (29U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_infra - sel_imx95_ipc_clk_SYSDOM_m33_clk_infra */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_infra(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_infra_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_infra_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_MASK (0x40000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_SHIFT (30U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_m33_infra - imx95_ipc_clk_SYSDOM_m33_clk_m33_infra */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_MASK (0x80000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_SHIFT (31U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra - sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_2_sel_imx95_ipc_clk_SYSDOM_m33_clk_m33_infra_MASK)
/*! @} */

/*! @name ECC_ERROR - ECC error clear and enable */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_clr_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_clr_SHIFT (0U)
/*! cm33_tcm_code_single_error_clr - cm33_tcm_code_single_error_clr */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_clr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_clr_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_clr_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_en_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_en_SHIFT (1U)
/*! cm33_tcm_code_single_error_en - cm33_tcm_code_single_error_en */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_en_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_single_error_en_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_clr_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_clr_SHIFT (2U)
/*! cm33_tcm_code_multi_error_clr - cm33_tcm_code_multi_error_clr */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_clr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_clr_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_clr_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_en_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_en_SHIFT (3U)
/*! cm33_tcm_code_multi_error_en - cm33_tcm_code_multi_error_en */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_en_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_code_multi_error_en_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_clr_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_clr_SHIFT (4U)
/*! cm33_tcm_sys_single_error_clr - cm33_tcm_sys_single_error_clr */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_clr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_clr_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_clr_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_en_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_en_SHIFT (5U)
/*! cm33_tcm_sys_single_error_en - cm33_tcm_sys_single_error_en */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_en_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_single_error_en_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_clr_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_clr_SHIFT (6U)
/*! cm33_tcm_sys_multi_error_clr - cm33_tcm_sys_multi_error_clr */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_clr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_clr_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_clr_MASK)

#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_en_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_en_SHIFT (7U)
/*! cm33_tcm_sys_multi_error_en - cm33_tcm_sys_multi_error_en */
#define BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_en_SHIFT)) & BLK_CTRL_NS_AONMIX_ECC_ERROR_cm33_tcm_sys_multi_error_en_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_3 - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_SHIFT (0U)
/*! imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr - imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_SHIFT (1U)
/*! sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr - sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_mtr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_SHIFT (2U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_1 - imx95_ipc_clk_SYSDOM_bus_aon_clk_1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_SHIFT (3U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1 - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_SHIFT (4U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_edma - imx95_ipc_clk_SYSDOM_bus_aon_clk_edma */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_SHIFT (5U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_edma_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_SHIFT (6U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu - imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_SHIFT (7U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_fccu_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_SHIFT (8U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt - imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_SHIFT (9U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gpt_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_SHIFT (10U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_gf - imx95_ipc_clk_SYSDOM_bus_aon_clk_gf */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_SHIFT (11U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_gf_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_SHIFT (12U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c - imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_SHIFT (13U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_i3c_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_SHIFT (14U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_infra - imx95_ipc_clk_SYSDOM_bus_aon_clk_infra */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_SHIFT (15U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_infra_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_SHIFT (16U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux - imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_SHIFT (17U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_iomux_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_MASK (0x40000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_SHIFT (18U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr - imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_MASK (0x80000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_SHIFT (19U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_lptmr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_MASK (0x100000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_SHIFT (20U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp - imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_MASK (0x200000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_SHIFT (21U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_romcp_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_MASK (0x400000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_SHIFT (22U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_safety - imx95_ipc_clk_SYSDOM_bus_aon_clk_safety */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_MASK (0x800000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_SHIFT (23U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_safety_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_MASK (0x1000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_SHIFT (24U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_sema - imx95_ipc_clk_SYSDOM_bus_aon_clk_sema */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_MASK (0x2000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_SHIFT (25U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sema_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_MASK (0x4000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_SHIFT (26U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu - imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_MASK (0x8000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_SHIFT (27U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_stcu_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_MASK (0x10000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_SHIFT (28U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr - imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_MASK (0x20000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_SHIFT (29U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sys_ctr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_MASK (0x40000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_SHIFT (30U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr - imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_MASK (0x80000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_SHIFT (31U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_3_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_tstmr_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_4 - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_romcp_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_romcp_SHIFT (0U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_romcp - imx95_ipc_clk_SYSDOM_m33_clk_romcp */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_romcp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_romcp_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_romcp_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp_SHIFT (1U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp - sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_romcp_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_safety_MASK (0x4U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_safety_SHIFT (2U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_safety - imx95_ipc_clk_SYSDOM_m33_clk_safety */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_safety_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_safety_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_safety_MASK (0x8U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_safety_SHIFT (3U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_safety - sel_imx95_ipc_clk_SYSDOM_m33_clk_safety */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_safety_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_safety_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_SHIFT (4U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_cm33_1 - imx95_ipc_clk_SYSDOM_m33_clk_cm33_1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_SHIFT (5U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1 - sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_gpt_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_gpt_SHIFT (6U)
/*! imx95_ipc_clk_ASYNCDOM_32k_gpt - imx95_ipc_clk_ASYNCDOM_32k_gpt */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_gpt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_gpt_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_gpt_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_gpt_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_gpt_SHIFT (7U)
/*! sel_imx95_ipc_clk_ASYNCDOM_32k_gpt - sel_imx95_ipc_clk_ASYNCDOM_32k_gpt */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_gpt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_gpt_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_gpt_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_lptmr_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_lptmr_SHIFT (8U)
/*! imx95_ipc_clk_ASYNCDOM_32k_lptmr - imx95_ipc_clk_ASYNCDOM_32k_lptmr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_lptmr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_lptmr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_lptmr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr_SHIFT (9U)
/*! sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr - sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_lptmr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sentinel_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sentinel_SHIFT (10U)
/*! imx95_ipc_clk_ASYNCDOM_32k_sentinel - imx95_ipc_clk_ASYNCDOM_32k_sentinel */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sentinel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sentinel_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sentinel_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel_SHIFT (11U)
/*! sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel - sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sentinel_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_SHIFT (12U)
/*! imx95_ipc_clk_ASYNCDOM_32k_sys_ctr - imx95_ipc_clk_ASYNCDOM_32k_sys_ctr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_SHIFT (13U)
/*! sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr - sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_sys_ctr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog1_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog1_SHIFT (14U)
/*! imx95_ipc_clk_ASYNCDOM_32k_wdog1 - imx95_ipc_clk_ASYNCDOM_32k_wdog1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1_SHIFT (15U)
/*! sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1 - sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog2_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog2_SHIFT (16U)
/*! imx95_ipc_clk_ASYNCDOM_32k_wdog2 - imx95_ipc_clk_ASYNCDOM_32k_wdog2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_32k_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2_SHIFT (17U)
/*! sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2 - sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_32k_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_MASK (0x40000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_SHIFT (18U)
/*! imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk - imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_MASK (0x80000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_SHIFT (19U)
/*! sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk - sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_can1_clk_osc_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_i3c1_slow_MASK (0x100000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_i3c1_slow_SHIFT (20U)
/*! imx95_ipc_clk_ASYNCDOM_i3c1_slow - imx95_ipc_clk_ASYNCDOM_i3c1_slow */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_i3c1_slow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_i3c1_slow_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_i3c1_slow_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow_MASK (0x200000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow_SHIFT (21U)
/*! sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow - sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_i3c1_slow_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_MASK (0x400000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_SHIFT (22U)
/*! imx95_ipc_clk_ASYNCDOM_lptmr1_clk - imx95_ipc_clk_ASYNCDOM_lptmr1_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_lptmr1_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_MASK (0x800000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_SHIFT (23U)
/*! sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk - sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_lptmr1_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_MASK (0x1000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_SHIFT (24U)
/*! imx95_ipc_clk_ASYNCDOM_m33_systick_clk - imx95_ipc_clk_ASYNCDOM_m33_systick_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_m33_systick_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_MASK (0x2000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_SHIFT (25U)
/*! sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk - sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_m33_systick_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_MASK (0x4000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_SHIFT (26U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz - imx95_ipc_clk_ASYNCDOM_osc24mhz */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_MASK (0x8000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_SHIFT (27U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_MASK (0x10000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_SHIFT (28U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu - imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_MASK (0x20000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_SHIFT (29U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_cmu_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_MASK (0x40000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_SHIFT (30U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt - imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_MASK (0x80000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_SHIFT (31U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_4_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_gpt_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_5 - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_MASK (0x1U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_SHIFT (0U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk - imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_MASK (0x2U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_SHIFT (1U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_lp_hdsk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_MASK (0x10U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_SHIFT (4U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr - imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_MASK (0x20U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_SHIFT (5U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sys_ctr_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_MASK (0x40U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_SHIFT (6U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_trout - imx95_ipc_clk_ASYNCDOM_osc24mhz_trout */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_MASK (0x80U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_SHIFT (7U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_trout_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_MASK (0x100U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_SHIFT (8U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1 - imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_MASK (0x200U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_SHIFT (9U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1 - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog1_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_MASK (0x400U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_SHIFT (10U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2 - imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_MASK (0x800U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_SHIFT (11U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2 - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2 */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_wdog2_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_MASK (0x1000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_SHIFT (12U)
/*! imx95_ipc_clk_ASYNCDOM_pdm_clk_app - imx95_ipc_clk_ASYNCDOM_pdm_clk_app */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_MASK (0x2000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_SHIFT (13U)
/*! sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app - sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_MASK (0x4000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_SHIFT (14U)
/*! imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free - imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_MASK (0x8000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_SHIFT (15U)
/*! sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free - sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_app_free_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_MASK (0x10000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_SHIFT (16U)
/*! imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil - imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_MASK (0x20000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_SHIFT (17U)
/*! sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil - sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_MASK (0x40000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_SHIFT (18U)
/*! imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free - imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_MASK (0x80000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_SHIFT (19U)
/*! sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free - sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_ASYNCDOM_pdm_clk_decfil_free_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_BUSDOM_pdm_clk_cg_MASK (0x100000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_BUSDOM_pdm_clk_cg_SHIFT (20U)
/*! imx95_ipc_clk_BUSDOM_pdm_clk_cg - imx95_ipc_clk_BUSDOM_pdm_clk_cg */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_BUSDOM_pdm_clk_cg(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_BUSDOM_pdm_clk_cg_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_BUSDOM_pdm_clk_cg_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg_MASK (0x200000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg_SHIFT (21U)
/*! sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg - sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_BUSDOM_pdm_clk_cg_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SAFEDOM_SAFE_MASK (0x400000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SAFEDOM_SAFE_SHIFT (22U)
/*! imx95_ipc_clk_SAFEDOM_SAFE - imx95_ipc_clk_SAFEDOM_SAFE */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SAFEDOM_SAFE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SAFEDOM_SAFE_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SAFEDOM_SAFE_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SAFEDOM_SAFE_MASK (0x800000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SAFEDOM_SAFE_SHIFT (23U)
/*! sel_imx95_ipc_clk_SAFEDOM_SAFE - sel_imx95_ipc_clk_SAFEDOM_SAFE */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SAFEDOM_SAFE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SAFEDOM_SAFE_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SAFEDOM_SAFE_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_MASK (0x1000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_SHIFT (24U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl - imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_MASK (0x2000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_SHIFT (25U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_blk_ctrl_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_MASK (0x4000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_SHIFT (26U)
/*! imx95_ipc_clk_SYSDOM_m33_gated_clk - imx95_ipc_clk_SYSDOM_m33_gated_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_MASK (0x8000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_SHIFT (27U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_gated_clk - sel_imx95_ipc_clk_SYSDOM_m33_gated_clk */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_MASK (0x10000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_SHIFT (28U)
/*! imx95_ipc_clk_SYSDOM_m33_gated_clk_lp - imx95_ipc_clk_SYSDOM_m33_gated_clk_lp */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_MASK (0x20000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_SHIFT (29U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp - sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_gated_clk_lp_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_MASK (0x40000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_SHIFT (30U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm - imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_MASK)

#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_MASK (0x80000000U)
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_SHIFT (31U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm - sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm */
#define BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_SHIFT)) & BLK_CTRL_NS_AONMIX_FORCE_ON_OFF_5_sel_imx95_ipc_clk_SYSDOM_m33_clk_cm33_tcm_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_NS_AONMIX_Register_Masks */


/*!
 * @}
 */ /* end of group BLK_CTRL_NS_AONMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* BLK_CTRL_NS_AONMIX_H_ */

