module or_gate(a,b,y);
input a,b;
output y;
assign y=a|b;
endmodule

module or_gate_tb;
reg a,b;
wire y;

or_gate uut(.a(a), .b(b), .y(y));

initial begin

a = 1'b0;
b = 1'b0;
end

always
#20 a = ~a;
always
#10 b = ~b;

initial begin
#100 $finish();
end
endmodule

