// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "06/24/2024 16:50:02"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module jietiao (
	clk,
	rst_n,
	count,
	cnt,
	dout,
	data_module,
	code);
input 	clk;
input 	rst_n;
output 	[31:0] count;
output 	[10:0] cnt;
output 	dout;
output 	[10:0] data_module;
output 	code;

// Design Ports Information
// count[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[14]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[15]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[16]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[17]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[18]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[19]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[20]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[21]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[22]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[23]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[24]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[25]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[26]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[27]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[28]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[29]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[30]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[31]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[5]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[8]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[8]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[9]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_module[10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// code	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("jietiao_v.sdo");
// synopsys translate_on

wire \count[0]~output_o ;
wire \count[1]~output_o ;
wire \count[2]~output_o ;
wire \count[3]~output_o ;
wire \count[4]~output_o ;
wire \count[5]~output_o ;
wire \count[6]~output_o ;
wire \count[7]~output_o ;
wire \count[8]~output_o ;
wire \count[9]~output_o ;
wire \count[10]~output_o ;
wire \count[11]~output_o ;
wire \count[12]~output_o ;
wire \count[13]~output_o ;
wire \count[14]~output_o ;
wire \count[15]~output_o ;
wire \count[16]~output_o ;
wire \count[17]~output_o ;
wire \count[18]~output_o ;
wire \count[19]~output_o ;
wire \count[20]~output_o ;
wire \count[21]~output_o ;
wire \count[22]~output_o ;
wire \count[23]~output_o ;
wire \count[24]~output_o ;
wire \count[25]~output_o ;
wire \count[26]~output_o ;
wire \count[27]~output_o ;
wire \count[28]~output_o ;
wire \count[29]~output_o ;
wire \count[30]~output_o ;
wire \count[31]~output_o ;
wire \cnt[0]~output_o ;
wire \cnt[1]~output_o ;
wire \cnt[2]~output_o ;
wire \cnt[3]~output_o ;
wire \cnt[4]~output_o ;
wire \cnt[5]~output_o ;
wire \cnt[6]~output_o ;
wire \cnt[7]~output_o ;
wire \cnt[8]~output_o ;
wire \cnt[9]~output_o ;
wire \cnt[10]~output_o ;
wire \dout~output_o ;
wire \data_module[0]~output_o ;
wire \data_module[1]~output_o ;
wire \data_module[2]~output_o ;
wire \data_module[3]~output_o ;
wire \data_module[4]~output_o ;
wire \data_module[5]~output_o ;
wire \data_module[6]~output_o ;
wire \data_module[7]~output_o ;
wire \data_module[8]~output_o ;
wire \data_module[9]~output_o ;
wire \data_module[10]~output_o ;
wire \code~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \count[0]~32_combout ;
wire \cnt[0]~30_combout ;
wire \cnt[0]~reg0_q ;
wire \cnt[1]~10_combout ;
wire \cnt[1]~reg0_q ;
wire \cnt[1]~11 ;
wire \cnt[2]~12_combout ;
wire \cnt[2]~reg0_q ;
wire \cnt[2]~13 ;
wire \cnt[3]~14_combout ;
wire \cnt[3]~reg0_q ;
wire \cnt[3]~15 ;
wire \cnt[4]~16_combout ;
wire \cnt[4]~reg0_q ;
wire \cnt[4]~17 ;
wire \cnt[5]~18_combout ;
wire \cnt[5]~reg0_q ;
wire \cnt[5]~19 ;
wire \cnt[6]~20_combout ;
wire \cnt[6]~reg0_q ;
wire \cnt[6]~21 ;
wire \cnt[7]~22_combout ;
wire \cnt[7]~reg0_q ;
wire \cnt[7]~23 ;
wire \cnt[8]~24_combout ;
wire \cnt[8]~reg0_q ;
wire \cnt[8]~25 ;
wire \cnt[9]~26_combout ;
wire \cnt[9]~reg0_q ;
wire \cnt[9]~27 ;
wire \cnt[10]~28_combout ;
wire \cnt[10]~reg0_q ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \u1|clk1~0_combout ;
wire \u1|clk1~feeder_combout ;
wire \u1|clk1~q ;
wire \u1|clk1~clkctrl_outclk ;
wire \u1|u2|dt[1]~7_combout ;
wire \rst_n~input_o ;
wire \u1|u2|Add0~0_combout ;
wire \u1|u2|i~26_combout ;
wire \u1|u2|Add0~1 ;
wire \u1|u2|Add0~2_combout ;
wire \u1|u2|i~24_combout ;
wire \u1|u2|Add0~3 ;
wire \u1|u2|Add0~4_combout ;
wire \u1|u2|i~25_combout ;
wire \u1|u2|Add0~5 ;
wire \u1|u2|Add0~6_combout ;
wire \u1|u2|i~27_combout ;
wire \u1|u2|Add0~7 ;
wire \u1|u2|Add0~8_combout ;
wire \u1|u2|i~28_combout ;
wire \u1|u2|Add0~9 ;
wire \u1|u2|Add0~10_combout ;
wire \u1|u2|i~29_combout ;
wire \u1|u2|Add0~11 ;
wire \u1|u2|Add0~12_combout ;
wire \u1|u2|i~30_combout ;
wire \u1|u2|Add0~13 ;
wire \u1|u2|Add0~14_combout ;
wire \u1|u2|i~31_combout ;
wire \u1|u2|Add0~15 ;
wire \u1|u2|Add0~16_combout ;
wire \u1|u2|i~32_combout ;
wire \u1|u2|Add0~17 ;
wire \u1|u2|Add0~18_combout ;
wire \u1|u2|i~33_combout ;
wire \u1|u2|Add0~19 ;
wire \u1|u2|Add0~20_combout ;
wire \u1|u2|i~34_combout ;
wire \u1|u2|Add0~21 ;
wire \u1|u2|Add0~22_combout ;
wire \u1|u2|i~35_combout ;
wire \u1|u2|Add0~23 ;
wire \u1|u2|Add0~24_combout ;
wire \u1|u2|i~36_combout ;
wire \u1|u2|Add0~25 ;
wire \u1|u2|Add0~26_combout ;
wire \u1|u2|i~37_combout ;
wire \u1|u2|Add0~27 ;
wire \u1|u2|Add0~29 ;
wire \u1|u2|Add0~30_combout ;
wire \u1|u2|i~39_combout ;
wire \u1|u2|Add0~31 ;
wire \u1|u2|Add0~32_combout ;
wire \u1|u2|i~40_combout ;
wire \u1|u2|Add0~33 ;
wire \u1|u2|Add0~34_combout ;
wire \u1|u2|i~41_combout ;
wire \u1|u2|Add0~35 ;
wire \u1|u2|Add0~36_combout ;
wire \u1|u2|i~42_combout ;
wire \u1|u2|Add0~37 ;
wire \u1|u2|Add0~38_combout ;
wire \u1|u2|i~43_combout ;
wire \u1|u2|Add0~39 ;
wire \u1|u2|Add0~40_combout ;
wire \u1|u2|i~44_combout ;
wire \u1|u2|Add0~41 ;
wire \u1|u2|Add0~42_combout ;
wire \u1|u2|i~45_combout ;
wire \u1|u2|Add0~43 ;
wire \u1|u2|Add0~44_combout ;
wire \u1|u2|i~46_combout ;
wire \u1|u2|Add0~45 ;
wire \u1|u2|Add0~46_combout ;
wire \u1|u2|i~47_combout ;
wire \u1|u2|Equal0~6_combout ;
wire \u1|u2|Add0~47 ;
wire \u1|u2|Add0~48_combout ;
wire \u1|u2|i~48_combout ;
wire \u1|u2|Add0~49 ;
wire \u1|u2|Add0~50_combout ;
wire \u1|u2|i~49_combout ;
wire \u1|u2|Add0~51 ;
wire \u1|u2|Add0~52_combout ;
wire \u1|u2|i~50_combout ;
wire \u1|u2|Add0~53 ;
wire \u1|u2|Add0~54_combout ;
wire \u1|u2|i~51_combout ;
wire \u1|u2|Equal0~7_combout ;
wire \u1|u2|Add0~55 ;
wire \u1|u2|Add0~56_combout ;
wire \u1|u2|i~52_combout ;
wire \u1|u2|Add0~57 ;
wire \u1|u2|Add0~58_combout ;
wire \u1|u2|i~53_combout ;
wire \u1|u2|Add0~59 ;
wire \u1|u2|Add0~60_combout ;
wire \u1|u2|i~54_combout ;
wire \u1|u2|Add0~61 ;
wire \u1|u2|Add0~62_combout ;
wire \u1|u2|i~55_combout ;
wire \u1|u2|Equal0~8_combout ;
wire \u1|u2|Equal0~5_combout ;
wire \u1|u2|Equal0~9_combout ;
wire \u1|u2|Add0~28_combout ;
wire \u1|u2|i~38_combout ;
wire \u1|u2|Equal0~3_combout ;
wire \u1|u2|Equal0~0_combout ;
wire \u1|u2|Equal0~2_combout ;
wire \u1|u2|Equal0~1_combout ;
wire \u1|u2|Equal0~4_combout ;
wire \u1|u2|dt[0]~1_combout ;
wire \u1|u2|dt[2]~6_combout ;
wire \u1|u2|dt[3]~8_combout ;
wire \u1|u2|dt[4]~4_combout ;
wire \u1|u2|dt[5]~2_combout ;
wire \u1|u2|dt[6]~3_combout ;
wire \u1|u2|dt[7]~5_combout ;
wire \u1|u2|dt~0_combout ;
wire \u1|u2|code~2_combout ;
wire \u1|u2|Mux0~0_combout ;
wire \u1|u2|Mux0~1_combout ;
wire \u1|u2|Equal0~10_combout ;
wire \u1|u2|Mux0~2_combout ;
wire \u1|u2|code~3_combout ;
wire \u1|u2|code~4_combout ;
wire \u1|u2|code~5_combout ;
wire \u1|u2|code~q ;
wire \~GND~combout ;
wire \u1|u3|dataout~3_combout ;
wire \buffer[3]~feeder_combout ;
wire \u1|u3|dataout~1_combout ;
wire \buffer[1]~feeder_combout ;
wire \u1|u3|dataout~2_combout ;
wire \u1|u3|dataout~0_combout ;
wire \buffer[0]~feeder_combout ;
wire \Equal0~0_combout ;
wire \u1|u3|dataout~9_combout ;
wire \buffer[9]~feeder_combout ;
wire \u1|u3|dataout~8_combout ;
wire \buffer[8]~feeder_combout ;
wire \u1|u3|dataout~10_combout ;
wire \u1|u3|dataout~5_combout ;
wire \u1|u3|dataout~6_combout ;
wire \buffer[6]~feeder_combout ;
wire \u1|u3|dataout~7_combout ;
wire \u1|u3|dataout~4_combout ;
wire \buffer[4]~feeder_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \count[4]~34_combout ;
wire \count[0]~reg0_q ;
wire \count[0]~33 ;
wire \count[1]~35_combout ;
wire \count[1]~reg0_q ;
wire \count[1]~36 ;
wire \count[2]~37_combout ;
wire \count[2]~reg0_q ;
wire \count[2]~38 ;
wire \count[3]~39_combout ;
wire \count[3]~reg0_q ;
wire \count[3]~40 ;
wire \count[4]~41_combout ;
wire \count[4]~reg0_q ;
wire \count[4]~42 ;
wire \count[5]~43_combout ;
wire \count[5]~reg0_q ;
wire \count[5]~44 ;
wire \count[6]~45_combout ;
wire \count[6]~reg0_q ;
wire \count[6]~46 ;
wire \count[7]~47_combout ;
wire \count[7]~reg0_q ;
wire \count[7]~48 ;
wire \count[8]~49_combout ;
wire \count[8]~reg0_q ;
wire \count[8]~50 ;
wire \count[9]~51_combout ;
wire \count[9]~reg0_q ;
wire \count[9]~52 ;
wire \count[10]~53_combout ;
wire \count[10]~reg0_q ;
wire \count[10]~54 ;
wire \count[11]~55_combout ;
wire \count[11]~reg0_q ;
wire \count[11]~56 ;
wire \count[12]~57_combout ;
wire \count[12]~reg0_q ;
wire \count[12]~58 ;
wire \count[13]~59_combout ;
wire \count[13]~reg0_q ;
wire \count[13]~60 ;
wire \count[14]~61_combout ;
wire \count[14]~reg0_q ;
wire \count[14]~62 ;
wire \count[15]~63_combout ;
wire \count[15]~reg0_q ;
wire \count[15]~64 ;
wire \count[16]~65_combout ;
wire \count[16]~reg0_q ;
wire \count[16]~66 ;
wire \count[17]~67_combout ;
wire \count[17]~reg0_q ;
wire \count[17]~68 ;
wire \count[18]~69_combout ;
wire \count[18]~reg0_q ;
wire \count[18]~70 ;
wire \count[19]~71_combout ;
wire \count[19]~reg0_q ;
wire \count[19]~72 ;
wire \count[20]~73_combout ;
wire \count[20]~reg0_q ;
wire \count[20]~74 ;
wire \count[21]~75_combout ;
wire \count[21]~reg0_q ;
wire \count[21]~76 ;
wire \count[22]~77_combout ;
wire \count[22]~reg0_q ;
wire \count[22]~78 ;
wire \count[23]~79_combout ;
wire \count[23]~reg0_q ;
wire \count[23]~80 ;
wire \count[24]~81_combout ;
wire \count[24]~reg0_q ;
wire \count[24]~82 ;
wire \count[25]~83_combout ;
wire \count[25]~reg0_q ;
wire \count[25]~84 ;
wire \count[26]~85_combout ;
wire \count[26]~reg0_q ;
wire \count[26]~86 ;
wire \count[27]~87_combout ;
wire \count[27]~reg0_q ;
wire \count[27]~88 ;
wire \count[28]~89_combout ;
wire \count[28]~reg0_q ;
wire \count[28]~90 ;
wire \count[29]~91_combout ;
wire \count[29]~reg0_q ;
wire \count[29]~92 ;
wire \count[30]~93_combout ;
wire \count[30]~reg0_q ;
wire \count[30]~94 ;
wire \count[31]~95_combout ;
wire \count[31]~reg0_q ;
wire \dout~0_combout ;
wire \dout~reg0_q ;
wire [11:0] \u1|u1|rom1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \u1|u2|i ;
wire [7:0] \u1|u2|dt ;
wire [10:0] \u1|u3|dataout ;
wire [10:0] buffer;
wire [11:0] \u1|u1|rom2|altsyncram_component|auto_generated|q_a ;

wire [8:0] \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;

assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [0] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [1] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [2] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [3] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [4] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [5] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [6] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [7] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [8] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [0] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [1] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [2] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [3] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [4] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [5] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [6] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [7] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [8] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [9] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \u1|u1|rom1|altsyncram_component|auto_generated|q_a [10] = \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [9] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \u1|u1|rom2|altsyncram_component|auto_generated|q_a [10] = \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \count[0]~output (
	.i(\count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \count[1]~output (
	.i(\count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \count[2]~output (
	.i(\count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \count[3]~output (
	.i(\count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \count[4]~output (
	.i(\count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[4]~output .bus_hold = "false";
defparam \count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \count[5]~output (
	.i(\count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[5]~output .bus_hold = "false";
defparam \count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \count[6]~output (
	.i(\count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[6]~output .bus_hold = "false";
defparam \count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N23
cycloneiv_io_obuf \count[7]~output (
	.i(\count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[7]~output .bus_hold = "false";
defparam \count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \count[8]~output (
	.i(\count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[8]~output .bus_hold = "false";
defparam \count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \count[9]~output (
	.i(\count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[9]~output .bus_hold = "false";
defparam \count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \count[10]~output (
	.i(\count[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[10]~output .bus_hold = "false";
defparam \count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \count[11]~output (
	.i(\count[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[11]~output .bus_hold = "false";
defparam \count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \count[12]~output (
	.i(\count[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[12]~output .bus_hold = "false";
defparam \count[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \count[13]~output (
	.i(\count[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[13]~output .bus_hold = "false";
defparam \count[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \count[14]~output (
	.i(\count[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[14]~output .bus_hold = "false";
defparam \count[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \count[15]~output (
	.i(\count[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[15]~output .bus_hold = "false";
defparam \count[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \count[16]~output (
	.i(\count[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[16]~output .bus_hold = "false";
defparam \count[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \count[17]~output (
	.i(\count[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[17]~output .bus_hold = "false";
defparam \count[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \count[18]~output (
	.i(\count[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[18]~output .bus_hold = "false";
defparam \count[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \count[19]~output (
	.i(\count[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[19]~output .bus_hold = "false";
defparam \count[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \count[20]~output (
	.i(\count[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[20]~output .bus_hold = "false";
defparam \count[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N2
cycloneiv_io_obuf \count[21]~output (
	.i(\count[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[21]~output .bus_hold = "false";
defparam \count[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \count[22]~output (
	.i(\count[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[22]~output .bus_hold = "false";
defparam \count[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \count[23]~output (
	.i(\count[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[23]~output .bus_hold = "false";
defparam \count[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \count[24]~output (
	.i(\count[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[24]~output .bus_hold = "false";
defparam \count[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \count[25]~output (
	.i(\count[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[25]~output .bus_hold = "false";
defparam \count[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \count[26]~output (
	.i(\count[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[26]~output .bus_hold = "false";
defparam \count[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \count[27]~output (
	.i(\count[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[27]~output .bus_hold = "false";
defparam \count[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \count[28]~output (
	.i(\count[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[28]~output .bus_hold = "false";
defparam \count[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \count[29]~output (
	.i(\count[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[29]~output .bus_hold = "false";
defparam \count[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \count[30]~output (
	.i(\count[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[30]~output .bus_hold = "false";
defparam \count[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \count[31]~output (
	.i(\count[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[31]~output .bus_hold = "false";
defparam \count[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \cnt[0]~output (
	.i(\cnt[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[0]~output .bus_hold = "false";
defparam \cnt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \cnt[1]~output (
	.i(\cnt[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[1]~output .bus_hold = "false";
defparam \cnt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \cnt[2]~output (
	.i(\cnt[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[2]~output .bus_hold = "false";
defparam \cnt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N9
cycloneiv_io_obuf \cnt[3]~output (
	.i(\cnt[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[3]~output .bus_hold = "false";
defparam \cnt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \cnt[4]~output (
	.i(\cnt[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[4]~output .bus_hold = "false";
defparam \cnt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \cnt[5]~output (
	.i(\cnt[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[5]~output .bus_hold = "false";
defparam \cnt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \cnt[6]~output (
	.i(\cnt[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[6]~output .bus_hold = "false";
defparam \cnt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N9
cycloneiv_io_obuf \cnt[7]~output (
	.i(\cnt[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[7]~output .bus_hold = "false";
defparam \cnt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \cnt[8]~output (
	.i(\cnt[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[8]~output .bus_hold = "false";
defparam \cnt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \cnt[9]~output (
	.i(\cnt[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[9]~output .bus_hold = "false";
defparam \cnt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \cnt[10]~output (
	.i(\cnt[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[10]~output .bus_hold = "false";
defparam \cnt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \dout~output (
	.i(\dout~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout~output_o ),
	.obar());
// synopsys translate_off
defparam \dout~output .bus_hold = "false";
defparam \dout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \data_module[0]~output (
	.i(\u1|u3|dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[0]~output .bus_hold = "false";
defparam \data_module[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \data_module[1]~output (
	.i(\u1|u3|dataout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[1]~output .bus_hold = "false";
defparam \data_module[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \data_module[2]~output (
	.i(\u1|u3|dataout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[2]~output .bus_hold = "false";
defparam \data_module[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \data_module[3]~output (
	.i(\u1|u3|dataout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[3]~output .bus_hold = "false";
defparam \data_module[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \data_module[4]~output (
	.i(\u1|u3|dataout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[4]~output .bus_hold = "false";
defparam \data_module[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \data_module[5]~output (
	.i(\u1|u3|dataout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[5]~output .bus_hold = "false";
defparam \data_module[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \data_module[6]~output (
	.i(\u1|u3|dataout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[6]~output .bus_hold = "false";
defparam \data_module[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \data_module[7]~output (
	.i(\u1|u3|dataout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[7]~output .bus_hold = "false";
defparam \data_module[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \data_module[8]~output (
	.i(\u1|u3|dataout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[8]~output .bus_hold = "false";
defparam \data_module[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \data_module[9]~output (
	.i(\u1|u3|dataout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[9]~output .bus_hold = "false";
defparam \data_module[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \data_module[10]~output (
	.i(\u1|u3|dataout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_module[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_module[10]~output .bus_hold = "false";
defparam \data_module[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \code~output (
	.i(\u1|u2|code~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\code~output_o ),
	.obar());
// synopsys translate_off
defparam \code~output .bus_hold = "false";
defparam \code~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneiv_lcell_comb \count[0]~32 (
// Equation(s):
// \count[0]~32_combout  = \count[0]~reg0_q  $ (VCC)
// \count[0]~33  = CARRY(\count[0]~reg0_q )

	.dataa(gnd),
	.datab(\count[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~32_combout ),
	.cout(\count[0]~33 ));
// synopsys translate_off
defparam \count[0]~32 .lut_mask = 16'h33CC;
defparam \count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneiv_lcell_comb \cnt[0]~30 (
// Equation(s):
// \cnt[0]~30_combout  = !\cnt[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cnt[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[0]~30 .lut_mask = 16'h0F0F;
defparam \cnt[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N5
dffeas \cnt[0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[0]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0]~reg0 .is_wysiwyg = "true";
defparam \cnt[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
cycloneiv_lcell_comb \cnt[1]~10 (
// Equation(s):
// \cnt[1]~10_combout  = (\cnt[1]~reg0_q  & (\cnt[0]~reg0_q  $ (VCC))) # (!\cnt[1]~reg0_q  & (\cnt[0]~reg0_q  & VCC))
// \cnt[1]~11  = CARRY((\cnt[1]~reg0_q  & \cnt[0]~reg0_q ))

	.dataa(\cnt[1]~reg0_q ),
	.datab(\cnt[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt[1]~10_combout ),
	.cout(\cnt[1]~11 ));
// synopsys translate_off
defparam \cnt[1]~10 .lut_mask = 16'h6688;
defparam \cnt[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N9
dffeas \cnt[1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1]~reg0 .is_wysiwyg = "true";
defparam \cnt[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
cycloneiv_lcell_comb \cnt[2]~12 (
// Equation(s):
// \cnt[2]~12_combout  = (\cnt[2]~reg0_q  & (!\cnt[1]~11 )) # (!\cnt[2]~reg0_q  & ((\cnt[1]~11 ) # (GND)))
// \cnt[2]~13  = CARRY((!\cnt[1]~11 ) # (!\cnt[2]~reg0_q ))

	.dataa(\cnt[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[1]~11 ),
	.combout(\cnt[2]~12_combout ),
	.cout(\cnt[2]~13 ));
// synopsys translate_off
defparam \cnt[2]~12 .lut_mask = 16'h5A5F;
defparam \cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N11
dffeas \cnt[2]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2]~reg0 .is_wysiwyg = "true";
defparam \cnt[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
cycloneiv_lcell_comb \cnt[3]~14 (
// Equation(s):
// \cnt[3]~14_combout  = (\cnt[3]~reg0_q  & (\cnt[2]~13  $ (GND))) # (!\cnt[3]~reg0_q  & (!\cnt[2]~13  & VCC))
// \cnt[3]~15  = CARRY((\cnt[3]~reg0_q  & !\cnt[2]~13 ))

	.dataa(\cnt[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[2]~13 ),
	.combout(\cnt[3]~14_combout ),
	.cout(\cnt[3]~15 ));
// synopsys translate_off
defparam \cnt[3]~14 .lut_mask = 16'hA50A;
defparam \cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N13
dffeas \cnt[3]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3]~reg0 .is_wysiwyg = "true";
defparam \cnt[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
cycloneiv_lcell_comb \cnt[4]~16 (
// Equation(s):
// \cnt[4]~16_combout  = (\cnt[4]~reg0_q  & (!\cnt[3]~15 )) # (!\cnt[4]~reg0_q  & ((\cnt[3]~15 ) # (GND)))
// \cnt[4]~17  = CARRY((!\cnt[3]~15 ) # (!\cnt[4]~reg0_q ))

	.dataa(gnd),
	.datab(\cnt[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[3]~15 ),
	.combout(\cnt[4]~16_combout ),
	.cout(\cnt[4]~17 ));
// synopsys translate_off
defparam \cnt[4]~16 .lut_mask = 16'h3C3F;
defparam \cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N15
dffeas \cnt[4]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4]~reg0 .is_wysiwyg = "true";
defparam \cnt[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
cycloneiv_lcell_comb \cnt[5]~18 (
// Equation(s):
// \cnt[5]~18_combout  = (\cnt[5]~reg0_q  & (\cnt[4]~17  $ (GND))) # (!\cnt[5]~reg0_q  & (!\cnt[4]~17  & VCC))
// \cnt[5]~19  = CARRY((\cnt[5]~reg0_q  & !\cnt[4]~17 ))

	.dataa(gnd),
	.datab(\cnt[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[4]~17 ),
	.combout(\cnt[5]~18_combout ),
	.cout(\cnt[5]~19 ));
// synopsys translate_off
defparam \cnt[5]~18 .lut_mask = 16'hC30C;
defparam \cnt[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N17
dffeas \cnt[5]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5]~reg0 .is_wysiwyg = "true";
defparam \cnt[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneiv_lcell_comb \cnt[6]~20 (
// Equation(s):
// \cnt[6]~20_combout  = (\cnt[6]~reg0_q  & (!\cnt[5]~19 )) # (!\cnt[6]~reg0_q  & ((\cnt[5]~19 ) # (GND)))
// \cnt[6]~21  = CARRY((!\cnt[5]~19 ) # (!\cnt[6]~reg0_q ))

	.dataa(gnd),
	.datab(\cnt[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[5]~19 ),
	.combout(\cnt[6]~20_combout ),
	.cout(\cnt[6]~21 ));
// synopsys translate_off
defparam \cnt[6]~20 .lut_mask = 16'h3C3F;
defparam \cnt[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N19
dffeas \cnt[6]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6]~reg0 .is_wysiwyg = "true";
defparam \cnt[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
cycloneiv_lcell_comb \cnt[7]~22 (
// Equation(s):
// \cnt[7]~22_combout  = (\cnt[7]~reg0_q  & (\cnt[6]~21  $ (GND))) # (!\cnt[7]~reg0_q  & (!\cnt[6]~21  & VCC))
// \cnt[7]~23  = CARRY((\cnt[7]~reg0_q  & !\cnt[6]~21 ))

	.dataa(gnd),
	.datab(\cnt[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[6]~21 ),
	.combout(\cnt[7]~22_combout ),
	.cout(\cnt[7]~23 ));
// synopsys translate_off
defparam \cnt[7]~22 .lut_mask = 16'hC30C;
defparam \cnt[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N21
dffeas \cnt[7]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7]~reg0 .is_wysiwyg = "true";
defparam \cnt[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
cycloneiv_lcell_comb \cnt[8]~24 (
// Equation(s):
// \cnt[8]~24_combout  = (\cnt[8]~reg0_q  & (!\cnt[7]~23 )) # (!\cnt[8]~reg0_q  & ((\cnt[7]~23 ) # (GND)))
// \cnt[8]~25  = CARRY((!\cnt[7]~23 ) # (!\cnt[8]~reg0_q ))

	.dataa(\cnt[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[7]~23 ),
	.combout(\cnt[8]~24_combout ),
	.cout(\cnt[8]~25 ));
// synopsys translate_off
defparam \cnt[8]~24 .lut_mask = 16'h5A5F;
defparam \cnt[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N23
dffeas \cnt[8]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8]~reg0 .is_wysiwyg = "true";
defparam \cnt[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneiv_lcell_comb \cnt[9]~26 (
// Equation(s):
// \cnt[9]~26_combout  = (\cnt[9]~reg0_q  & (\cnt[8]~25  $ (GND))) # (!\cnt[9]~reg0_q  & (!\cnt[8]~25  & VCC))
// \cnt[9]~27  = CARRY((\cnt[9]~reg0_q  & !\cnt[8]~25 ))

	.dataa(gnd),
	.datab(\cnt[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[8]~25 ),
	.combout(\cnt[9]~26_combout ),
	.cout(\cnt[9]~27 ));
// synopsys translate_off
defparam \cnt[9]~26 .lut_mask = 16'hC30C;
defparam \cnt[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N25
dffeas \cnt[9]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9]~reg0 .is_wysiwyg = "true";
defparam \cnt[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneiv_lcell_comb \cnt[10]~28 (
// Equation(s):
// \cnt[10]~28_combout  = \cnt[10]~reg0_q  $ (\cnt[9]~27 )

	.dataa(\cnt[10]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt[9]~27 ),
	.combout(\cnt[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[10]~28 .lut_mask = 16'h5A5A;
defparam \cnt[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N27
dffeas \cnt[10]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cnt[10]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10]~reg0 .is_wysiwyg = "true";
defparam \cnt[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
cycloneiv_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\cnt[2]~reg0_q  & (\cnt[1]~reg0_q  & (\cnt[0]~reg0_q  & \cnt[3]~reg0_q )))

	.dataa(\cnt[2]~reg0_q ),
	.datab(\cnt[1]~reg0_q ),
	.datac(\cnt[0]~reg0_q ),
	.datad(\cnt[3]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneiv_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\cnt[5]~reg0_q  & (\cnt[6]~reg0_q  & (\cnt[4]~reg0_q  & \cnt[7]~reg0_q )))

	.dataa(\cnt[5]~reg0_q ),
	.datab(\cnt[6]~reg0_q ),
	.datac(\cnt[4]~reg0_q ),
	.datad(\cnt[7]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
cycloneiv_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\cnt[8]~reg0_q  & (\cnt[9]~reg0_q  & (\Equal1~0_combout  & \Equal1~1_combout )))

	.dataa(\cnt[8]~reg0_q ),
	.datab(\cnt[9]~reg0_q ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h8000;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneiv_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\cnt[10]~reg0_q  & \Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cnt[10]~reg0_q ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'hF000;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N0
cycloneiv_lcell_comb \u1|clk1~0 (
// Equation(s):
// \u1|clk1~0_combout  = \u1|clk1~q  $ (\Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|clk1~q ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\u1|clk1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|clk1~0 .lut_mask = 16'h0FF0;
defparam \u1|clk1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
cycloneiv_lcell_comb \u1|clk1~feeder (
// Equation(s):
// \u1|clk1~feeder_combout  = \u1|clk1~0_combout 

	.dataa(gnd),
	.datab(\u1|clk1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|clk1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|clk1~feeder .lut_mask = 16'hCCCC;
defparam \u1|clk1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N7
dffeas \u1|clk1 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|clk1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|clk1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|clk1 .is_wysiwyg = "true";
defparam \u1|clk1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiv_clkctrl \u1|clk1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|clk1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|clk1~clkctrl .clock_type = "global clock";
defparam \u1|clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N16
cycloneiv_lcell_comb \u1|u2|dt[1]~7 (
// Equation(s):
// \u1|u2|dt[1]~7_combout  = !\u1|u2|dt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|u2|dt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|u2|dt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[1]~7 .lut_mask = 16'h0F0F;
defparam \u1|u2|dt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y21_N8
cycloneiv_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneiv_lcell_comb \u1|u2|Add0~0 (
// Equation(s):
// \u1|u2|Add0~0_combout  = \u1|u2|i [0] $ (VCC)
// \u1|u2|Add0~1  = CARRY(\u1|u2|i [0])

	.dataa(\u1|u2|i [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|u2|Add0~0_combout ),
	.cout(\u1|u2|Add0~1 ));
// synopsys translate_off
defparam \u1|u2|Add0~0 .lut_mask = 16'h55AA;
defparam \u1|u2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
cycloneiv_lcell_comb \u1|u2|i~26 (
// Equation(s):
// \u1|u2|i~26_combout  = (\rst_n~input_o  & (\u1|u2|Add0~0_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Add0~0_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~26 .lut_mask = 16'h8880;
defparam \u1|u2|i~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \u1|u2|i[0] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u2|i~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[0] .is_wysiwyg = "true";
defparam \u1|u2|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneiv_lcell_comb \u1|u2|Add0~2 (
// Equation(s):
// \u1|u2|Add0~2_combout  = (\u1|u2|i [1] & (\u1|u2|Add0~1  & VCC)) # (!\u1|u2|i [1] & (!\u1|u2|Add0~1 ))
// \u1|u2|Add0~3  = CARRY((!\u1|u2|i [1] & !\u1|u2|Add0~1 ))

	.dataa(gnd),
	.datab(\u1|u2|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~1 ),
	.combout(\u1|u2|Add0~2_combout ),
	.cout(\u1|u2|Add0~3 ));
// synopsys translate_off
defparam \u1|u2|Add0~2 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
cycloneiv_lcell_comb \u1|u2|i~24 (
// Equation(s):
// \u1|u2|i~24_combout  = (\u1|u2|Add0~2_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Add0~2_combout ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~24 .lut_mask = 16'hA800;
defparam \u1|u2|i~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N21
dffeas \u1|u2|i[1] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u2|i~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[1] .is_wysiwyg = "true";
defparam \u1|u2|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneiv_lcell_comb \u1|u2|Add0~4 (
// Equation(s):
// \u1|u2|Add0~4_combout  = (\u1|u2|i [2] & ((GND) # (!\u1|u2|Add0~3 ))) # (!\u1|u2|i [2] & (\u1|u2|Add0~3  $ (GND)))
// \u1|u2|Add0~5  = CARRY((\u1|u2|i [2]) # (!\u1|u2|Add0~3 ))

	.dataa(gnd),
	.datab(\u1|u2|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~3 ),
	.combout(\u1|u2|Add0~4_combout ),
	.cout(\u1|u2|Add0~5 ));
// synopsys translate_off
defparam \u1|u2|Add0~4 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cycloneiv_lcell_comb \u1|u2|i~25 (
// Equation(s):
// \u1|u2|i~25_combout  = (\rst_n~input_o  & (\u1|u2|Add0~4_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~4_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~25 .lut_mask = 16'hA800;
defparam \u1|u2|i~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N3
dffeas \u1|u2|i[2] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u2|i~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[2] .is_wysiwyg = "true";
defparam \u1|u2|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneiv_lcell_comb \u1|u2|Add0~6 (
// Equation(s):
// \u1|u2|Add0~6_combout  = (\u1|u2|i [3] & (!\u1|u2|Add0~5 )) # (!\u1|u2|i [3] & (\u1|u2|Add0~5  & VCC))
// \u1|u2|Add0~7  = CARRY((\u1|u2|i [3] & !\u1|u2|Add0~5 ))

	.dataa(\u1|u2|i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~5 ),
	.combout(\u1|u2|Add0~6_combout ),
	.cout(\u1|u2|Add0~7 ));
// synopsys translate_off
defparam \u1|u2|Add0~6 .lut_mask = 16'h5A0A;
defparam \u1|u2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneiv_lcell_comb \u1|u2|i~27 (
// Equation(s):
// \u1|u2|i~27_combout  = (\rst_n~input_o  & (\u1|u2|Add0~6_combout  $ (((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout )))))

	.dataa(\u1|u2|Add0~6_combout ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~27 .lut_mask = 16'h5600;
defparam \u1|u2|i~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \u1|u2|i[3] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[3] .is_wysiwyg = "true";
defparam \u1|u2|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneiv_lcell_comb \u1|u2|Add0~8 (
// Equation(s):
// \u1|u2|Add0~8_combout  = (\u1|u2|i [4] & ((GND) # (!\u1|u2|Add0~7 ))) # (!\u1|u2|i [4] & (\u1|u2|Add0~7  $ (GND)))
// \u1|u2|Add0~9  = CARRY((\u1|u2|i [4]) # (!\u1|u2|Add0~7 ))

	.dataa(\u1|u2|i [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~7 ),
	.combout(\u1|u2|Add0~8_combout ),
	.cout(\u1|u2|Add0~9 ));
// synopsys translate_off
defparam \u1|u2|Add0~8 .lut_mask = 16'h5AAF;
defparam \u1|u2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneiv_lcell_comb \u1|u2|i~28 (
// Equation(s):
// \u1|u2|i~28_combout  = (\rst_n~input_o  & (\u1|u2|Add0~8_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~8_combout ),
	.datad(\u1|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~28 .lut_mask = 16'hA080;
defparam \u1|u2|i~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N13
dffeas \u1|u2|i[4] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[4] .is_wysiwyg = "true";
defparam \u1|u2|i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneiv_lcell_comb \u1|u2|Add0~10 (
// Equation(s):
// \u1|u2|Add0~10_combout  = (\u1|u2|i [5] & (\u1|u2|Add0~9  & VCC)) # (!\u1|u2|i [5] & (!\u1|u2|Add0~9 ))
// \u1|u2|Add0~11  = CARRY((!\u1|u2|i [5] & !\u1|u2|Add0~9 ))

	.dataa(\u1|u2|i [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~9 ),
	.combout(\u1|u2|Add0~10_combout ),
	.cout(\u1|u2|Add0~11 ));
// synopsys translate_off
defparam \u1|u2|Add0~10 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneiv_lcell_comb \u1|u2|i~29 (
// Equation(s):
// \u1|u2|i~29_combout  = (\rst_n~input_o  & (\u1|u2|Add0~10_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~10_combout ),
	.datad(\u1|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~29 .lut_mask = 16'hA080;
defparam \u1|u2|i~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N23
dffeas \u1|u2|i[5] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[5] .is_wysiwyg = "true";
defparam \u1|u2|i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneiv_lcell_comb \u1|u2|Add0~12 (
// Equation(s):
// \u1|u2|Add0~12_combout  = (\u1|u2|i [6] & ((GND) # (!\u1|u2|Add0~11 ))) # (!\u1|u2|i [6] & (\u1|u2|Add0~11  $ (GND)))
// \u1|u2|Add0~13  = CARRY((\u1|u2|i [6]) # (!\u1|u2|Add0~11 ))

	.dataa(\u1|u2|i [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~11 ),
	.combout(\u1|u2|Add0~12_combout ),
	.cout(\u1|u2|Add0~13 ));
// synopsys translate_off
defparam \u1|u2|Add0~12 .lut_mask = 16'h5AAF;
defparam \u1|u2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneiv_lcell_comb \u1|u2|i~30 (
// Equation(s):
// \u1|u2|i~30_combout  = (\rst_n~input_o  & (\u1|u2|Add0~12_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~12_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~30 .lut_mask = 16'hA800;
defparam \u1|u2|i~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \u1|u2|i[6] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[6] .is_wysiwyg = "true";
defparam \u1|u2|i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneiv_lcell_comb \u1|u2|Add0~14 (
// Equation(s):
// \u1|u2|Add0~14_combout  = (\u1|u2|i [7] & (\u1|u2|Add0~13  & VCC)) # (!\u1|u2|i [7] & (!\u1|u2|Add0~13 ))
// \u1|u2|Add0~15  = CARRY((!\u1|u2|i [7] & !\u1|u2|Add0~13 ))

	.dataa(\u1|u2|i [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~13 ),
	.combout(\u1|u2|Add0~14_combout ),
	.cout(\u1|u2|Add0~15 ));
// synopsys translate_off
defparam \u1|u2|Add0~14 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneiv_lcell_comb \u1|u2|i~31 (
// Equation(s):
// \u1|u2|i~31_combout  = (\rst_n~input_o  & (\u1|u2|Add0~14_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~14_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~31 .lut_mask = 16'hA800;
defparam \u1|u2|i~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N19
dffeas \u1|u2|i[7] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[7] .is_wysiwyg = "true";
defparam \u1|u2|i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneiv_lcell_comb \u1|u2|Add0~16 (
// Equation(s):
// \u1|u2|Add0~16_combout  = (\u1|u2|i [8] & ((GND) # (!\u1|u2|Add0~15 ))) # (!\u1|u2|i [8] & (\u1|u2|Add0~15  $ (GND)))
// \u1|u2|Add0~17  = CARRY((\u1|u2|i [8]) # (!\u1|u2|Add0~15 ))

	.dataa(\u1|u2|i [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~15 ),
	.combout(\u1|u2|Add0~16_combout ),
	.cout(\u1|u2|Add0~17 ));
// synopsys translate_off
defparam \u1|u2|Add0~16 .lut_mask = 16'h5AAF;
defparam \u1|u2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cycloneiv_lcell_comb \u1|u2|i~32 (
// Equation(s):
// \u1|u2|i~32_combout  = (\rst_n~input_o  & (\u1|u2|Add0~16_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~16_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~32 .lut_mask = 16'hA800;
defparam \u1|u2|i~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \u1|u2|i[8] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[8] .is_wysiwyg = "true";
defparam \u1|u2|i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneiv_lcell_comb \u1|u2|Add0~18 (
// Equation(s):
// \u1|u2|Add0~18_combout  = (\u1|u2|i [9] & (\u1|u2|Add0~17  & VCC)) # (!\u1|u2|i [9] & (!\u1|u2|Add0~17 ))
// \u1|u2|Add0~19  = CARRY((!\u1|u2|i [9] & !\u1|u2|Add0~17 ))

	.dataa(gnd),
	.datab(\u1|u2|i [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~17 ),
	.combout(\u1|u2|Add0~18_combout ),
	.cout(\u1|u2|Add0~19 ));
// synopsys translate_off
defparam \u1|u2|Add0~18 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
cycloneiv_lcell_comb \u1|u2|i~33 (
// Equation(s):
// \u1|u2|i~33_combout  = (\rst_n~input_o  & (\u1|u2|Add0~18_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~18_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~33 .lut_mask = 16'hA800;
defparam \u1|u2|i~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \u1|u2|i[9] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[9] .is_wysiwyg = "true";
defparam \u1|u2|i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneiv_lcell_comb \u1|u2|Add0~20 (
// Equation(s):
// \u1|u2|Add0~20_combout  = (\u1|u2|i [10] & ((GND) # (!\u1|u2|Add0~19 ))) # (!\u1|u2|i [10] & (\u1|u2|Add0~19  $ (GND)))
// \u1|u2|Add0~21  = CARRY((\u1|u2|i [10]) # (!\u1|u2|Add0~19 ))

	.dataa(gnd),
	.datab(\u1|u2|i [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~19 ),
	.combout(\u1|u2|Add0~20_combout ),
	.cout(\u1|u2|Add0~21 ));
// synopsys translate_off
defparam \u1|u2|Add0~20 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneiv_lcell_comb \u1|u2|i~34 (
// Equation(s):
// \u1|u2|i~34_combout  = (\u1|u2|Add0~20_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Add0~20_combout ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~34 .lut_mask = 16'hA800;
defparam \u1|u2|i~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \u1|u2|i[10] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[10] .is_wysiwyg = "true";
defparam \u1|u2|i[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneiv_lcell_comb \u1|u2|Add0~22 (
// Equation(s):
// \u1|u2|Add0~22_combout  = (\u1|u2|i [11] & (\u1|u2|Add0~21  & VCC)) # (!\u1|u2|i [11] & (!\u1|u2|Add0~21 ))
// \u1|u2|Add0~23  = CARRY((!\u1|u2|i [11] & !\u1|u2|Add0~21 ))

	.dataa(\u1|u2|i [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~21 ),
	.combout(\u1|u2|Add0~22_combout ),
	.cout(\u1|u2|Add0~23 ));
// synopsys translate_off
defparam \u1|u2|Add0~22 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cycloneiv_lcell_comb \u1|u2|i~35 (
// Equation(s):
// \u1|u2|i~35_combout  = (\rst_n~input_o  & (\u1|u2|Add0~22_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~22_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~35 .lut_mask = 16'hA800;
defparam \u1|u2|i~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \u1|u2|i[11] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[11] .is_wysiwyg = "true";
defparam \u1|u2|i[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneiv_lcell_comb \u1|u2|Add0~24 (
// Equation(s):
// \u1|u2|Add0~24_combout  = (\u1|u2|i [12] & ((GND) # (!\u1|u2|Add0~23 ))) # (!\u1|u2|i [12] & (\u1|u2|Add0~23  $ (GND)))
// \u1|u2|Add0~25  = CARRY((\u1|u2|i [12]) # (!\u1|u2|Add0~23 ))

	.dataa(gnd),
	.datab(\u1|u2|i [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~23 ),
	.combout(\u1|u2|Add0~24_combout ),
	.cout(\u1|u2|Add0~25 ));
// synopsys translate_off
defparam \u1|u2|Add0~24 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneiv_lcell_comb \u1|u2|i~36 (
// Equation(s):
// \u1|u2|i~36_combout  = (\rst_n~input_o  & (\u1|u2|Add0~24_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~24_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~36 .lut_mask = 16'hA800;
defparam \u1|u2|i~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \u1|u2|i[12] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[12] .is_wysiwyg = "true";
defparam \u1|u2|i[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneiv_lcell_comb \u1|u2|Add0~26 (
// Equation(s):
// \u1|u2|Add0~26_combout  = (\u1|u2|i [13] & (\u1|u2|Add0~25  & VCC)) # (!\u1|u2|i [13] & (!\u1|u2|Add0~25 ))
// \u1|u2|Add0~27  = CARRY((!\u1|u2|i [13] & !\u1|u2|Add0~25 ))

	.dataa(gnd),
	.datab(\u1|u2|i [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~25 ),
	.combout(\u1|u2|Add0~26_combout ),
	.cout(\u1|u2|Add0~27 ));
// synopsys translate_off
defparam \u1|u2|Add0~26 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
cycloneiv_lcell_comb \u1|u2|i~37 (
// Equation(s):
// \u1|u2|i~37_combout  = (\rst_n~input_o  & (\u1|u2|Add0~26_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~26_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~37 .lut_mask = 16'hA800;
defparam \u1|u2|i~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \u1|u2|i[13] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[13] .is_wysiwyg = "true";
defparam \u1|u2|i[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneiv_lcell_comb \u1|u2|Add0~28 (
// Equation(s):
// \u1|u2|Add0~28_combout  = (\u1|u2|i [14] & ((GND) # (!\u1|u2|Add0~27 ))) # (!\u1|u2|i [14] & (\u1|u2|Add0~27  $ (GND)))
// \u1|u2|Add0~29  = CARRY((\u1|u2|i [14]) # (!\u1|u2|Add0~27 ))

	.dataa(gnd),
	.datab(\u1|u2|i [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~27 ),
	.combout(\u1|u2|Add0~28_combout ),
	.cout(\u1|u2|Add0~29 ));
// synopsys translate_off
defparam \u1|u2|Add0~28 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneiv_lcell_comb \u1|u2|Add0~30 (
// Equation(s):
// \u1|u2|Add0~30_combout  = (\u1|u2|i [15] & (\u1|u2|Add0~29  & VCC)) # (!\u1|u2|i [15] & (!\u1|u2|Add0~29 ))
// \u1|u2|Add0~31  = CARRY((!\u1|u2|i [15] & !\u1|u2|Add0~29 ))

	.dataa(\u1|u2|i [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~29 ),
	.combout(\u1|u2|Add0~30_combout ),
	.cout(\u1|u2|Add0~31 ));
// synopsys translate_off
defparam \u1|u2|Add0~30 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneiv_lcell_comb \u1|u2|i~39 (
// Equation(s):
// \u1|u2|i~39_combout  = (\u1|u2|Add0~30_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Add0~30_combout ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~39 .lut_mask = 16'hA800;
defparam \u1|u2|i~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \u1|u2|i[15] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[15] .is_wysiwyg = "true";
defparam \u1|u2|i[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneiv_lcell_comb \u1|u2|Add0~32 (
// Equation(s):
// \u1|u2|Add0~32_combout  = (\u1|u2|i [16] & ((GND) # (!\u1|u2|Add0~31 ))) # (!\u1|u2|i [16] & (\u1|u2|Add0~31  $ (GND)))
// \u1|u2|Add0~33  = CARRY((\u1|u2|i [16]) # (!\u1|u2|Add0~31 ))

	.dataa(gnd),
	.datab(\u1|u2|i [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~31 ),
	.combout(\u1|u2|Add0~32_combout ),
	.cout(\u1|u2|Add0~33 ));
// synopsys translate_off
defparam \u1|u2|Add0~32 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneiv_lcell_comb \u1|u2|i~40 (
// Equation(s):
// \u1|u2|i~40_combout  = (\u1|u2|Add0~32_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Equal0~4_combout ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~32_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~40 .lut_mask = 16'hE000;
defparam \u1|u2|i~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \u1|u2|i[16] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[16] .is_wysiwyg = "true";
defparam \u1|u2|i[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneiv_lcell_comb \u1|u2|Add0~34 (
// Equation(s):
// \u1|u2|Add0~34_combout  = (\u1|u2|i [17] & (\u1|u2|Add0~33  & VCC)) # (!\u1|u2|i [17] & (!\u1|u2|Add0~33 ))
// \u1|u2|Add0~35  = CARRY((!\u1|u2|i [17] & !\u1|u2|Add0~33 ))

	.dataa(\u1|u2|i [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~33 ),
	.combout(\u1|u2|Add0~34_combout ),
	.cout(\u1|u2|Add0~35 ));
// synopsys translate_off
defparam \u1|u2|Add0~34 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneiv_lcell_comb \u1|u2|i~41 (
// Equation(s):
// \u1|u2|i~41_combout  = (\rst_n~input_o  & (\u1|u2|Add0~34_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~34_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~41 .lut_mask = 16'hA800;
defparam \u1|u2|i~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \u1|u2|i[17] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[17] .is_wysiwyg = "true";
defparam \u1|u2|i[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneiv_lcell_comb \u1|u2|Add0~36 (
// Equation(s):
// \u1|u2|Add0~36_combout  = (\u1|u2|i [18] & ((GND) # (!\u1|u2|Add0~35 ))) # (!\u1|u2|i [18] & (\u1|u2|Add0~35  $ (GND)))
// \u1|u2|Add0~37  = CARRY((\u1|u2|i [18]) # (!\u1|u2|Add0~35 ))

	.dataa(\u1|u2|i [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~35 ),
	.combout(\u1|u2|Add0~36_combout ),
	.cout(\u1|u2|Add0~37 ));
// synopsys translate_off
defparam \u1|u2|Add0~36 .lut_mask = 16'h5AAF;
defparam \u1|u2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneiv_lcell_comb \u1|u2|i~42 (
// Equation(s):
// \u1|u2|i~42_combout  = (\u1|u2|Add0~36_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Equal0~4_combout ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~36_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~42 .lut_mask = 16'hE000;
defparam \u1|u2|i~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \u1|u2|i[18] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[18] .is_wysiwyg = "true";
defparam \u1|u2|i[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneiv_lcell_comb \u1|u2|Add0~38 (
// Equation(s):
// \u1|u2|Add0~38_combout  = (\u1|u2|i [19] & (\u1|u2|Add0~37  & VCC)) # (!\u1|u2|i [19] & (!\u1|u2|Add0~37 ))
// \u1|u2|Add0~39  = CARRY((!\u1|u2|i [19] & !\u1|u2|Add0~37 ))

	.dataa(gnd),
	.datab(\u1|u2|i [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~37 ),
	.combout(\u1|u2|Add0~38_combout ),
	.cout(\u1|u2|Add0~39 ));
// synopsys translate_off
defparam \u1|u2|Add0~38 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneiv_lcell_comb \u1|u2|i~43 (
// Equation(s):
// \u1|u2|i~43_combout  = (\u1|u2|Add0~38_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Equal0~4_combout ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~38_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~43 .lut_mask = 16'hE000;
defparam \u1|u2|i~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \u1|u2|i[19] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[19] .is_wysiwyg = "true";
defparam \u1|u2|i[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneiv_lcell_comb \u1|u2|Add0~40 (
// Equation(s):
// \u1|u2|Add0~40_combout  = (\u1|u2|i [20] & ((GND) # (!\u1|u2|Add0~39 ))) # (!\u1|u2|i [20] & (\u1|u2|Add0~39  $ (GND)))
// \u1|u2|Add0~41  = CARRY((\u1|u2|i [20]) # (!\u1|u2|Add0~39 ))

	.dataa(gnd),
	.datab(\u1|u2|i [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~39 ),
	.combout(\u1|u2|Add0~40_combout ),
	.cout(\u1|u2|Add0~41 ));
// synopsys translate_off
defparam \u1|u2|Add0~40 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneiv_lcell_comb \u1|u2|i~44 (
// Equation(s):
// \u1|u2|i~44_combout  = (\rst_n~input_o  & (\u1|u2|Add0~40_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~40_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~44 .lut_mask = 16'hA800;
defparam \u1|u2|i~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \u1|u2|i[20] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[20] .is_wysiwyg = "true";
defparam \u1|u2|i[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneiv_lcell_comb \u1|u2|Add0~42 (
// Equation(s):
// \u1|u2|Add0~42_combout  = (\u1|u2|i [21] & (\u1|u2|Add0~41  & VCC)) # (!\u1|u2|i [21] & (!\u1|u2|Add0~41 ))
// \u1|u2|Add0~43  = CARRY((!\u1|u2|i [21] & !\u1|u2|Add0~41 ))

	.dataa(\u1|u2|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~41 ),
	.combout(\u1|u2|Add0~42_combout ),
	.cout(\u1|u2|Add0~43 ));
// synopsys translate_off
defparam \u1|u2|Add0~42 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneiv_lcell_comb \u1|u2|i~45 (
// Equation(s):
// \u1|u2|i~45_combout  = (\rst_n~input_o  & (\u1|u2|Add0~42_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~42_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~45 .lut_mask = 16'hA800;
defparam \u1|u2|i~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \u1|u2|i[21] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[21] .is_wysiwyg = "true";
defparam \u1|u2|i[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneiv_lcell_comb \u1|u2|Add0~44 (
// Equation(s):
// \u1|u2|Add0~44_combout  = (\u1|u2|i [22] & ((GND) # (!\u1|u2|Add0~43 ))) # (!\u1|u2|i [22] & (\u1|u2|Add0~43  $ (GND)))
// \u1|u2|Add0~45  = CARRY((\u1|u2|i [22]) # (!\u1|u2|Add0~43 ))

	.dataa(gnd),
	.datab(\u1|u2|i [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~43 ),
	.combout(\u1|u2|Add0~44_combout ),
	.cout(\u1|u2|Add0~45 ));
// synopsys translate_off
defparam \u1|u2|Add0~44 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneiv_lcell_comb \u1|u2|i~46 (
// Equation(s):
// \u1|u2|i~46_combout  = (\rst_n~input_o  & (\u1|u2|Add0~44_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~44_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~46 .lut_mask = 16'hA800;
defparam \u1|u2|i~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \u1|u2|i[22] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[22] .is_wysiwyg = "true";
defparam \u1|u2|i[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneiv_lcell_comb \u1|u2|Add0~46 (
// Equation(s):
// \u1|u2|Add0~46_combout  = (\u1|u2|i [23] & (\u1|u2|Add0~45  & VCC)) # (!\u1|u2|i [23] & (!\u1|u2|Add0~45 ))
// \u1|u2|Add0~47  = CARRY((!\u1|u2|i [23] & !\u1|u2|Add0~45 ))

	.dataa(gnd),
	.datab(\u1|u2|i [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~45 ),
	.combout(\u1|u2|Add0~46_combout ),
	.cout(\u1|u2|Add0~47 ));
// synopsys translate_off
defparam \u1|u2|Add0~46 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneiv_lcell_comb \u1|u2|i~47 (
// Equation(s):
// \u1|u2|i~47_combout  = (\rst_n~input_o  & (\u1|u2|Add0~46_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~46_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~47 .lut_mask = 16'hA800;
defparam \u1|u2|i~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \u1|u2|i[23] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[23] .is_wysiwyg = "true";
defparam \u1|u2|i[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneiv_lcell_comb \u1|u2|Equal0~6 (
// Equation(s):
// \u1|u2|Equal0~6_combout  = (\u1|u2|i [20]) # ((\u1|u2|i [23]) # ((\u1|u2|i [22]) # (\u1|u2|i [21])))

	.dataa(\u1|u2|i [20]),
	.datab(\u1|u2|i [23]),
	.datac(\u1|u2|i [22]),
	.datad(\u1|u2|i [21]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~6 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneiv_lcell_comb \u1|u2|Add0~48 (
// Equation(s):
// \u1|u2|Add0~48_combout  = (\u1|u2|i [24] & ((GND) # (!\u1|u2|Add0~47 ))) # (!\u1|u2|i [24] & (\u1|u2|Add0~47  $ (GND)))
// \u1|u2|Add0~49  = CARRY((\u1|u2|i [24]) # (!\u1|u2|Add0~47 ))

	.dataa(gnd),
	.datab(\u1|u2|i [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~47 ),
	.combout(\u1|u2|Add0~48_combout ),
	.cout(\u1|u2|Add0~49 ));
// synopsys translate_off
defparam \u1|u2|Add0~48 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneiv_lcell_comb \u1|u2|i~48 (
// Equation(s):
// \u1|u2|i~48_combout  = (\u1|u2|Add0~48_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\u1|u2|Equal0~4_combout ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~48_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~48 .lut_mask = 16'hE000;
defparam \u1|u2|i~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \u1|u2|i[24] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[24] .is_wysiwyg = "true";
defparam \u1|u2|i[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneiv_lcell_comb \u1|u2|Add0~50 (
// Equation(s):
// \u1|u2|Add0~50_combout  = (\u1|u2|i [25] & (\u1|u2|Add0~49  & VCC)) # (!\u1|u2|i [25] & (!\u1|u2|Add0~49 ))
// \u1|u2|Add0~51  = CARRY((!\u1|u2|i [25] & !\u1|u2|Add0~49 ))

	.dataa(gnd),
	.datab(\u1|u2|i [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~49 ),
	.combout(\u1|u2|Add0~50_combout ),
	.cout(\u1|u2|Add0~51 ));
// synopsys translate_off
defparam \u1|u2|Add0~50 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneiv_lcell_comb \u1|u2|i~49 (
// Equation(s):
// \u1|u2|i~49_combout  = (\rst_n~input_o  & (\u1|u2|Add0~50_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~50_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~49 .lut_mask = 16'hA800;
defparam \u1|u2|i~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N15
dffeas \u1|u2|i[25] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[25] .is_wysiwyg = "true";
defparam \u1|u2|i[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneiv_lcell_comb \u1|u2|Add0~52 (
// Equation(s):
// \u1|u2|Add0~52_combout  = (\u1|u2|i [26] & ((GND) # (!\u1|u2|Add0~51 ))) # (!\u1|u2|i [26] & (\u1|u2|Add0~51  $ (GND)))
// \u1|u2|Add0~53  = CARRY((\u1|u2|i [26]) # (!\u1|u2|Add0~51 ))

	.dataa(gnd),
	.datab(\u1|u2|i [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~51 ),
	.combout(\u1|u2|Add0~52_combout ),
	.cout(\u1|u2|Add0~53 ));
// synopsys translate_off
defparam \u1|u2|Add0~52 .lut_mask = 16'h3CCF;
defparam \u1|u2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneiv_lcell_comb \u1|u2|i~50 (
// Equation(s):
// \u1|u2|i~50_combout  = (\rst_n~input_o  & (\u1|u2|Add0~52_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~52_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~50 .lut_mask = 16'hA800;
defparam \u1|u2|i~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \u1|u2|i[26] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[26] .is_wysiwyg = "true";
defparam \u1|u2|i[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneiv_lcell_comb \u1|u2|Add0~54 (
// Equation(s):
// \u1|u2|Add0~54_combout  = (\u1|u2|i [27] & (\u1|u2|Add0~53  & VCC)) # (!\u1|u2|i [27] & (!\u1|u2|Add0~53 ))
// \u1|u2|Add0~55  = CARRY((!\u1|u2|i [27] & !\u1|u2|Add0~53 ))

	.dataa(gnd),
	.datab(\u1|u2|i [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~53 ),
	.combout(\u1|u2|Add0~54_combout ),
	.cout(\u1|u2|Add0~55 ));
// synopsys translate_off
defparam \u1|u2|Add0~54 .lut_mask = 16'hC303;
defparam \u1|u2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneiv_lcell_comb \u1|u2|i~51 (
// Equation(s):
// \u1|u2|i~51_combout  = (\rst_n~input_o  & (\u1|u2|Add0~54_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Add0~54_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~51 .lut_mask = 16'hA800;
defparam \u1|u2|i~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \u1|u2|i[27] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[27] .is_wysiwyg = "true";
defparam \u1|u2|i[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneiv_lcell_comb \u1|u2|Equal0~7 (
// Equation(s):
// \u1|u2|Equal0~7_combout  = (\u1|u2|i [27]) # ((\u1|u2|i [24]) # ((\u1|u2|i [25]) # (\u1|u2|i [26])))

	.dataa(\u1|u2|i [27]),
	.datab(\u1|u2|i [24]),
	.datac(\u1|u2|i [25]),
	.datad(\u1|u2|i [26]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~7 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneiv_lcell_comb \u1|u2|Add0~56 (
// Equation(s):
// \u1|u2|Add0~56_combout  = (\u1|u2|i [28] & ((GND) # (!\u1|u2|Add0~55 ))) # (!\u1|u2|i [28] & (\u1|u2|Add0~55  $ (GND)))
// \u1|u2|Add0~57  = CARRY((\u1|u2|i [28]) # (!\u1|u2|Add0~55 ))

	.dataa(\u1|u2|i [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~55 ),
	.combout(\u1|u2|Add0~56_combout ),
	.cout(\u1|u2|Add0~57 ));
// synopsys translate_off
defparam \u1|u2|Add0~56 .lut_mask = 16'h5AAF;
defparam \u1|u2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cycloneiv_lcell_comb \u1|u2|i~52 (
// Equation(s):
// \u1|u2|i~52_combout  = (\rst_n~input_o  & (\u1|u2|Add0~56_combout  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~9_combout ),
	.datac(\u1|u2|Add0~56_combout ),
	.datad(\u1|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~52 .lut_mask = 16'hA080;
defparam \u1|u2|i~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N15
dffeas \u1|u2|i[28] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[28] .is_wysiwyg = "true";
defparam \u1|u2|i[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneiv_lcell_comb \u1|u2|Add0~58 (
// Equation(s):
// \u1|u2|Add0~58_combout  = (\u1|u2|i [29] & (\u1|u2|Add0~57  & VCC)) # (!\u1|u2|i [29] & (!\u1|u2|Add0~57 ))
// \u1|u2|Add0~59  = CARRY((!\u1|u2|i [29] & !\u1|u2|Add0~57 ))

	.dataa(\u1|u2|i [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~57 ),
	.combout(\u1|u2|Add0~58_combout ),
	.cout(\u1|u2|Add0~59 ));
// synopsys translate_off
defparam \u1|u2|Add0~58 .lut_mask = 16'hA505;
defparam \u1|u2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneiv_lcell_comb \u1|u2|i~53 (
// Equation(s):
// \u1|u2|i~53_combout  = (\rst_n~input_o  & (\u1|u2|Add0~58_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~58_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~53 .lut_mask = 16'hA800;
defparam \u1|u2|i~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \u1|u2|i[29] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[29] .is_wysiwyg = "true";
defparam \u1|u2|i[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneiv_lcell_comb \u1|u2|Add0~60 (
// Equation(s):
// \u1|u2|Add0~60_combout  = (\u1|u2|i [30] & ((GND) # (!\u1|u2|Add0~59 ))) # (!\u1|u2|i [30] & (\u1|u2|Add0~59  $ (GND)))
// \u1|u2|Add0~61  = CARRY((\u1|u2|i [30]) # (!\u1|u2|Add0~59 ))

	.dataa(\u1|u2|i [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|u2|Add0~59 ),
	.combout(\u1|u2|Add0~60_combout ),
	.cout(\u1|u2|Add0~61 ));
// synopsys translate_off
defparam \u1|u2|Add0~60 .lut_mask = 16'h5AAF;
defparam \u1|u2|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneiv_lcell_comb \u1|u2|i~54 (
// Equation(s):
// \u1|u2|i~54_combout  = (\rst_n~input_o  & (\u1|u2|Add0~60_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~60_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~54 .lut_mask = 16'hA800;
defparam \u1|u2|i~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N27
dffeas \u1|u2|i[30] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[30] .is_wysiwyg = "true";
defparam \u1|u2|i[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneiv_lcell_comb \u1|u2|Add0~62 (
// Equation(s):
// \u1|u2|Add0~62_combout  = \u1|u2|Add0~61  $ (!\u1|u2|i [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u2|i [31]),
	.cin(\u1|u2|Add0~61 ),
	.combout(\u1|u2|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Add0~62 .lut_mask = 16'hF00F;
defparam \u1|u2|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneiv_lcell_comb \u1|u2|i~55 (
// Equation(s):
// \u1|u2|i~55_combout  = (\u1|u2|Add0~62_combout  & (\rst_n~input_o  & ((\u1|u2|Equal0~9_combout ) # (\u1|u2|Equal0~4_combout ))))

	.dataa(\u1|u2|Equal0~9_combout ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Add0~62_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\u1|u2|i~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~55 .lut_mask = 16'hE000;
defparam \u1|u2|i~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N25
dffeas \u1|u2|i[31] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[31] .is_wysiwyg = "true";
defparam \u1|u2|i[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneiv_lcell_comb \u1|u2|Equal0~8 (
// Equation(s):
// \u1|u2|Equal0~8_combout  = (\u1|u2|i [30]) # ((\u1|u2|i [31]) # ((\u1|u2|i [28]) # (\u1|u2|i [29])))

	.dataa(\u1|u2|i [30]),
	.datab(\u1|u2|i [31]),
	.datac(\u1|u2|i [28]),
	.datad(\u1|u2|i [29]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~8 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneiv_lcell_comb \u1|u2|Equal0~5 (
// Equation(s):
// \u1|u2|Equal0~5_combout  = (\u1|u2|i [17]) # ((\u1|u2|i [18]) # ((\u1|u2|i [16]) # (\u1|u2|i [19])))

	.dataa(\u1|u2|i [17]),
	.datab(\u1|u2|i [18]),
	.datac(\u1|u2|i [16]),
	.datad(\u1|u2|i [19]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~5 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneiv_lcell_comb \u1|u2|Equal0~9 (
// Equation(s):
// \u1|u2|Equal0~9_combout  = (\u1|u2|Equal0~6_combout ) # ((\u1|u2|Equal0~7_combout ) # ((\u1|u2|Equal0~8_combout ) # (\u1|u2|Equal0~5_combout )))

	.dataa(\u1|u2|Equal0~6_combout ),
	.datab(\u1|u2|Equal0~7_combout ),
	.datac(\u1|u2|Equal0~8_combout ),
	.datad(\u1|u2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|u2|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~9 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
cycloneiv_lcell_comb \u1|u2|i~38 (
// Equation(s):
// \u1|u2|i~38_combout  = (\rst_n~input_o  & (\u1|u2|Add0~28_combout  & ((\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\u1|u2|Equal0~4_combout ),
	.datac(\u1|u2|Equal0~9_combout ),
	.datad(\u1|u2|Add0~28_combout ),
	.cin(gnd),
	.combout(\u1|u2|i~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|i~38 .lut_mask = 16'hA800;
defparam \u1|u2|i~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \u1|u2|i[14] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|i~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|i[14] .is_wysiwyg = "true";
defparam \u1|u2|i[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneiv_lcell_comb \u1|u2|Equal0~3 (
// Equation(s):
// \u1|u2|Equal0~3_combout  = (\u1|u2|i [14]) # ((\u1|u2|i [15]) # ((\u1|u2|i [12]) # (\u1|u2|i [13])))

	.dataa(\u1|u2|i [14]),
	.datab(\u1|u2|i [15]),
	.datac(\u1|u2|i [12]),
	.datad(\u1|u2|i [13]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~3 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cycloneiv_lcell_comb \u1|u2|Equal0~0 (
// Equation(s):
// \u1|u2|Equal0~0_combout  = (((\u1|u2|i [2]) # (\u1|u2|i [1])) # (!\u1|u2|i [3])) # (!\u1|u2|i [0])

	.dataa(\u1|u2|i [0]),
	.datab(\u1|u2|i [3]),
	.datac(\u1|u2|i [2]),
	.datad(\u1|u2|i [1]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~0 .lut_mask = 16'hFFF7;
defparam \u1|u2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneiv_lcell_comb \u1|u2|Equal0~2 (
// Equation(s):
// \u1|u2|Equal0~2_combout  = (\u1|u2|i [8]) # ((\u1|u2|i [9]) # ((\u1|u2|i [11]) # (\u1|u2|i [10])))

	.dataa(\u1|u2|i [8]),
	.datab(\u1|u2|i [9]),
	.datac(\u1|u2|i [11]),
	.datad(\u1|u2|i [10]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~2 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneiv_lcell_comb \u1|u2|Equal0~1 (
// Equation(s):
// \u1|u2|Equal0~1_combout  = (\u1|u2|i [4]) # ((\u1|u2|i [6]) # ((\u1|u2|i [5]) # (\u1|u2|i [7])))

	.dataa(\u1|u2|i [4]),
	.datab(\u1|u2|i [6]),
	.datac(\u1|u2|i [5]),
	.datad(\u1|u2|i [7]),
	.cin(gnd),
	.combout(\u1|u2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~1 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cycloneiv_lcell_comb \u1|u2|Equal0~4 (
// Equation(s):
// \u1|u2|Equal0~4_combout  = (\u1|u2|Equal0~3_combout ) # ((\u1|u2|Equal0~0_combout ) # ((\u1|u2|Equal0~2_combout ) # (\u1|u2|Equal0~1_combout )))

	.dataa(\u1|u2|Equal0~3_combout ),
	.datab(\u1|u2|Equal0~0_combout ),
	.datac(\u1|u2|Equal0~2_combout ),
	.datad(\u1|u2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|u2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~4 .lut_mask = 16'hFFFE;
defparam \u1|u2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N18
cycloneiv_lcell_comb \u1|u2|dt[0]~1 (
// Equation(s):
// \u1|u2|dt[0]~1_combout  = (!\u1|u2|Equal0~4_combout  & (\rst_n~input_o  & !\u1|u2|Equal0~9_combout ))

	.dataa(\u1|u2|Equal0~4_combout ),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\u1|u2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u1|u2|dt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[0]~1 .lut_mask = 16'h0044;
defparam \u1|u2|dt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N19
dffeas \u1|u2|dt[1] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u2|dt[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[1] .is_wysiwyg = "true";
defparam \u1|u2|dt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
cycloneiv_lcell_comb \u1|u2|dt[2]~6 (
// Equation(s):
// \u1|u2|dt[2]~6_combout  = !\u1|u2|dt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|u2|dt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|u2|dt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[2]~6 .lut_mask = 16'h0F0F;
defparam \u1|u2|dt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N5
dffeas \u1|u2|dt[2] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[2] .is_wysiwyg = "true";
defparam \u1|u2|dt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
cycloneiv_lcell_comb \u1|u2|dt[3]~8 (
// Equation(s):
// \u1|u2|dt[3]~8_combout  = !\u1|u2|dt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|u2|dt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|u2|dt[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[3]~8 .lut_mask = 16'h0F0F;
defparam \u1|u2|dt[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N15
dffeas \u1|u2|dt[3] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[3] .is_wysiwyg = "true";
defparam \u1|u2|dt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
cycloneiv_lcell_comb \u1|u2|dt[4]~4 (
// Equation(s):
// \u1|u2|dt[4]~4_combout  = !\u1|u2|dt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|u2|dt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|u2|dt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[4]~4 .lut_mask = 16'h0F0F;
defparam \u1|u2|dt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N11
dffeas \u1|u2|dt[4] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[4] .is_wysiwyg = "true";
defparam \u1|u2|dt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
cycloneiv_lcell_comb \u1|u2|dt[5]~2 (
// Equation(s):
// \u1|u2|dt[5]~2_combout  = !\u1|u2|dt [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u2|dt [4]),
	.cin(gnd),
	.combout(\u1|u2|dt[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[5]~2 .lut_mask = 16'h00FF;
defparam \u1|u2|dt[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \u1|u2|dt[5] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[5] .is_wysiwyg = "true";
defparam \u1|u2|dt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
cycloneiv_lcell_comb \u1|u2|dt[6]~3 (
// Equation(s):
// \u1|u2|dt[6]~3_combout  = !\u1|u2|dt [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u2|dt [5]),
	.cin(gnd),
	.combout(\u1|u2|dt[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[6]~3 .lut_mask = 16'h00FF;
defparam \u1|u2|dt[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N1
dffeas \u1|u2|dt[6] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[6] .is_wysiwyg = "true";
defparam \u1|u2|dt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N6
cycloneiv_lcell_comb \u1|u2|dt[7]~5 (
// Equation(s):
// \u1|u2|dt[7]~5_combout  = !\u1|u2|dt [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u2|dt [6]),
	.cin(gnd),
	.combout(\u1|u2|dt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt[7]~5 .lut_mask = 16'h00FF;
defparam \u1|u2|dt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N7
dffeas \u1|u2|dt[7] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[7] .is_wysiwyg = "true";
defparam \u1|u2|dt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
cycloneiv_lcell_comb \u1|u2|dt~0 (
// Equation(s):
// \u1|u2|dt~0_combout  = \u1|u2|dt [1] $ (\u1|u2|dt [2] $ (\u1|u2|dt [3] $ (!\u1|u2|dt [7])))

	.dataa(\u1|u2|dt [1]),
	.datab(\u1|u2|dt [2]),
	.datac(\u1|u2|dt [3]),
	.datad(\u1|u2|dt [7]),
	.cin(gnd),
	.combout(\u1|u2|dt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|dt~0 .lut_mask = 16'h9669;
defparam \u1|u2|dt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N31
dffeas \u1|u2|dt[0] (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|dt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u2|dt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|dt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|dt[0] .is_wysiwyg = "true";
defparam \u1|u2|dt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
cycloneiv_lcell_comb \u1|u2|code~2 (
// Equation(s):
// \u1|u2|code~2_combout  = (\u1|u2|dt [0] & (\rst_n~input_o  & (!\u1|u2|Equal0~4_combout  & !\u1|u2|Equal0~9_combout )))

	.dataa(\u1|u2|dt [0]),
	.datab(\rst_n~input_o ),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u1|u2|code~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|code~2 .lut_mask = 16'h0008;
defparam \u1|u2|code~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
cycloneiv_lcell_comb \u1|u2|Mux0~0 (
// Equation(s):
// \u1|u2|Mux0~0_combout  = (\u1|u2|Add0~0_combout  & (((\u1|u2|Add0~2_combout )))) # (!\u1|u2|Add0~0_combout  & ((\u1|u2|Add0~2_combout  & ((\u1|u2|dt [6]))) # (!\u1|u2|Add0~2_combout  & (\u1|u2|dt [4]))))

	.dataa(\u1|u2|dt [4]),
	.datab(\u1|u2|dt [6]),
	.datac(\u1|u2|Add0~0_combout ),
	.datad(\u1|u2|Add0~2_combout ),
	.cin(gnd),
	.combout(\u1|u2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Mux0~0 .lut_mask = 16'hFC0A;
defparam \u1|u2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
cycloneiv_lcell_comb \u1|u2|Mux0~1 (
// Equation(s):
// \u1|u2|Mux0~1_combout  = (\u1|u2|Add0~0_combout  & ((\u1|u2|Mux0~0_combout  & (!\u1|u2|dt [7])) # (!\u1|u2|Mux0~0_combout  & ((!\u1|u2|dt [5]))))) # (!\u1|u2|Add0~0_combout  & (((\u1|u2|Mux0~0_combout ))))

	.dataa(\u1|u2|dt [7]),
	.datab(\u1|u2|dt [5]),
	.datac(\u1|u2|Add0~0_combout ),
	.datad(\u1|u2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u1|u2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Mux0~1 .lut_mask = 16'h5F30;
defparam \u1|u2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N22
cycloneiv_lcell_comb \u1|u2|Equal0~10 (
// Equation(s):
// \u1|u2|Equal0~10_combout  = (\u1|u2|Equal0~4_combout ) # (\u1|u2|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|u2|Equal0~4_combout ),
	.datad(\u1|u2|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u1|u2|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Equal0~10 .lut_mask = 16'hFFF0;
defparam \u1|u2|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
cycloneiv_lcell_comb \u1|u2|Mux0~2 (
// Equation(s):
// \u1|u2|Mux0~2_combout  = (\u1|u2|Add0~0_combout  & (((\u1|u2|Add0~2_combout ) # (!\u1|u2|dt [1])))) # (!\u1|u2|Add0~0_combout  & (\u1|u2|dt [0] & ((!\u1|u2|Add0~2_combout ))))

	.dataa(\u1|u2|dt [0]),
	.datab(\u1|u2|dt [1]),
	.datac(\u1|u2|Add0~0_combout ),
	.datad(\u1|u2|Add0~2_combout ),
	.cin(gnd),
	.combout(\u1|u2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|Mux0~2 .lut_mask = 16'hF03A;
defparam \u1|u2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
cycloneiv_lcell_comb \u1|u2|code~3 (
// Equation(s):
// \u1|u2|code~3_combout  = (\u1|u2|Add0~2_combout  & ((\u1|u2|Mux0~2_combout  & ((!\u1|u2|dt [3]))) # (!\u1|u2|Mux0~2_combout  & (\u1|u2|dt [2])))) # (!\u1|u2|Add0~2_combout  & (((\u1|u2|Mux0~2_combout ))))

	.dataa(\u1|u2|Add0~2_combout ),
	.datab(\u1|u2|dt [2]),
	.datac(\u1|u2|dt [3]),
	.datad(\u1|u2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\u1|u2|code~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|code~3 .lut_mask = 16'h5F88;
defparam \u1|u2|code~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N2
cycloneiv_lcell_comb \u1|u2|code~4 (
// Equation(s):
// \u1|u2|code~4_combout  = (\u1|u2|Equal0~10_combout  & ((\u1|u2|Add0~4_combout  & (\u1|u2|Mux0~1_combout )) # (!\u1|u2|Add0~4_combout  & ((\u1|u2|code~3_combout )))))

	.dataa(\u1|u2|Add0~4_combout ),
	.datab(\u1|u2|Mux0~1_combout ),
	.datac(\u1|u2|Equal0~10_combout ),
	.datad(\u1|u2|code~3_combout ),
	.cin(gnd),
	.combout(\u1|u2|code~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|code~4 .lut_mask = 16'hD080;
defparam \u1|u2|code~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
cycloneiv_lcell_comb \u1|u2|code~5 (
// Equation(s):
// \u1|u2|code~5_combout  = (\u1|u2|code~2_combout ) # ((\rst_n~input_o  & ((\u1|u2|code~4_combout ))) # (!\rst_n~input_o  & (\u1|u2|code~q )))

	.dataa(\u1|u2|code~2_combout ),
	.datab(\rst_n~input_o ),
	.datac(\u1|u2|code~q ),
	.datad(\u1|u2|code~4_combout ),
	.cin(gnd),
	.combout(\u1|u2|code~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u2|code~5 .lut_mask = 16'hFEBA;
defparam \u1|u2|code~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \u1|u2|code (
	.clk(!\u1|clk1~clkctrl_outclk ),
	.d(\u1|u2|code~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u2|code~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u2|code .is_wysiwyg = "true";
defparam \u1|u2|code .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y35_N0
cycloneiv_ram_block \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\cnt[8]~reg0_q ,\cnt[7]~reg0_q ,\cnt[6]~reg0_q ,\cnt[5]~reg0_q ,\cnt[4]~reg0_q ,\cnt[3]~reg0_q ,\cnt[2]~reg0_q ,\cnt[1]~reg0_q ,\cnt[0]~reg0_q ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sine.mif";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fsk_module:u1|fangwen:u1|rom2:rom2|altsyncram:altsyncram_component|altsyncram_7991:auto_generated|ALTSYNCRAM";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h3E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F160A85025118843E1D0D8642E160A048220F07030160A0481C0C06028100602010040201000000000000000001008040402018100A060301C120A058301C0F0884828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F2915;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A1906803E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F160A85025118843E1D0D8642E160A048220F07030160A0481C0C06028100602010040201000000000000000001008040402018100A060301C120A058301C0F088;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h4828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F29154B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A1906803E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F160A85025118843E1D0D8642E160A048220F07030160A0481C0C0602810060201;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0040201000000000000000001008040402018100A060301C120A058301C0F0884828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F29154B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A1906803E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F1;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h60A85025118843E1D0D8642E160A048220F07030160A0481C0C06028100602010040201000000000000000001008040402018100A060301C120A058301C0F0884828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F29154B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A190680;
// synopsys translate_on

// Location: M9K_X40_Y36_N0
cycloneiv_ram_block \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\cnt[9]~reg0_q ,\cnt[8]~reg0_q ,\cnt[7]~reg0_q ,\cnt[6]~reg0_q ,\cnt[5]~reg0_q ,\cnt[4]~reg0_q ,\cnt[3]~reg0_q ,\cnt[2]~reg0_q ,\cnt[1]~reg0_q ,\cnt[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sine.mif";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fsk_module:u1|fangwen:u1|rom1:rom1|altsyncram:altsyncram_component|altsyncram_7991:auto_generated|ALTSYNCRAM";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h3E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F160A85025118843E1D0D8642E160A048220F07030160A0481C0C06028100602010040201000000000000000001008040402018100A060301C120A058301C0F0884828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F2915;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A1906803E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F160A85025118843E1D0D8642E160A048220F07030160A0481C0C06028100602010040201000000000000000001008040402018100A060301C120A058301C0F088;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h4828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F29154B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A1906803E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F160A85025118843E1D0D8642E160A048220F07030160A0481C0C0602810060201;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0040201000000000000000001008040402018100A060301C120A058301C0F0884828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F29154B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A1906803E9E8EE73381B4D46732184BC5B2C154A44F261248C44208F878391B0D0622F1;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h60A85025118843E1D0D8642E160A048220F07030160A0481C0C06028100602010040201000000000000000001008040402018100A060301C120A058301C0F0884828160B864361D0F8844625140A8582F188D06C391E0F8824423124984F29154B05B2F184C867351B4E0733B9E8FA8041A19128D4824D2C994E27D44A5542AD5CB15A2DD74BC5FB0988C7653319ED16A359B0DB6EB7DC2E372B9DD2EA763B9DEF1793D1EAF67BBE5F4FA7DBF1FAFE7F3FDFEFF8040201008040200FF7FBFDFCFE7EBF1F6FA7D3E5EEF67ABD1E4F177BB9D8EA74B9DCAE370B7DBADB6C359A8D167B3194C7623097EBC5D2DD68B1572AD50A55127D38994B24D208D44A190680;
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
cycloneiv_lcell_comb \u1|u3|dataout~3 (
// Equation(s):
// \u1|u3|dataout~3_combout  = (\u1|u2|code~q  & ((\u1|u1|rom1|altsyncram_component|auto_generated|q_a [3]))) # (!\u1|u2|code~q  & (\u1|u1|rom2|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\u1|u2|code~q ),
	.datab(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\u1|u3|dataout~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~3 .lut_mask = 16'hEE44;
defparam \u1|u3|dataout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \u1|u3|dataout[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[3] .is_wysiwyg = "true";
defparam \u1|u3|dataout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneiv_lcell_comb \buffer[3]~feeder (
// Equation(s):
// \buffer[3]~feeder_combout  = \u1|u3|dataout [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [3]),
	.cin(gnd),
	.combout(\buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N11
dffeas \buffer[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[3] .is_wysiwyg = "true";
defparam \buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
cycloneiv_lcell_comb \u1|u3|dataout~1 (
// Equation(s):
// \u1|u3|dataout~1_combout  = (\u1|u2|code~q  & (\u1|u1|rom1|altsyncram_component|auto_generated|q_a [1])) # (!\u1|u2|code~q  & ((\u1|u1|rom2|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [1]),
	.datad(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u1|u3|dataout~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~1 .lut_mask = 16'hF5A0;
defparam \u1|u3|dataout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \u1|u3|dataout[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[1] .is_wysiwyg = "true";
defparam \u1|u3|dataout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneiv_lcell_comb \buffer[1]~feeder (
// Equation(s):
// \buffer[1]~feeder_combout  = \u1|u3|dataout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [1]),
	.cin(gnd),
	.combout(\buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N3
dffeas \buffer[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[1] .is_wysiwyg = "true";
defparam \buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
cycloneiv_lcell_comb \u1|u3|dataout~2 (
// Equation(s):
// \u1|u3|dataout~2_combout  = (\u1|u2|code~q  & (\u1|u1|rom1|altsyncram_component|auto_generated|q_a [2])) # (!\u1|u2|code~q  & ((\u1|u1|rom2|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [2]),
	.datad(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\u1|u3|dataout~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~2 .lut_mask = 16'hF5A0;
defparam \u1|u3|dataout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \u1|u3|dataout[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[2] .is_wysiwyg = "true";
defparam \u1|u3|dataout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N5
dffeas \buffer[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u3|dataout [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[2] .is_wysiwyg = "true";
defparam \buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
cycloneiv_lcell_comb \u1|u3|dataout~0 (
// Equation(s):
// \u1|u3|dataout~0_combout  = (\u1|u2|code~q  & (\u1|u1|rom1|altsyncram_component|auto_generated|q_a [0])) # (!\u1|u2|code~q  & ((\u1|u1|rom2|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\u1|u3|dataout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~0 .lut_mask = 16'hF5A0;
defparam \u1|u3|dataout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N27
dffeas \u1|u3|dataout[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[0] .is_wysiwyg = "true";
defparam \u1|u3|dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneiv_lcell_comb \buffer[0]~feeder (
// Equation(s):
// \buffer[0]~feeder_combout  = \u1|u3|dataout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [0]),
	.cin(gnd),
	.combout(\buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N1
dffeas \buffer[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[0] .is_wysiwyg = "true";
defparam \buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneiv_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (buffer[3]) # ((buffer[1]) # ((buffer[2]) # (buffer[0])))

	.dataa(buffer[3]),
	.datab(buffer[1]),
	.datac(buffer[2]),
	.datad(buffer[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFFFE;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cycloneiv_ram_block \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\cnt[8]~reg0_q ,\cnt[7]~reg0_q ,\cnt[6]~reg0_q ,\cnt[5]~reg0_q ,\cnt[4]~reg0_q ,\cnt[3]~reg0_q ,\cnt[2]~reg0_q ,\cnt[1]~reg0_q ,\cnt[0]~reg0_q ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sine.mif";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fsk_module:u1|fangwen:u1|rom2:rom2|altsyncram:altsyncram_component|altsyncram_7991:auto_generated|ALTSYNCRAM";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y37_N0
cycloneiv_ram_block \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\cnt[9]~reg0_q ,\cnt[8]~reg0_q ,\cnt[7]~reg0_q ,\cnt[6]~reg0_q ,\cnt[5]~reg0_q ,\cnt[4]~reg0_q ,\cnt[3]~reg0_q ,\cnt[2]~reg0_q ,\cnt[1]~reg0_q ,\cnt[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sine.mif";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fsk_module:u1|fangwen:u1|rom1:rom1|altsyncram:altsyncram_component|altsyncram_7991:auto_generated|ALTSYNCRAM";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|u1|rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
cycloneiv_lcell_comb \u1|u3|dataout~9 (
// Equation(s):
// \u1|u3|dataout~9_combout  = (\u1|u2|code~q  & ((\u1|u1|rom1|altsyncram_component|auto_generated|q_a [9]))) # (!\u1|u2|code~q  & (\u1|u1|rom2|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [9]),
	.datad(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u1|u3|dataout~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~9 .lut_mask = 16'hFA50;
defparam \u1|u3|dataout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \u1|u3|dataout[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[9] .is_wysiwyg = "true";
defparam \u1|u3|dataout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneiv_lcell_comb \buffer[9]~feeder (
// Equation(s):
// \buffer[9]~feeder_combout  = \u1|u3|dataout [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [9]),
	.cin(gnd),
	.combout(\buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N13
dffeas \buffer[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[9] .is_wysiwyg = "true";
defparam \buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
cycloneiv_lcell_comb \u1|u3|dataout~8 (
// Equation(s):
// \u1|u3|dataout~8_combout  = (\u1|u2|code~q  & ((\u1|u1|rom1|altsyncram_component|auto_generated|q_a [8]))) # (!\u1|u2|code~q  & (\u1|u1|rom2|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [8]),
	.datad(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u1|u3|dataout~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~8 .lut_mask = 16'hFA50;
defparam \u1|u3|dataout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N23
dffeas \u1|u3|dataout[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[8] .is_wysiwyg = "true";
defparam \u1|u3|dataout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneiv_lcell_comb \buffer[8]~feeder (
// Equation(s):
// \buffer[8]~feeder_combout  = \u1|u3|dataout [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [8]),
	.cin(gnd),
	.combout(\buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N21
dffeas \buffer[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[8] .is_wysiwyg = "true";
defparam \buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
cycloneiv_lcell_comb \u1|u3|dataout~10 (
// Equation(s):
// \u1|u3|dataout~10_combout  = (\u1|u2|code~q  & (\u1|u1|rom1|altsyncram_component|auto_generated|q_a [10])) # (!\u1|u2|code~q  & ((\u1|u1|rom2|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u1|u3|dataout~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~10 .lut_mask = 16'hF5A0;
defparam \u1|u3|dataout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \u1|u3|dataout[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[10] .is_wysiwyg = "true";
defparam \u1|u3|dataout[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N19
dffeas \buffer[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u3|dataout [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[10] .is_wysiwyg = "true";
defparam \buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
cycloneiv_lcell_comb \u1|u3|dataout~5 (
// Equation(s):
// \u1|u3|dataout~5_combout  = (\u1|u2|code~q  & ((\u1|u1|rom1|altsyncram_component|auto_generated|q_a [5]))) # (!\u1|u2|code~q  & (\u1|u1|rom2|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [5]),
	.datad(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u1|u3|dataout~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~5 .lut_mask = 16'hFA50;
defparam \u1|u3|dataout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \u1|u3|dataout[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[5] .is_wysiwyg = "true";
defparam \u1|u3|dataout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \buffer[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u3|dataout [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[5] .is_wysiwyg = "true";
defparam \buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
cycloneiv_lcell_comb \u1|u3|dataout~6 (
// Equation(s):
// \u1|u3|dataout~6_combout  = (\u1|u2|code~q  & ((\u1|u1|rom1|altsyncram_component|auto_generated|q_a [6]))) # (!\u1|u2|code~q  & (\u1|u1|rom2|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [6]),
	.datad(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\u1|u3|dataout~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~6 .lut_mask = 16'hFA50;
defparam \u1|u3|dataout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N19
dffeas \u1|u3|dataout[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[6] .is_wysiwyg = "true";
defparam \u1|u3|dataout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
cycloneiv_lcell_comb \buffer[6]~feeder (
// Equation(s):
// \buffer[6]~feeder_combout  = \u1|u3|dataout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [6]),
	.cin(gnd),
	.combout(\buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \buffer[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[6] .is_wysiwyg = "true";
defparam \buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
cycloneiv_lcell_comb \u1|u3|dataout~7 (
// Equation(s):
// \u1|u3|dataout~7_combout  = (\u1|u2|code~q  & ((\u1|u1|rom1|altsyncram_component|auto_generated|q_a [7]))) # (!\u1|u2|code~q  & (\u1|u1|rom2|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [7]),
	.datad(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u1|u3|dataout~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~7 .lut_mask = 16'hFA50;
defparam \u1|u3|dataout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N31
dffeas \u1|u3|dataout[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[7] .is_wysiwyg = "true";
defparam \u1|u3|dataout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N25
dffeas \buffer[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|u3|dataout [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[7] .is_wysiwyg = "true";
defparam \buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
cycloneiv_lcell_comb \u1|u3|dataout~4 (
// Equation(s):
// \u1|u3|dataout~4_combout  = (\u1|u2|code~q  & (\u1|u1|rom1|altsyncram_component|auto_generated|q_a [4])) # (!\u1|u2|code~q  & ((\u1|u1|rom2|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\u1|u2|code~q ),
	.datab(gnd),
	.datac(\u1|u1|rom1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\u1|u1|rom2|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u1|u3|dataout~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u3|dataout~4 .lut_mask = 16'hF5A0;
defparam \u1|u3|dataout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \u1|u3|dataout[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\u1|u3|dataout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u3|dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u3|dataout[4] .is_wysiwyg = "true";
defparam \u1|u3|dataout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
cycloneiv_lcell_comb \buffer[4]~feeder (
// Equation(s):
// \buffer[4]~feeder_combout  = \u1|u3|dataout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|u3|dataout [4]),
	.cin(gnd),
	.combout(\buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \buffer[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer[4] .is_wysiwyg = "true";
defparam \buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
cycloneiv_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (buffer[5]) # ((buffer[6]) # ((buffer[7]) # (buffer[4])))

	.dataa(buffer[5]),
	.datab(buffer[6]),
	.datac(buffer[7]),
	.datad(buffer[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hFFFE;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneiv_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ((buffer[8]) # ((buffer[10]) # (\Equal0~1_combout ))) # (!buffer[9])

	.dataa(buffer[9]),
	.datab(buffer[8]),
	.datac(buffer[10]),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hFFFD;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneiv_lcell_comb \count[4]~34 (
// Equation(s):
// \count[4]~34_combout  = (\Equal1~2_combout  & ((\cnt[10]~reg0_q ) # ((!\Equal0~0_combout  & !\Equal0~2_combout )))) # (!\Equal1~2_combout  & (((!\Equal0~0_combout  & !\Equal0~2_combout ))))

	.dataa(\Equal1~2_combout ),
	.datab(\cnt[10]~reg0_q ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\count[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \count[4]~34 .lut_mask = 16'h888F;
defparam \count[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y35_N1
dffeas \count[0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[0]~reg0 .is_wysiwyg = "true";
defparam \count[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
cycloneiv_lcell_comb \count[1]~35 (
// Equation(s):
// \count[1]~35_combout  = (\count[1]~reg0_q  & (!\count[0]~33 )) # (!\count[1]~reg0_q  & ((\count[0]~33 ) # (GND)))
// \count[1]~36  = CARRY((!\count[0]~33 ) # (!\count[1]~reg0_q ))

	.dataa(gnd),
	.datab(\count[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~33 ),
	.combout(\count[1]~35_combout ),
	.cout(\count[1]~36 ));
// synopsys translate_off
defparam \count[1]~35 .lut_mask = 16'h3C3F;
defparam \count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N3
dffeas \count[1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[1]~reg0 .is_wysiwyg = "true";
defparam \count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
cycloneiv_lcell_comb \count[2]~37 (
// Equation(s):
// \count[2]~37_combout  = (\count[2]~reg0_q  & (\count[1]~36  $ (GND))) # (!\count[2]~reg0_q  & (!\count[1]~36  & VCC))
// \count[2]~38  = CARRY((\count[2]~reg0_q  & !\count[1]~36 ))

	.dataa(gnd),
	.datab(\count[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[1]~36 ),
	.combout(\count[2]~37_combout ),
	.cout(\count[2]~38 ));
// synopsys translate_off
defparam \count[2]~37 .lut_mask = 16'hC30C;
defparam \count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N5
dffeas \count[2]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[2]~reg0 .is_wysiwyg = "true";
defparam \count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
cycloneiv_lcell_comb \count[3]~39 (
// Equation(s):
// \count[3]~39_combout  = (\count[3]~reg0_q  & (!\count[2]~38 )) # (!\count[3]~reg0_q  & ((\count[2]~38 ) # (GND)))
// \count[3]~40  = CARRY((!\count[2]~38 ) # (!\count[3]~reg0_q ))

	.dataa(\count[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[2]~38 ),
	.combout(\count[3]~39_combout ),
	.cout(\count[3]~40 ));
// synopsys translate_off
defparam \count[3]~39 .lut_mask = 16'h5A5F;
defparam \count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N7
dffeas \count[3]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[3]~reg0 .is_wysiwyg = "true";
defparam \count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N8
cycloneiv_lcell_comb \count[4]~41 (
// Equation(s):
// \count[4]~41_combout  = (\count[4]~reg0_q  & (\count[3]~40  $ (GND))) # (!\count[4]~reg0_q  & (!\count[3]~40  & VCC))
// \count[4]~42  = CARRY((\count[4]~reg0_q  & !\count[3]~40 ))

	.dataa(gnd),
	.datab(\count[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[3]~40 ),
	.combout(\count[4]~41_combout ),
	.cout(\count[4]~42 ));
// synopsys translate_off
defparam \count[4]~41 .lut_mask = 16'hC30C;
defparam \count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N9
dffeas \count[4]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[4]~reg0 .is_wysiwyg = "true";
defparam \count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
cycloneiv_lcell_comb \count[5]~43 (
// Equation(s):
// \count[5]~43_combout  = (\count[5]~reg0_q  & (!\count[4]~42 )) # (!\count[5]~reg0_q  & ((\count[4]~42 ) # (GND)))
// \count[5]~44  = CARRY((!\count[4]~42 ) # (!\count[5]~reg0_q ))

	.dataa(\count[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[4]~42 ),
	.combout(\count[5]~43_combout ),
	.cout(\count[5]~44 ));
// synopsys translate_off
defparam \count[5]~43 .lut_mask = 16'h5A5F;
defparam \count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N11
dffeas \count[5]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[5]~reg0 .is_wysiwyg = "true";
defparam \count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N12
cycloneiv_lcell_comb \count[6]~45 (
// Equation(s):
// \count[6]~45_combout  = (\count[6]~reg0_q  & (\count[5]~44  $ (GND))) # (!\count[6]~reg0_q  & (!\count[5]~44  & VCC))
// \count[6]~46  = CARRY((\count[6]~reg0_q  & !\count[5]~44 ))

	.dataa(\count[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[5]~44 ),
	.combout(\count[6]~45_combout ),
	.cout(\count[6]~46 ));
// synopsys translate_off
defparam \count[6]~45 .lut_mask = 16'hA50A;
defparam \count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N13
dffeas \count[6]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[6]~reg0 .is_wysiwyg = "true";
defparam \count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N14
cycloneiv_lcell_comb \count[7]~47 (
// Equation(s):
// \count[7]~47_combout  = (\count[7]~reg0_q  & (!\count[6]~46 )) # (!\count[7]~reg0_q  & ((\count[6]~46 ) # (GND)))
// \count[7]~48  = CARRY((!\count[6]~46 ) # (!\count[7]~reg0_q ))

	.dataa(gnd),
	.datab(\count[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[6]~46 ),
	.combout(\count[7]~47_combout ),
	.cout(\count[7]~48 ));
// synopsys translate_off
defparam \count[7]~47 .lut_mask = 16'h3C3F;
defparam \count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N15
dffeas \count[7]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[7]~reg0 .is_wysiwyg = "true";
defparam \count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
cycloneiv_lcell_comb \count[8]~49 (
// Equation(s):
// \count[8]~49_combout  = (\count[8]~reg0_q  & (\count[7]~48  $ (GND))) # (!\count[8]~reg0_q  & (!\count[7]~48  & VCC))
// \count[8]~50  = CARRY((\count[8]~reg0_q  & !\count[7]~48 ))

	.dataa(gnd),
	.datab(\count[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[7]~48 ),
	.combout(\count[8]~49_combout ),
	.cout(\count[8]~50 ));
// synopsys translate_off
defparam \count[8]~49 .lut_mask = 16'hC30C;
defparam \count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N17
dffeas \count[8]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[8]~reg0 .is_wysiwyg = "true";
defparam \count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
cycloneiv_lcell_comb \count[9]~51 (
// Equation(s):
// \count[9]~51_combout  = (\count[9]~reg0_q  & (!\count[8]~50 )) # (!\count[9]~reg0_q  & ((\count[8]~50 ) # (GND)))
// \count[9]~52  = CARRY((!\count[8]~50 ) # (!\count[9]~reg0_q ))

	.dataa(gnd),
	.datab(\count[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[8]~50 ),
	.combout(\count[9]~51_combout ),
	.cout(\count[9]~52 ));
// synopsys translate_off
defparam \count[9]~51 .lut_mask = 16'h3C3F;
defparam \count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N19
dffeas \count[9]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[9]~reg0 .is_wysiwyg = "true";
defparam \count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N20
cycloneiv_lcell_comb \count[10]~53 (
// Equation(s):
// \count[10]~53_combout  = (\count[10]~reg0_q  & (\count[9]~52  $ (GND))) # (!\count[10]~reg0_q  & (!\count[9]~52  & VCC))
// \count[10]~54  = CARRY((\count[10]~reg0_q  & !\count[9]~52 ))

	.dataa(gnd),
	.datab(\count[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[9]~52 ),
	.combout(\count[10]~53_combout ),
	.cout(\count[10]~54 ));
// synopsys translate_off
defparam \count[10]~53 .lut_mask = 16'hC30C;
defparam \count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N21
dffeas \count[10]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[10]~reg0 .is_wysiwyg = "true";
defparam \count[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
cycloneiv_lcell_comb \count[11]~55 (
// Equation(s):
// \count[11]~55_combout  = (\count[11]~reg0_q  & (!\count[10]~54 )) # (!\count[11]~reg0_q  & ((\count[10]~54 ) # (GND)))
// \count[11]~56  = CARRY((!\count[10]~54 ) # (!\count[11]~reg0_q ))

	.dataa(\count[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[10]~54 ),
	.combout(\count[11]~55_combout ),
	.cout(\count[11]~56 ));
// synopsys translate_off
defparam \count[11]~55 .lut_mask = 16'h5A5F;
defparam \count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N23
dffeas \count[11]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[11]~reg0 .is_wysiwyg = "true";
defparam \count[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
cycloneiv_lcell_comb \count[12]~57 (
// Equation(s):
// \count[12]~57_combout  = (\count[12]~reg0_q  & (\count[11]~56  $ (GND))) # (!\count[12]~reg0_q  & (!\count[11]~56  & VCC))
// \count[12]~58  = CARRY((\count[12]~reg0_q  & !\count[11]~56 ))

	.dataa(gnd),
	.datab(\count[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[11]~56 ),
	.combout(\count[12]~57_combout ),
	.cout(\count[12]~58 ));
// synopsys translate_off
defparam \count[12]~57 .lut_mask = 16'hC30C;
defparam \count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N25
dffeas \count[12]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[12]~reg0 .is_wysiwyg = "true";
defparam \count[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
cycloneiv_lcell_comb \count[13]~59 (
// Equation(s):
// \count[13]~59_combout  = (\count[13]~reg0_q  & (!\count[12]~58 )) # (!\count[13]~reg0_q  & ((\count[12]~58 ) # (GND)))
// \count[13]~60  = CARRY((!\count[12]~58 ) # (!\count[13]~reg0_q ))

	.dataa(\count[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[12]~58 ),
	.combout(\count[13]~59_combout ),
	.cout(\count[13]~60 ));
// synopsys translate_off
defparam \count[13]~59 .lut_mask = 16'h5A5F;
defparam \count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N27
dffeas \count[13]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[13]~reg0 .is_wysiwyg = "true";
defparam \count[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
cycloneiv_lcell_comb \count[14]~61 (
// Equation(s):
// \count[14]~61_combout  = (\count[14]~reg0_q  & (\count[13]~60  $ (GND))) # (!\count[14]~reg0_q  & (!\count[13]~60  & VCC))
// \count[14]~62  = CARRY((\count[14]~reg0_q  & !\count[13]~60 ))

	.dataa(gnd),
	.datab(\count[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[13]~60 ),
	.combout(\count[14]~61_combout ),
	.cout(\count[14]~62 ));
// synopsys translate_off
defparam \count[14]~61 .lut_mask = 16'hC30C;
defparam \count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N29
dffeas \count[14]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[14]~reg0 .is_wysiwyg = "true";
defparam \count[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
cycloneiv_lcell_comb \count[15]~63 (
// Equation(s):
// \count[15]~63_combout  = (\count[15]~reg0_q  & (!\count[14]~62 )) # (!\count[15]~reg0_q  & ((\count[14]~62 ) # (GND)))
// \count[15]~64  = CARRY((!\count[14]~62 ) # (!\count[15]~reg0_q ))

	.dataa(\count[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[14]~62 ),
	.combout(\count[15]~63_combout ),
	.cout(\count[15]~64 ));
// synopsys translate_off
defparam \count[15]~63 .lut_mask = 16'h5A5F;
defparam \count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y35_N31
dffeas \count[15]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[15]~reg0 .is_wysiwyg = "true";
defparam \count[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneiv_lcell_comb \count[16]~65 (
// Equation(s):
// \count[16]~65_combout  = (\count[16]~reg0_q  & (\count[15]~64  $ (GND))) # (!\count[16]~reg0_q  & (!\count[15]~64  & VCC))
// \count[16]~66  = CARRY((\count[16]~reg0_q  & !\count[15]~64 ))

	.dataa(gnd),
	.datab(\count[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[15]~64 ),
	.combout(\count[16]~65_combout ),
	.cout(\count[16]~66 ));
// synopsys translate_off
defparam \count[16]~65 .lut_mask = 16'hC30C;
defparam \count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N1
dffeas \count[16]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[16]~reg0 .is_wysiwyg = "true";
defparam \count[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneiv_lcell_comb \count[17]~67 (
// Equation(s):
// \count[17]~67_combout  = (\count[17]~reg0_q  & (!\count[16]~66 )) # (!\count[17]~reg0_q  & ((\count[16]~66 ) # (GND)))
// \count[17]~68  = CARRY((!\count[16]~66 ) # (!\count[17]~reg0_q ))

	.dataa(gnd),
	.datab(\count[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[16]~66 ),
	.combout(\count[17]~67_combout ),
	.cout(\count[17]~68 ));
// synopsys translate_off
defparam \count[17]~67 .lut_mask = 16'h3C3F;
defparam \count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N3
dffeas \count[17]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[17]~reg0 .is_wysiwyg = "true";
defparam \count[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
cycloneiv_lcell_comb \count[18]~69 (
// Equation(s):
// \count[18]~69_combout  = (\count[18]~reg0_q  & (\count[17]~68  $ (GND))) # (!\count[18]~reg0_q  & (!\count[17]~68  & VCC))
// \count[18]~70  = CARRY((\count[18]~reg0_q  & !\count[17]~68 ))

	.dataa(gnd),
	.datab(\count[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[17]~68 ),
	.combout(\count[18]~69_combout ),
	.cout(\count[18]~70 ));
// synopsys translate_off
defparam \count[18]~69 .lut_mask = 16'hC30C;
defparam \count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N5
dffeas \count[18]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[18]~reg0 .is_wysiwyg = "true";
defparam \count[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
cycloneiv_lcell_comb \count[19]~71 (
// Equation(s):
// \count[19]~71_combout  = (\count[19]~reg0_q  & (!\count[18]~70 )) # (!\count[19]~reg0_q  & ((\count[18]~70 ) # (GND)))
// \count[19]~72  = CARRY((!\count[18]~70 ) # (!\count[19]~reg0_q ))

	.dataa(\count[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[18]~70 ),
	.combout(\count[19]~71_combout ),
	.cout(\count[19]~72 ));
// synopsys translate_off
defparam \count[19]~71 .lut_mask = 16'h5A5F;
defparam \count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N7
dffeas \count[19]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[19]~reg0 .is_wysiwyg = "true";
defparam \count[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneiv_lcell_comb \count[20]~73 (
// Equation(s):
// \count[20]~73_combout  = (\count[20]~reg0_q  & (\count[19]~72  $ (GND))) # (!\count[20]~reg0_q  & (!\count[19]~72  & VCC))
// \count[20]~74  = CARRY((\count[20]~reg0_q  & !\count[19]~72 ))

	.dataa(gnd),
	.datab(\count[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[19]~72 ),
	.combout(\count[20]~73_combout ),
	.cout(\count[20]~74 ));
// synopsys translate_off
defparam \count[20]~73 .lut_mask = 16'hC30C;
defparam \count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N9
dffeas \count[20]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[20]~reg0 .is_wysiwyg = "true";
defparam \count[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneiv_lcell_comb \count[21]~75 (
// Equation(s):
// \count[21]~75_combout  = (\count[21]~reg0_q  & (!\count[20]~74 )) # (!\count[21]~reg0_q  & ((\count[20]~74 ) # (GND)))
// \count[21]~76  = CARRY((!\count[20]~74 ) # (!\count[21]~reg0_q ))

	.dataa(\count[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[20]~74 ),
	.combout(\count[21]~75_combout ),
	.cout(\count[21]~76 ));
// synopsys translate_off
defparam \count[21]~75 .lut_mask = 16'h5A5F;
defparam \count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N11
dffeas \count[21]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[21]~reg0 .is_wysiwyg = "true";
defparam \count[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
cycloneiv_lcell_comb \count[22]~77 (
// Equation(s):
// \count[22]~77_combout  = (\count[22]~reg0_q  & (\count[21]~76  $ (GND))) # (!\count[22]~reg0_q  & (!\count[21]~76  & VCC))
// \count[22]~78  = CARRY((\count[22]~reg0_q  & !\count[21]~76 ))

	.dataa(\count[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[21]~76 ),
	.combout(\count[22]~77_combout ),
	.cout(\count[22]~78 ));
// synopsys translate_off
defparam \count[22]~77 .lut_mask = 16'hA50A;
defparam \count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N13
dffeas \count[22]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[22]~reg0 .is_wysiwyg = "true";
defparam \count[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneiv_lcell_comb \count[23]~79 (
// Equation(s):
// \count[23]~79_combout  = (\count[23]~reg0_q  & (!\count[22]~78 )) # (!\count[23]~reg0_q  & ((\count[22]~78 ) # (GND)))
// \count[23]~80  = CARRY((!\count[22]~78 ) # (!\count[23]~reg0_q ))

	.dataa(gnd),
	.datab(\count[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[22]~78 ),
	.combout(\count[23]~79_combout ),
	.cout(\count[23]~80 ));
// synopsys translate_off
defparam \count[23]~79 .lut_mask = 16'h3C3F;
defparam \count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N15
dffeas \count[23]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[23]~reg0 .is_wysiwyg = "true";
defparam \count[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
cycloneiv_lcell_comb \count[24]~81 (
// Equation(s):
// \count[24]~81_combout  = (\count[24]~reg0_q  & (\count[23]~80  $ (GND))) # (!\count[24]~reg0_q  & (!\count[23]~80  & VCC))
// \count[24]~82  = CARRY((\count[24]~reg0_q  & !\count[23]~80 ))

	.dataa(gnd),
	.datab(\count[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[23]~80 ),
	.combout(\count[24]~81_combout ),
	.cout(\count[24]~82 ));
// synopsys translate_off
defparam \count[24]~81 .lut_mask = 16'hC30C;
defparam \count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N17
dffeas \count[24]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[24]~reg0 .is_wysiwyg = "true";
defparam \count[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
cycloneiv_lcell_comb \count[25]~83 (
// Equation(s):
// \count[25]~83_combout  = (\count[25]~reg0_q  & (!\count[24]~82 )) # (!\count[25]~reg0_q  & ((\count[24]~82 ) # (GND)))
// \count[25]~84  = CARRY((!\count[24]~82 ) # (!\count[25]~reg0_q ))

	.dataa(gnd),
	.datab(\count[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[24]~82 ),
	.combout(\count[25]~83_combout ),
	.cout(\count[25]~84 ));
// synopsys translate_off
defparam \count[25]~83 .lut_mask = 16'h3C3F;
defparam \count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N19
dffeas \count[25]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[25]~reg0 .is_wysiwyg = "true";
defparam \count[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneiv_lcell_comb \count[26]~85 (
// Equation(s):
// \count[26]~85_combout  = (\count[26]~reg0_q  & (\count[25]~84  $ (GND))) # (!\count[26]~reg0_q  & (!\count[25]~84  & VCC))
// \count[26]~86  = CARRY((\count[26]~reg0_q  & !\count[25]~84 ))

	.dataa(gnd),
	.datab(\count[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[25]~84 ),
	.combout(\count[26]~85_combout ),
	.cout(\count[26]~86 ));
// synopsys translate_off
defparam \count[26]~85 .lut_mask = 16'hC30C;
defparam \count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N21
dffeas \count[26]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[26]~reg0 .is_wysiwyg = "true";
defparam \count[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
cycloneiv_lcell_comb \count[27]~87 (
// Equation(s):
// \count[27]~87_combout  = (\count[27]~reg0_q  & (!\count[26]~86 )) # (!\count[27]~reg0_q  & ((\count[26]~86 ) # (GND)))
// \count[27]~88  = CARRY((!\count[26]~86 ) # (!\count[27]~reg0_q ))

	.dataa(\count[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[26]~86 ),
	.combout(\count[27]~87_combout ),
	.cout(\count[27]~88 ));
// synopsys translate_off
defparam \count[27]~87 .lut_mask = 16'h5A5F;
defparam \count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N23
dffeas \count[27]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[27]~reg0 .is_wysiwyg = "true";
defparam \count[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneiv_lcell_comb \count[28]~89 (
// Equation(s):
// \count[28]~89_combout  = (\count[28]~reg0_q  & (\count[27]~88  $ (GND))) # (!\count[28]~reg0_q  & (!\count[27]~88  & VCC))
// \count[28]~90  = CARRY((\count[28]~reg0_q  & !\count[27]~88 ))

	.dataa(gnd),
	.datab(\count[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[27]~88 ),
	.combout(\count[28]~89_combout ),
	.cout(\count[28]~90 ));
// synopsys translate_off
defparam \count[28]~89 .lut_mask = 16'hC30C;
defparam \count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N25
dffeas \count[28]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[28]~reg0 .is_wysiwyg = "true";
defparam \count[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
cycloneiv_lcell_comb \count[29]~91 (
// Equation(s):
// \count[29]~91_combout  = (\count[29]~reg0_q  & (!\count[28]~90 )) # (!\count[29]~reg0_q  & ((\count[28]~90 ) # (GND)))
// \count[29]~92  = CARRY((!\count[28]~90 ) # (!\count[29]~reg0_q ))

	.dataa(\count[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[28]~90 ),
	.combout(\count[29]~91_combout ),
	.cout(\count[29]~92 ));
// synopsys translate_off
defparam \count[29]~91 .lut_mask = 16'h5A5F;
defparam \count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N27
dffeas \count[29]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[29]~reg0 .is_wysiwyg = "true";
defparam \count[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
cycloneiv_lcell_comb \count[30]~93 (
// Equation(s):
// \count[30]~93_combout  = (\count[30]~reg0_q  & (\count[29]~92  $ (GND))) # (!\count[30]~reg0_q  & (!\count[29]~92  & VCC))
// \count[30]~94  = CARRY((\count[30]~reg0_q  & !\count[29]~92 ))

	.dataa(gnd),
	.datab(\count[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[29]~92 ),
	.combout(\count[30]~93_combout ),
	.cout(\count[30]~94 ));
// synopsys translate_off
defparam \count[30]~93 .lut_mask = 16'hC30C;
defparam \count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N29
dffeas \count[30]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[30]~reg0 .is_wysiwyg = "true";
defparam \count[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneiv_lcell_comb \count[31]~95 (
// Equation(s):
// \count[31]~95_combout  = \count[31]~reg0_q  $ (\count[30]~94 )

	.dataa(\count[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\count[30]~94 ),
	.combout(\count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \count[31]~95 .lut_mask = 16'h5A5A;
defparam \count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y34_N31
dffeas \count[31]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\count[4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[31]~reg0 .is_wysiwyg = "true";
defparam \count[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
cycloneiv_lcell_comb \dout~0 (
// Equation(s):
// \dout~0_combout  = (\Equal1~2_combout  & ((\cnt[10]~reg0_q  & (!\u1|u2|code~q )) # (!\cnt[10]~reg0_q  & ((\dout~reg0_q ))))) # (!\Equal1~2_combout  & (((\dout~reg0_q ))))

	.dataa(\u1|u2|code~q ),
	.datab(\Equal1~2_combout ),
	.datac(\dout~reg0_q ),
	.datad(\cnt[10]~reg0_q ),
	.cin(gnd),
	.combout(\dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \dout~0 .lut_mask = 16'h74F0;
defparam \dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N9
dffeas \dout~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\dout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout~reg0 .is_wysiwyg = "true";
defparam \dout~reg0 .power_up = "low";
// synopsys translate_on

assign count[0] = \count[0]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[3] = \count[3]~output_o ;

assign count[4] = \count[4]~output_o ;

assign count[5] = \count[5]~output_o ;

assign count[6] = \count[6]~output_o ;

assign count[7] = \count[7]~output_o ;

assign count[8] = \count[8]~output_o ;

assign count[9] = \count[9]~output_o ;

assign count[10] = \count[10]~output_o ;

assign count[11] = \count[11]~output_o ;

assign count[12] = \count[12]~output_o ;

assign count[13] = \count[13]~output_o ;

assign count[14] = \count[14]~output_o ;

assign count[15] = \count[15]~output_o ;

assign count[16] = \count[16]~output_o ;

assign count[17] = \count[17]~output_o ;

assign count[18] = \count[18]~output_o ;

assign count[19] = \count[19]~output_o ;

assign count[20] = \count[20]~output_o ;

assign count[21] = \count[21]~output_o ;

assign count[22] = \count[22]~output_o ;

assign count[23] = \count[23]~output_o ;

assign count[24] = \count[24]~output_o ;

assign count[25] = \count[25]~output_o ;

assign count[26] = \count[26]~output_o ;

assign count[27] = \count[27]~output_o ;

assign count[28] = \count[28]~output_o ;

assign count[29] = \count[29]~output_o ;

assign count[30] = \count[30]~output_o ;

assign count[31] = \count[31]~output_o ;

assign cnt[0] = \cnt[0]~output_o ;

assign cnt[1] = \cnt[1]~output_o ;

assign cnt[2] = \cnt[2]~output_o ;

assign cnt[3] = \cnt[3]~output_o ;

assign cnt[4] = \cnt[4]~output_o ;

assign cnt[5] = \cnt[5]~output_o ;

assign cnt[6] = \cnt[6]~output_o ;

assign cnt[7] = \cnt[7]~output_o ;

assign cnt[8] = \cnt[8]~output_o ;

assign cnt[9] = \cnt[9]~output_o ;

assign cnt[10] = \cnt[10]~output_o ;

assign dout = \dout~output_o ;

assign data_module[0] = \data_module[0]~output_o ;

assign data_module[1] = \data_module[1]~output_o ;

assign data_module[2] = \data_module[2]~output_o ;

assign data_module[3] = \data_module[3]~output_o ;

assign data_module[4] = \data_module[4]~output_o ;

assign data_module[5] = \data_module[5]~output_o ;

assign data_module[6] = \data_module[6]~output_o ;

assign data_module[7] = \data_module[7]~output_o ;

assign data_module[8] = \data_module[8]~output_o ;

assign data_module[9] = \data_module[9]~output_o ;

assign data_module[10] = \data_module[10]~output_o ;

assign code = \code~output_o ;

endmodule
