<div><span>Q1</span> - <p>Assume a computer has 32 bit addresses. Each block stores 16 words. A direct-mapped cache has 256 blocks. In which line(decimal value) of the cache would we look for each of the following addresses? Addresses are given in hexadecimal for convenience.</p>

<ol style="list-style-type:upper-alpha">
	<li>Address  will be found in line 1.</li>
	<li>Address  will be found in line 192.</li>
	<li>Address  will be found in line 15.</li>
	<li>Address  will be found in line 0.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - If an 8-way set-associative cache is made up of 32 bit words, 4 words per line and 4096 sets, how big is the cache in Kilo bytes (1 kilo = 1024)?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - Assume a 1  KB size 4-way set-associative cache with 64 byte blocks. Assume that the cache is initially empty. Consider replacement policy: Least Recently Used (LRU). What is the miss ratio(upto one decimal point) for the following memory accesses (in %)?

Addresses referenced:  .<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p>Assume a program consists of 8 pages and a computer has 16 frames of memory. A page consists of 4096 words and memory is word addressable. Currently, page 0 is in frame 2, page 4 is in frame 15, page 6 is in frame 5 and page 7 is in frame 9. No other pages are in memory. Translate the following virtual memory addresses into physical memory addresses below.</p>

<ol style="list-style-type:upper-alpha">
	<li>111000011110000 becomes 1001000011110000</li>
	<li>111000011110000 becomes 1011000011110000</li>
	<li>000000000000000 becomes 0010000000000000</li>
	<li>000000000000000 becomes 0000000000000010</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - <p>The designers of a cache system need to reduce the number of cache misses that occur in a certain group of programs. Which of the following statements is/are true?</p>

<ol style="list-style-type:upper-alpha">
	<li>If compulsory misses are most common, then the designers should consider increasing the cache line size to take better advantage of locality.</li>
	<li>If capacity misses are most common, then the designers should consider increasing the total cache size so it can contain more lines.</li>
	<li>If conflict misses are most common, then the designers should consider increasing the cache's associativity, in order to provide more flexibility when a collision occurs.</li>
	<li>If capacity misses are most common, then the designers should consider increasing the cache's associativity, in order to provide more flexibility when a collision occurs.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - Assume that a read request takes 50 nsec on a cache miss and 5 nsec on a cache hit. While running a program, it is observed that 80<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - <p>Which of the following statements about caches is (are) true?</p>

<ol style="list-style-type:upper-alpha">
	<li>A direct-mapped cache can have a lower miss rate than an associative cache of the same size (number of blocks).</li>
	<li>Programs with high spatial locality have a low cache miss rate primarily because the exact same addresses are re-referenced.</li>
	<li>Programs with high temporal locality have a low cache miss rate primarily because the exact same addresses are re-referenced.</li>
	<li>In direct mapped cache, there is no need of page replacement algorithm.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - <p>Consider the following piece of code</p>

<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
for(i=0;i   lt;100000;i++)
    Count += Data[i];
</pre>

<p>Count is in CPU register.</p>

<p>What kind of locality is exhibited by access to "Data"?</p>

<ol style="list-style-type:upper-alpha">
	<li>Temporal</li>
	<li>Spatial</li>
	<li>Both</li>
	<li>Neither</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - <p>A simple rule of thumb is that doubling the cache size reduces the miss rate by roughly 30%.<br>
Consider the following three systems :</p>

<ul>
	<li>System 1 : In system 1, we have main memory whose access time is 60 ns and there is no cache.</li>
	<li>System 2 : You implement a small, direct-mapped cache of 32K bytes with an access time of 30 ns. However, the hit rate is only about 50%.</li>
	<li>System 3 : We doubled the cache size of System 2 to 64K bytes.</li>
</ul>

<p>Which of the following is/are true about the (approx)expected percentage improvement in the effective memory access time?</p>

<ol style="list-style-type:upper-alpha">
	<li>0
	<li>0
	<li>15
	<li>15
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - <p>Consider a Direct Mapped Cache with 8 Entries(lines). The contents of the TAG entries are given below.</p>

<ul>
	<li>Entry 0</li>
	<li>Entry 1</li>
	<li>Entry 2</li>
	<li>Entry 3</li>
	<li>Entry 4</li>
	<li>Entry 5</li>
	<li>Entry 6</li>
	<li>Entry 7</li>
</ul>

<p>Each block stores 32 Bytes, for a   nbsp;32 bits address.   nbsp;</p>

<p>If there is a reference to address  (a byte reference), which entry in the cache will be accessed, is there a cache hit?</p>

<ol style="list-style-type:upper-alpha">
	<li>Entry 1, Hit</li>
	<li>Entry 0, Hit</li>
	<li>Entry 1, Miss</li>
	<li>Entry 0, Miss</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - <p>A 64  KB, direct mapped cache has 16 byte blocks. If addresses are 32 bits, how many bits are used the tag, index, and offset in this cache, respectively?</p>

<ol style="list-style-type:upper-alpha">
	<li>16,20,4</li>
	<li>16,4,12</li>
	<li>16,12,4</li>
	<li>12,16,4</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - <p>Assume you have a 2-way set associative cache.</p>

<ul>
	<li>Words are 4 bytes</li>
	<li>Addresses are to the byte</li>
	<li>Each block holds 512 bytes</li>
	<li>There are 1024 blocks in the cache</li>
</ul>

<p>If you reference a 32-bit physical address - and the cache is initially empty - how many data words are brought into the cache with this reference?</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - <p>Calculate the size of the tag and the size of the cache index and total number of bits is cache given that: Cache is direct mapped; Cache size =8  KB ; Block size =4 bytes ; Memory address size =32 bits.</p>

<p>Which of the following is true?</p>

<ol style="list-style-type:upper-alpha">
	<li>Tag bits =19</li>
	<li>Cache Index bits =19</li>
	<li>Cache Index bits =11</li>
	<li>A total of 2^19 main memory blocks map to each cache line.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - <p>A computer has a 32-bit address bus with a direct mapped cache, using 4   nbsp;bits for block offset, 16 tag bits, and 12 index bits.<br>
Which of the following address pairs can be placed in the cache simultaneously?</p>

<ol style="list-style-type:upper-alpha">
	<li>3 AC 6  F 456 and 26  A 35456</li>
	<li>3  F 08 C 304 and 3  F 08 C 371</li>
	<li>5 E 3 C 7680 and 8  F 3 C 768  A</li>
	<li>22334455 and 2233445 C</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - A computer has a 32 bit address and a 64 bit data bus with address resolution to the byte level. The computer is using a direct mapped cache with 4  K cache lines. The size of each cache line is 64 bytes.

How many memory cycles are required to fill up a cache line?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let q = [{'contents': '', 'post_id': '381904', 'text': '<p>Assume a computer has $32$ bit addresses. Each block stores $16$ words. A direct-mapped cache has $256$ blocks. In which line(decimal value) of the cache would we look for each of the following addresses? Addresses are given in hexadecimal for convenience.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Address $\\textsf{1A2BC012}$ will be found in line $1.$</li>\n\t<li>Address $\\textsf{1A2BC012}$ will be found in line $192.$</li>\n\t<li>Address $\\textsf{FFFF00FF}$ will be found in line $15.$</li>\n\t<li>Address $\\textsf{FFFF00FF}$ will be found in line $0.$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381928', 'text': 'If an $8$-way set-associative cache is made up of $32$ bit words, $4$ words per line and $4096$ sets, how big is the cache in Kilo bytes $(1\\;\\text{kilo} = 1024)?$', 'type': 'Numerical', 'answer': '512', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381898', 'text': 'Assume a $1 \\mathrm{~KB}$ size $4$-way set-associative cache with $64$ byte blocks. Assume that the cache is initially empty. Consider replacement policy: Least Recently Used (LRU). What is the miss ratio(upto one decimal point) for the following memory accesses (in $\\%)?$\n\nAddresses referenced: $\\textsf{0xFFFFEE44, 0xA10C0450, 0xFFFFEE88, 0xC4444464, 0xA10C0440,}$ $\\textsf{0x77777770, 0xFFFFEE7C, 0xBA000440, 0xFFFFEE68, 0xA10C046C}$.', 'type': 'Numerical', 'answer': '60', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,page-replacement,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381902', 'text': '<p>Assume a program consists of $8$ pages and a computer has $16$ frames of memory. A page consists of $4096$ words and memory is word addressable. Currently, page $0$ is in frame $2,$ page $4$ is in frame $15,$ page $6$ is in frame $5$ and page $7$ is in frame $9.$ No other pages are in memory. Translate the following virtual memory addresses into physical memory addresses below.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$111000011110000$ becomes $1001000011110000$</li>\n\t<li>$111000011110000$ becomes $1011000011110000$</li>\n\t<li>$000000000000000$ becomes $0010000000000000$</li>\n\t<li>$000000000000000$ becomes $0000000000000010$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381916', 'text': '<p>The designers of a cache system need to reduce the number of cache misses that occur in a certain group of programs. Which of the following statements is/are true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>If compulsory misses are most common, then the designers should consider increasing the cache line size to take better advantage of locality.</li>\n\t<li>If capacity misses are most common, then the designers should consider increasing the total cache size so it can contain more lines.</li>\n\t<li>If conflict misses are most common, then the designers should consider increasing the cache\'s associativity, in order to provide more flexibility when a collision occurs.</li>\n\t<li>If capacity misses are most common, then the designers should consider increasing the cache\'s associativity, in order to provide more flexibility when a collision occurs.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381924', 'text': 'Assume that a read request takes $50$ nsec on a cache miss and $5$ nsec on a cache hit. While running a program, it is observed that $80%$ of the processor’s read requests result in a cache hit. The average read access time is ________ nsec.', 'type': 'Numerical', 'answer': '14', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,hit-ratio,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381922', 'text': '<p>Which of the following statements about caches is (are) true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>A direct-mapped cache can have a lower miss rate than an associative cache of the same size (number of blocks).</li>\n\t<li>Programs with high spatial locality have a low cache miss rate primarily because the exact same addresses are re-referenced.</li>\n\t<li>Programs with high temporal locality have a low cache miss rate primarily because the exact same addresses are re-referenced.</li>\n\t<li>In direct mapped cache, there is no need of page replacement algorithm.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c;d', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,page-replacement,multiple-selects,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381920', 'text': '<p>Consider the following piece of code</p>\n\n<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor(i=0;i&lt;100000;i++)\n    Count += Data[i];\n</pre>\n\n<p>Count is in CPU register.</p>\n\n<p>What kind of locality is exhibited by access to "Data"?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Temporal</li>\n\t<li>Spatial</li>\n\t<li>Both</li>\n\t<li>Neither</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381914', 'text': '<p>A simple rule of thumb is that doubling the cache size reduces the miss rate by roughly $30\\%.$<br>\nConsider the following three systems :</p>\n\n<ul>\n\t<li>System $1 :$ In system $1,$ we have main memory whose access time is $60$ ns and there is no cache.</li>\n\t<li>System $2 :$ You implement a small, direct-mapped cache of $32$K bytes with an access time of $30$ ns. However, the hit rate is only about $50\\%$.</li>\n\t<li>System $3 :$ We doubled the cache size of System $2$ to $64$K bytes.</li>\n</ul>\n\n<p>Which of the following is/are true about the (approx)expected percentage improvement in the effective memory access time?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0%$ improvement using system $2$ over system $1.$</li>\n\t<li>$0%$ improvement using system $3$ over system $1.$</li>\n\t<li>$15%$ improvement using system $3$ over system $1.$</li>\n\t<li>$15%$ improvement using system $3$ over system $2.$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c;d', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381906', 'text': '<p>Consider a Direct Mapped Cache with $8$ Entries(lines). The contents of the TAG entries are given below.</p>\n\n<ul>\n\t<li>Entry $0 \\quad \\textsf{0x080101}$</li>\n\t<li>Entry $1 \\quad \\textsf{0x234234}$</li>\n\t<li>Entry $2 \\quad \\textsf{0x132342}$</li>\n\t<li>Entry $3 \\quad \\textsf{0x143456}$</li>\n\t<li>Entry $4 \\quad \\textsf{0x002233}$</li>\n\t<li>Entry $5 \\quad \\textsf{0x423553}$</li>\n\t<li>Entry $6 \\quad \\textsf{0x000235}$</li>\n\t<li>Entry $7 \\quad \\textsf{0x100002}$</li>\n</ul>\n\n<p>Each block stores $32$ Bytes, for a&nbsp;$32$ bits address.&nbsp;</p>\n\n<p>If there is a reference to address $\\textsf{"0x10020200"}$ (a byte reference), which entry in the cache will be accessed, is there a cache hit?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Entry $1,$ Hit</li>\n\t<li>Entry $0,$ Hit</li>\n\t<li>Entry $1,$ Miss</li>\n\t<li>Entry $0,$ Miss</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'D', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,hit-ratio,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381918', 'text': '<p>A $64 \\mathrm{~KB}$, direct mapped cache has $16$ byte blocks. If addresses are $32$ bits, how many bits are used the tag, index, and offset in this cache, respectively?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$16,20,4$</li>\n\t<li>$16,4,12$</li>\n\t<li>$16,12,4$</li>\n\t<li>$12,16,4$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381900', 'text': '<p>Assume you have a $2$-way set associative cache.</p>\n\n<ul>\n\t<li>Words are $4$ bytes</li>\n\t<li>Addresses are to the byte</li>\n\t<li>Each block holds $512$ bytes</li>\n\t<li>There are $1024$ blocks in the cache</li>\n</ul>\n\n<p>If you reference a $32$-bit physical address - and the cache is initially empty - how many data words are brought into the cache with this reference?</p>', 'type': 'Numerical', 'answer': '128', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381908', 'text': '<p>Calculate the size of the tag and the size of the cache index and total number of bits is cache given that: Cache is direct mapped; Cache size $=8 \\mathrm{~KB} ;$ Block size $=4$ bytes ; Memory address size $=32$ bits.</p>\n\n<p>Which of the following is true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Tag bits $=19$</li>\n\t<li>Cache Index bits $=19$</li>\n\t<li>Cache Index bits $=11$</li>\n\t<li>A total of $2^{19}$ main memory blocks map to each cache line.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c;d', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381910', 'text': '<p>A computer has a $32$-bit address bus with a direct mapped cache, using $4$&nbsp;bits for block offset, $16$ tag bits, and $12$ index bits.<br>\nWhich of the following address pairs can be placed in the cache simultaneously?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$3 \\mathrm{AC} 6 \\mathrm{~F} 456$ and $26 \\mathrm{~A} 35456$</li>\n\t<li>$3 \\mathrm{~F} 08 \\mathrm{C} 304$ and $3 \\mathrm{~F} 08 \\mathrm{C} 371$</li>\n\t<li>$5 \\mathrm{E} 3 \\mathrm{C} 7680$ and $8 \\mathrm{~F} 3 \\mathrm{C} 768 \\mathrm{~A}$</li>\n\t<li>$22334455$ and $2233445 \\mathrm{C}$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b;d', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381912', 'text': 'A computer has a $32$ bit address and a $64$ bit data bus with address resolution to the byte level. The computer is using a direct mapped cache with $4 \\mathrm{~K}$ cache lines. The size of each cache line is $64$ bytes.\n\nHow many memory cycles are required to fill up a cache line?', 'type': 'Numerical', 'answer': '8', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}]
      let data={'name': 'GO Classes Test Series 2024 | CO and Architecture | Test 3', 'duration': '45', 'total_qs': '15', 'total_qs_one': 5, 'total_qs_two': 10, 'apti_num_qs': 0, 'technical_num_qs': 15, 'apti_marks': 0, 'technical_marks': 25, 'total_marks': 25, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 15, 'marks': 25, 'question': [{'contents': '', 'post_id': '381904', 'text': '<p>Assume a computer has $32$ bit addresses. Each block stores $16$ words. A direct-mapped cache has $256$ blocks. In which line(decimal value) of the cache would we look for each of the following addresses? Addresses are given in hexadecimal for convenience.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Address $\\textsf{1A2BC012}$ will be found in line $1.$</li>\n\t<li>Address $\\textsf{1A2BC012}$ will be found in line $192.$</li>\n\t<li>Address $\\textsf{FFFF00FF}$ will be found in line $15.$</li>\n\t<li>Address $\\textsf{FFFF00FF}$ will be found in line $0.$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381928', 'text': 'If an $8$-way set-associative cache is made up of $32$ bit words, $4$ words per line and $4096$ sets, how big is the cache in Kilo bytes $(1\\;\\text{kilo} = 1024)?$', 'type': 'Numerical', 'answer': '512', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381898', 'text': 'Assume a $1 \\mathrm{~KB}$ size $4$-way set-associative cache with $64$ byte blocks. Assume that the cache is initially empty. Consider replacement policy: Least Recently Used (LRU). What is the miss ratio(upto one decimal point) for the following memory accesses (in $\\%)?$\n\nAddresses referenced: $\\textsf{0xFFFFEE44, 0xA10C0450, 0xFFFFEE88, 0xC4444464, 0xA10C0440,}$ $\\textsf{0x77777770, 0xFFFFEE7C, 0xBA000440, 0xFFFFEE68, 0xA10C046C}$.', 'type': 'Numerical', 'answer': '60', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,page-replacement,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381902', 'text': '<p>Assume a program consists of $8$ pages and a computer has $16$ frames of memory. A page consists of $4096$ words and memory is word addressable. Currently, page $0$ is in frame $2,$ page $4$ is in frame $15,$ page $6$ is in frame $5$ and page $7$ is in frame $9.$ No other pages are in memory. Translate the following virtual memory addresses into physical memory addresses below.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$111000011110000$ becomes $1001000011110000$</li>\n\t<li>$111000011110000$ becomes $1011000011110000$</li>\n\t<li>$000000000000000$ becomes $0010000000000000$</li>\n\t<li>$000000000000000$ becomes $0000000000000010$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381916', 'text': '<p>The designers of a cache system need to reduce the number of cache misses that occur in a certain group of programs. Which of the following statements is/are true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>If compulsory misses are most common, then the designers should consider increasing the cache line size to take better advantage of locality.</li>\n\t<li>If capacity misses are most common, then the designers should consider increasing the total cache size so it can contain more lines.</li>\n\t<li>If conflict misses are most common, then the designers should consider increasing the cache\'s associativity, in order to provide more flexibility when a collision occurs.</li>\n\t<li>If capacity misses are most common, then the designers should consider increasing the cache\'s associativity, in order to provide more flexibility when a collision occurs.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b;c', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381924', 'text': 'Assume that a read request takes $50$ nsec on a cache miss and $5$ nsec on a cache hit. While running a program, it is observed that $80%$ of the processor’s read requests result in a cache hit. The average read access time is ________ nsec.', 'type': 'Numerical', 'answer': '14', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,hit-ratio,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381922', 'text': '<p>Which of the following statements about caches is (are) true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>A direct-mapped cache can have a lower miss rate than an associative cache of the same size (number of blocks).</li>\n\t<li>Programs with high spatial locality have a low cache miss rate primarily because the exact same addresses are re-referenced.</li>\n\t<li>Programs with high temporal locality have a low cache miss rate primarily because the exact same addresses are re-referenced.</li>\n\t<li>In direct mapped cache, there is no need of page replacement algorithm.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c;d', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,page-replacement,multiple-selects,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381920', 'text': '<p>Consider the following piece of code</p>\n\n<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor(i=0;i&lt;100000;i++)\n    Count += Data[i];\n</pre>\n\n<p>Count is in CPU register.</p>\n\n<p>What kind of locality is exhibited by access to "Data"?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Temporal</li>\n\t<li>Spatial</li>\n\t<li>Both</li>\n\t<li>Neither</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381914', 'text': '<p>A simple rule of thumb is that doubling the cache size reduces the miss rate by roughly $30\\%.$<br>\nConsider the following three systems :</p>\n\n<ul>\n\t<li>System $1 :$ In system $1,$ we have main memory whose access time is $60$ ns and there is no cache.</li>\n\t<li>System $2 :$ You implement a small, direct-mapped cache of $32$K bytes with an access time of $30$ ns. However, the hit rate is only about $50\\%$.</li>\n\t<li>System $3 :$ We doubled the cache size of System $2$ to $64$K bytes.</li>\n</ul>\n\n<p>Which of the following is/are true about the (approx)expected percentage improvement in the effective memory access time?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0%$ improvement using system $2$ over system $1.$</li>\n\t<li>$0%$ improvement using system $3$ over system $1.$</li>\n\t<li>$15%$ improvement using system $3$ over system $1.$</li>\n\t<li>$15%$ improvement using system $3$ over system $2.$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c;d', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381906', 'text': '<p>Consider a Direct Mapped Cache with $8$ Entries(lines). The contents of the TAG entries are given below.</p>\n\n<ul>\n\t<li>Entry $0 \\quad \\textsf{0x080101}$</li>\n\t<li>Entry $1 \\quad \\textsf{0x234234}$</li>\n\t<li>Entry $2 \\quad \\textsf{0x132342}$</li>\n\t<li>Entry $3 \\quad \\textsf{0x143456}$</li>\n\t<li>Entry $4 \\quad \\textsf{0x002233}$</li>\n\t<li>Entry $5 \\quad \\textsf{0x423553}$</li>\n\t<li>Entry $6 \\quad \\textsf{0x000235}$</li>\n\t<li>Entry $7 \\quad \\textsf{0x100002}$</li>\n</ul>\n\n<p>Each block stores $32$ Bytes, for a&nbsp;$32$ bits address.&nbsp;</p>\n\n<p>If there is a reference to address $\\textsf{"0x10020200"}$ (a byte reference), which entry in the cache will be accessed, is there a cache hit?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Entry $1,$ Hit</li>\n\t<li>Entry $0,$ Hit</li>\n\t<li>Entry $1,$ Miss</li>\n\t<li>Entry $0,$ Miss</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'D', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,hit-ratio,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381918', 'text': '<p>A $64 \\mathrm{~KB}$, direct mapped cache has $16$ byte blocks. If addresses are $32$ bits, how many bits are used the tag, index, and offset in this cache, respectively?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$16,20,4$</li>\n\t<li>$16,4,12$</li>\n\t<li>$16,12,4$</li>\n\t<li>$12,16,4$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381900', 'text': '<p>Assume you have a $2$-way set associative cache.</p>\n\n<ul>\n\t<li>Words are $4$ bytes</li>\n\t<li>Addresses are to the byte</li>\n\t<li>Each block holds $512$ bytes</li>\n\t<li>There are $1024$ blocks in the cache</li>\n</ul>\n\n<p>If you reference a $32$-bit physical address - and the cache is initially empty - how many data words are brought into the cache with this reference?</p>', 'type': 'Numerical', 'answer': '128', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381908', 'text': '<p>Calculate the size of the tag and the size of the cache index and total number of bits is cache given that: Cache is direct mapped; Cache size $=8 \\mathrm{~KB} ;$ Block size $=4$ bytes ; Memory address size $=32$ bits.</p>\n\n<p>Which of the following is true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Tag bits $=19$</li>\n\t<li>Cache Index bits $=19$</li>\n\t<li>Cache Index bits $=11$</li>\n\t<li>A total of $2^{19}$ main memory blocks map to each cache line.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;c;d', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381910', 'text': '<p>A computer has a $32$-bit address bus with a direct mapped cache, using $4$&nbsp;bits for block offset, $16$ tag bits, and $12$ index bits.<br>\nWhich of the following address pairs can be placed in the cache simultaneously?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$3 \\mathrm{AC} 6 \\mathrm{~F} 456$ and $26 \\mathrm{~A} 35456$</li>\n\t<li>$3 \\mathrm{~F} 08 \\mathrm{C} 304$ and $3 \\mathrm{~F} 08 \\mathrm{C} 371$</li>\n\t<li>$5 \\mathrm{E} 3 \\mathrm{C} 7680$ and $8 \\mathrm{~F} 3 \\mathrm{C} 768 \\mathrm{~A}$</li>\n\t<li>$22334455$ and $2233445 \\mathrm{C}$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b;d', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,goclasses,co-and-architecture,cache-memory,multiple-selects,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '381912', 'text': 'A computer has a $32$ bit address and a $64$ bit data bus with address resolution to the byte level. The computer is using a direct mapped cache with $4 \\mathrm{~K}$ cache lines. The size of each cache line is $64$ bytes.\n\nHow many memory cycles are required to fill up a cache line?', 'type': 'Numerical', 'answer': '8', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-3,numerical-answers,goclasses,co-and-architecture,cache-memory,2-marks', 'category': 'CO and Architecture'}]}]}
      </script>
      