/* auto-generated by gen_mmu_table.pl, do not edit! */
#include "mmu.h"
#include "netx4000_regdef.h"
#include "memory_map.h"
#include <stdint.h>
__attribute__((section(".mmu_table"))) const uint32_t mmu_table[4096] = {
 MMU_SECTION(0x00000000, 0x000, MT_ROM_LO | AP_ROM_LO), MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_SECTION(Addr_NX4000_CR7_rom, 0x000, MT_ROM_HI | AP_RO_RO), MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x000, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x001, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x002, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x003, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x004, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x005, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x006, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x007, MT_INTRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x008, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x009, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x00a, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x00b, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x00c, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x00d, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x00e, MT_INTRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0, 0x00f, MT_INTRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x000, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x001, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x002, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x003, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x004, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x005, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x006, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x007, MT_INTRAM_MIRROR1 | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x008, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x009, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x00a, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x00b, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x00c, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x00d, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x00e, MT_INTRAM_MIRROR1 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror1, 0x00f, MT_INTRAM_MIRROR1 | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x000, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x001, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x002, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x003, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x004, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x005, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x006, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x007, MT_INTRAM_MIRROR2 | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x008, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x009, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x00a, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x00b, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x00c, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x00d, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x00e, MT_INTRAM_MIRROR2 | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_intram_rap0_mirror2, 0x00f, MT_INTRAM_MIRROR2 | AP_RW_RW),
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x000, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x001, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x002, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x003, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x004, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x005, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x006, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x007, MT_DEVICE | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x008, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x009, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x00a, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x00b, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x00c, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x00d, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x00e, MT_DEVICE | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_nflash, 0x00f, MT_DEVICE | AP_RW_RW),
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT, MMU_ENTRY_TYPE_FAULT,
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x000, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x001, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x002, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x003, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x004, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x005, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x006, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x007, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x008, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x009, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x00a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x00b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x00c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x00d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x00e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x00f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x010, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x011, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x012, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x013, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x014, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x015, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x016, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x017, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x018, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x019, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x01a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x01b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x01c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x01d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x01e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x01f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x020, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x021, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x022, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x023, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x024, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x025, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x026, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x027, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x028, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x029, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x02a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x02b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x02c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x02d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x02e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x02f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x030, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x031, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x032, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x033, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x034, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x035, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x036, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x037, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x038, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x039, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x03a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x03b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x03c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x03d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x03e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x03f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x040, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x041, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x042, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x043, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x044, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x045, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x046, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x047, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x048, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x049, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x04a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x04b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x04c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x04d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x04e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x04f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x050, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x051, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x052, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x053, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x054, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x055, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x056, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x057, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x058, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x059, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x05a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x05b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x05c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x05d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x05e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x05f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x060, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x061, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x062, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x063, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x064, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x065, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x066, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x067, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x068, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x069, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x06a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x06b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x06c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x06d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x06e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x06f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x070, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x071, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x072, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x073, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x074, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x075, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x076, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x077, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x078, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x079, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x07a, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x07b, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x07c, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x07d, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x07e, MT_NORMAL_CACHED | AP_RO_RO), MMU_SECTION(Addr_NX4000_NX2RAP_SQIROM0, 0x07f, MT_NORMAL_CACHED | AP_RO_RO),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x000, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x001, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x002, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x003, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x004, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x005, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x006, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x007, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x008, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x009, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x00a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x00b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x00c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x00d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x00e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x00f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x010, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x011, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x012, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x013, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x014, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x015, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x016, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x017, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x018, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x019, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x01a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x01b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x01c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x01d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x01e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x01f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x020, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x021, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x022, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x023, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x024, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x025, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x026, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x027, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x028, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x029, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x02a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x02b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x02c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x02d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x02e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x02f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x030, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x031, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x032, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x033, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x034, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x035, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x036, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x037, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x038, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x039, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x03a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x03b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x03c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x03d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x03e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x03f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x040, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x041, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x042, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x043, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x044, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x045, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x046, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x047, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x048, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x049, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x04a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x04b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x04c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x04d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x04e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x04f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x050, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x051, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x052, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x053, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x054, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x055, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x056, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x057, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x058, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x059, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x05a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x05b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x05c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x05d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x05e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x05f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x060, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x061, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x062, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x063, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x064, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x065, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x066, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x067, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x068, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x069, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x06a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x06b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x06c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x06d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x06e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x06f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x070, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x071, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x072, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x073, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x074, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x075, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x076, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x077, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x078, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x079, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x07a, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x07b, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x07c, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x07d, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x07e, MT_RAP_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_extsram0, 0x07f, MT_RAP_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x000, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x001, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x002, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x003, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x004, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x005, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x006, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x007, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x008, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x009, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x00a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x00b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x00c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x00d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x00e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x00f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x010, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x011, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x012, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x013, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x014, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x015, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x016, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x017, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x018, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x019, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x01a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x01b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x01c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x01d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x01e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x01f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x020, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x021, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x022, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x023, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x024, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x025, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x026, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x027, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x028, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x029, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x02a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x02b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x02c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x02d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x02e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x02f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x030, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x031, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x032, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x033, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x034, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x035, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x036, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x037, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x038, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x039, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x03a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x03b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x03c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x03d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x03e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x03f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x040, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x041, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x042, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x043, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x044, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x045, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x046, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x047, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x048, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x049, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x04a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x04b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x04c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x04d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x04e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x04f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x050, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x051, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x052, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x053, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x054, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x055, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x056, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x057, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x058, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x059, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x05a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x05b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x05c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x05d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x05e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x05f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x060, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x061, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x062, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x063, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x064, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x065, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x066, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x067, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x068, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x069, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x06a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x06b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x06c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x06d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x06e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x06f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x070, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x071, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x072, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x073, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x074, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x075, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x076, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x077, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x078, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x079, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x07a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x07b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x07c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x07d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x07e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x07f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x080, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x081, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x082, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x083, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x084, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x085, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x086, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x087, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x088, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x089, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x08a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x08b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x08c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x08d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x08e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x08f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x090, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x091, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x092, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x093, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x094, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x095, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x096, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x097, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x098, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x099, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x09a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x09b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x09c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x09d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x09e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x09f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0a9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0aa, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ab, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ac, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ad, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ae, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0af, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0b9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ba, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0bb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0bc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0bd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0be, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0bf, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0c9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ca, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0cb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0cc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0cd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ce, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0cf, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0d9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0da, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0db, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0dc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0dd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0de, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0df, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0e9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ea, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0eb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ec, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ed, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ee, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ef, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0f9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0fa, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0fb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0fc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0fd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0fe, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x0ff, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x100, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x101, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x102, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x103, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x104, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x105, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x106, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x107, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x108, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x109, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x10a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x10b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x10c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x10d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x10e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x10f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x110, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x111, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x112, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x113, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x114, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x115, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x116, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x117, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x118, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x119, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x11a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x11b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x11c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x11d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x11e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x11f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x120, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x121, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x122, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x123, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x124, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x125, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x126, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x127, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x128, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x129, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x12a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x12b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x12c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x12d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x12e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x12f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x130, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x131, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x132, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x133, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x134, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x135, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x136, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x137, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x138, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x139, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x13a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x13b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x13c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x13d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x13e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x13f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x140, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x141, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x142, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x143, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x144, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x145, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x146, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x147, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x148, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x149, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x14a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x14b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x14c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x14d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x14e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x14f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x150, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x151, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x152, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x153, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x154, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x155, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x156, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x157, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x158, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x159, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x15a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x15b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x15c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x15d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x15e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x15f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x160, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x161, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x162, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x163, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x164, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x165, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x166, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x167, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x168, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x169, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x16a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x16b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x16c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x16d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x16e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x16f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x170, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x171, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x172, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x173, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x174, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x175, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x176, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x177, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x178, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x179, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x17a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x17b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x17c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x17d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x17e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x17f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x180, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x181, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x182, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x183, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x184, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x185, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x186, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x187, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x188, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x189, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x18a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x18b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x18c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x18d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x18e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x18f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x190, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x191, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x192, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x193, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x194, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x195, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x196, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x197, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x198, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x199, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x19a, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x19b, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x19c, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x19d, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x19e, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x19f, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1a9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1aa, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ab, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ac, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ad, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ae, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1af, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1b9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ba, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1bb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1bc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1bd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1be, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1bf, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1c9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ca, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1cb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1cc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1cd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ce, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1cf, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1d9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1da, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1db, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1dc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1dd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1de, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1df, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1e9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ea, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1eb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ec, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ed, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ee, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ef, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f0, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f1, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f2, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f3, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f4, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f5, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f6, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f7, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f8, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1f9, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1fa, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1fb, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1fc, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1fd, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1fe, MT_SDRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_sdram, 0x1ff, MT_SDRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x000, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x001, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x002, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x003, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x004, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x005, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x006, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x007, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x008, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x009, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x00a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x00b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x00c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x00d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x00e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x00f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x010, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x011, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x012, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x013, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x014, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x015, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x016, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x017, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x018, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x019, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x01a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x01b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x01c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x01d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x01e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x01f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x020, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x021, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x022, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x023, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x024, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x025, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x026, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x027, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x028, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x029, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x02a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x02b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x02c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x02d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x02e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x02f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x030, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x031, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x032, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x033, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x034, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x035, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x036, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x037, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x038, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x039, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x03a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x03b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x03c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x03d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x03e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x03f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x040, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x041, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x042, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x043, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x044, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x045, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x046, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x047, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x048, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x049, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x04a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x04b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x04c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x04d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x04e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x04f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x050, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x051, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x052, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x053, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x054, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x055, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x056, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x057, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x058, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x059, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x05a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x05b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x05c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x05d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x05e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x05f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x060, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x061, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x062, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x063, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x064, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x065, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x066, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x067, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x068, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x069, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x06a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x06b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x06c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x06d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x06e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x06f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x070, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x071, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x072, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x073, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x074, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x075, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x076, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x077, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x078, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x079, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x07a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x07b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x07c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x07d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x07e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x07f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x080, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x081, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x082, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x083, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x084, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x085, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x086, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x087, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x088, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x089, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x08a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x08b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x08c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x08d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x08e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x08f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x090, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x091, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x092, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x093, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x094, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x095, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x096, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x097, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x098, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x099, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x09a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x09b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x09c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x09d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x09e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x09f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x0ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x100, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x101, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x102, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x103, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x104, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x105, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x106, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x107, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x108, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x109, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x10a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x10b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x10c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x10d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x10e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x10f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x110, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x111, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x112, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x113, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x114, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x115, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x116, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x117, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x118, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x119, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x11a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x11b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x11c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x11d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x11e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x11f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x120, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x121, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x122, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x123, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x124, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x125, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x126, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x127, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x128, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x129, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x12a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x12b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x12c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x12d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x12e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x12f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x130, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x131, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x132, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x133, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x134, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x135, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x136, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x137, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x138, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x139, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x13a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x13b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x13c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x13d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x13e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x13f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x140, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x141, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x142, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x143, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x144, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x145, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x146, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x147, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x148, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x149, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x14a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x14b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x14c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x14d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x14e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x14f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x150, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x151, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x152, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x153, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x154, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x155, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x156, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x157, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x158, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x159, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x15a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x15b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x15c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x15d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x15e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x15f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x160, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x161, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x162, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x163, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x164, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x165, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x166, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x167, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x168, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x169, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x16a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x16b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x16c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x16d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x16e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x16f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x170, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x171, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x172, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x173, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x174, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x175, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x176, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x177, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x178, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x179, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x17a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x17b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x17c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x17d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x17e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x17f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x180, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x181, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x182, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x183, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x184, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x185, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x186, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x187, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x188, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x189, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x18a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x18b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x18c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x18d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x18e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x18f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x190, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x191, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x192, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x193, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x194, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x195, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x196, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x197, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x198, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x199, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x19a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x19b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x19c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x19d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x19e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x19f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x1ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x200, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x201, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x202, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x203, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x204, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x205, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x206, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x207, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x208, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x209, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x20a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x20b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x20c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x20d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x20e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x20f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x210, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x211, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x212, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x213, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x214, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x215, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x216, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x217, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x218, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x219, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x21a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x21b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x21c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x21d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x21e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x21f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x220, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x221, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x222, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x223, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x224, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x225, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x226, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x227, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x228, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x229, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x22a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x22b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x22c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x22d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x22e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x22f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x230, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x231, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x232, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x233, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x234, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x235, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x236, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x237, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x238, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x239, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x23a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x23b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x23c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x23d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x23e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x23f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x240, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x241, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x242, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x243, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x244, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x245, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x246, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x247, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x248, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x249, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x24a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x24b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x24c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x24d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x24e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x24f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x250, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x251, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x252, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x253, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x254, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x255, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x256, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x257, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x258, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x259, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x25a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x25b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x25c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x25d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x25e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x25f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x260, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x261, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x262, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x263, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x264, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x265, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x266, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x267, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x268, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x269, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x26a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x26b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x26c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x26d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x26e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x26f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x270, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x271, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x272, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x273, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x274, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x275, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x276, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x277, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x278, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x279, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x27a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x27b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x27c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x27d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x27e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x27f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x280, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x281, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x282, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x283, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x284, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x285, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x286, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x287, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x288, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x289, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x28a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x28b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x28c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x28d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x28e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x28f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x290, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x291, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x292, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x293, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x294, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x295, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x296, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x297, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x298, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x299, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x29a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x29b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x29c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x29d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x29e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x29f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x2ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x300, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x301, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x302, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x303, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x304, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x305, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x306, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x307, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x308, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x309, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x30a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x30b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x30c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x30d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x30e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x30f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x310, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x311, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x312, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x313, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x314, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x315, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x316, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x317, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x318, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x319, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x31a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x31b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x31c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x31d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x31e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x31f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x320, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x321, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x322, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x323, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x324, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x325, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x326, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x327, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x328, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x329, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x32a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x32b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x32c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x32d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x32e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x32f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x330, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x331, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x332, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x333, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x334, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x335, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x336, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x337, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x338, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x339, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x33a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x33b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x33c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x33d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x33e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x33f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x340, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x341, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x342, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x343, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x344, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x345, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x346, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x347, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x348, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x349, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x34a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x34b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x34c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x34d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x34e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x34f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x350, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x351, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x352, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x353, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x354, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x355, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x356, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x357, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x358, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x359, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x35a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x35b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x35c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x35d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x35e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x35f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x360, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x361, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x362, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x363, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x364, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x365, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x366, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x367, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x368, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x369, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x36a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x36b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x36c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x36d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x36e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x36f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x370, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x371, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x372, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x373, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x374, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x375, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x376, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x377, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x378, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x379, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x37a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x37b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x37c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x37d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x37e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x37f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x380, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x381, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x382, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x383, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x384, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x385, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x386, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x387, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x388, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x389, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x38a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x38b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x38c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x38d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x38e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x38f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x390, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x391, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x392, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x393, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x394, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x395, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x396, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x397, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x398, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x399, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x39a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x39b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x39c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x39d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x39e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x39f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_lo, 0x3ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x000, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x001, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x002, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x003, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x004, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x005, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x006, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x007, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x008, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x009, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x00a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x00b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x00c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x00d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x00e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x00f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x010, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x011, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x012, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x013, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x014, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x015, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x016, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x017, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x018, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x019, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x01a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x01b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x01c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x01d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x01e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x01f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x020, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x021, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x022, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x023, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x024, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x025, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x026, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x027, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x028, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x029, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x02a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x02b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x02c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x02d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x02e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x02f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x030, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x031, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x032, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x033, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x034, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x035, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x036, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x037, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x038, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x039, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x03a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x03b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x03c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x03d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x03e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x03f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x040, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x041, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x042, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x043, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x044, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x045, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x046, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x047, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x048, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x049, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x04a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x04b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x04c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x04d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x04e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x04f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x050, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x051, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x052, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x053, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x054, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x055, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x056, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x057, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x058, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x059, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x05a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x05b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x05c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x05d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x05e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x05f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x060, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x061, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x062, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x063, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x064, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x065, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x066, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x067, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x068, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x069, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x06a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x06b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x06c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x06d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x06e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x06f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x070, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x071, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x072, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x073, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x074, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x075, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x076, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x077, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x078, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x079, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x07a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x07b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x07c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x07d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x07e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x07f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x080, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x081, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x082, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x083, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x084, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x085, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x086, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x087, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x088, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x089, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x08a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x08b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x08c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x08d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x08e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x08f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x090, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x091, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x092, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x093, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x094, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x095, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x096, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x097, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x098, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x099, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x09a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x09b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x09c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x09d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x09e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x09f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x0ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x100, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x101, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x102, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x103, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x104, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x105, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x106, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x107, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x108, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x109, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x10a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x10b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x10c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x10d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x10e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x10f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x110, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x111, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x112, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x113, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x114, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x115, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x116, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x117, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x118, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x119, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x11a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x11b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x11c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x11d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x11e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x11f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x120, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x121, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x122, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x123, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x124, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x125, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x126, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x127, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x128, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x129, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x12a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x12b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x12c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x12d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x12e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x12f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x130, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x131, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x132, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x133, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x134, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x135, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x136, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x137, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x138, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x139, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x13a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x13b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x13c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x13d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x13e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x13f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x140, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x141, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x142, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x143, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x144, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x145, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x146, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x147, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x148, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x149, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x14a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x14b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x14c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x14d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x14e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x14f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x150, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x151, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x152, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x153, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x154, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x155, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x156, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x157, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x158, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x159, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x15a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x15b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x15c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x15d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x15e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x15f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x160, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x161, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x162, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x163, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x164, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x165, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x166, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x167, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x168, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x169, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x16a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x16b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x16c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x16d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x16e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x16f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x170, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x171, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x172, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x173, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x174, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x175, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x176, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x177, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x178, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x179, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x17a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x17b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x17c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x17d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x17e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x17f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x180, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x181, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x182, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x183, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x184, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x185, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x186, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x187, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x188, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x189, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x18a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x18b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x18c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x18d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x18e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x18f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x190, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x191, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x192, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x193, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x194, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x195, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x196, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x197, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x198, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x199, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x19a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x19b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x19c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x19d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x19e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x19f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x1ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x200, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x201, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x202, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x203, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x204, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x205, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x206, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x207, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x208, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x209, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x20a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x20b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x20c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x20d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x20e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x20f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x210, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x211, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x212, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x213, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x214, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x215, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x216, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x217, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x218, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x219, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x21a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x21b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x21c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x21d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x21e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x21f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x220, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x221, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x222, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x223, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x224, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x225, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x226, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x227, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x228, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x229, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x22a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x22b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x22c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x22d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x22e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x22f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x230, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x231, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x232, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x233, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x234, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x235, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x236, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x237, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x238, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x239, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x23a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x23b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x23c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x23d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x23e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x23f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x240, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x241, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x242, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x243, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x244, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x245, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x246, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x247, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x248, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x249, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x24a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x24b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x24c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x24d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x24e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x24f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x250, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x251, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x252, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x253, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x254, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x255, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x256, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x257, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x258, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x259, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x25a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x25b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x25c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x25d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x25e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x25f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x260, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x261, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x262, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x263, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x264, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x265, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x266, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x267, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x268, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x269, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x26a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x26b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x26c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x26d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x26e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x26f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x270, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x271, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x272, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x273, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x274, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x275, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x276, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x277, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x278, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x279, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x27a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x27b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x27c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x27d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x27e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x27f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x280, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x281, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x282, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x283, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x284, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x285, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x286, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x287, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x288, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x289, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x28a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x28b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x28c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x28d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x28e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x28f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x290, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x291, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x292, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x293, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x294, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x295, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x296, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x297, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x298, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x299, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x29a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x29b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x29c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x29d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x29e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x29f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x2ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x300, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x301, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x302, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x303, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x304, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x305, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x306, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x307, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x308, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x309, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x30a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x30b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x30c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x30d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x30e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x30f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x310, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x311, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x312, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x313, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x314, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x315, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x316, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x317, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x318, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x319, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x31a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x31b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x31c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x31d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x31e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x31f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x320, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x321, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x322, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x323, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x324, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x325, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x326, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x327, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x328, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x329, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x32a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x32b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x32c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x32d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x32e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x32f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x330, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x331, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x332, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x333, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x334, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x335, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x336, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x337, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x338, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x339, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x33a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x33b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x33c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x33d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x33e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x33f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x340, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x341, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x342, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x343, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x344, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x345, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x346, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x347, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x348, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x349, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x34a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x34b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x34c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x34d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x34e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x34f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x350, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x351, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x352, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x353, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x354, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x355, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x356, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x357, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x358, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x359, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x35a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x35b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x35c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x35d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x35e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x35f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x360, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x361, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x362, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x363, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x364, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x365, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x366, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x367, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x368, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x369, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x36a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x36b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x36c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x36d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x36e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x36f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x370, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x371, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x372, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x373, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x374, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x375, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x376, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x377, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x378, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x379, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x37a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x37b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x37c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x37d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x37e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x37f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x380, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x381, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x382, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x383, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x384, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x385, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x386, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x387, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x388, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x389, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x38a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x38b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x38c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x38d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x38e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x38f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x390, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x391, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x392, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x393, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x394, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x395, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x396, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x397, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x398, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x399, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x39a, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x39b, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x39c, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x39d, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x39e, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x39f, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3a9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3aa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ab, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ac, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ad, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ae, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3af, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3b9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ba, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3bb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3bc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3bd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3be, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3bf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3c9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ca, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3cb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3cc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3cd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ce, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3cf, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3d9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3da, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3db, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3dc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3dd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3de, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3df, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3e9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ea, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3eb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ec, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ed, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ee, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ef, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f0, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f1, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f2, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f3, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f4, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f5, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f6, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f7, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f8, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3f9, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3fa, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3fb, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3fc, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3fd, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3fe, MT_NORMAL_CACHED | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_ddr_hi, 0x3ff, MT_NORMAL_CACHED | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x000, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x001, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x002, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x003, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x004, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x005, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x006, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x007, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x008, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x009, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x00a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x00b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x00c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x00d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x00e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x00f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x010, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x011, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x012, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x013, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x014, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x015, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x016, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x017, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x018, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x019, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x01a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x01b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x01c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x01d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x01e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x01f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x020, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x021, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x022, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x023, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x024, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x025, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x026, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x027, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x028, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x029, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x02a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x02b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x02c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x02d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x02e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x02f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x030, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x031, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x032, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x033, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x034, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x035, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x036, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x037, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x038, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x039, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x03a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x03b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x03c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x03d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x03e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x03f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x040, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x041, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x042, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x043, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x044, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x045, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x046, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x047, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x048, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x049, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x04a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x04b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x04c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x04d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x04e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x04f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x050, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x051, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x052, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x053, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x054, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x055, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x056, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x057, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x058, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x059, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x05a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x05b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x05c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x05d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x05e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x05f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x060, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x061, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x062, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x063, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x064, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x065, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x066, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x067, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x068, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x069, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x06a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x06b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x06c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x06d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x06e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x06f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x070, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x071, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x072, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x073, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x074, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x075, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x076, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x077, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x078, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x079, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x07a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x07b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x07c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x07d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x07e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x07f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x080, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x081, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x082, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x083, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x084, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x085, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x086, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x087, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x088, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x089, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x08a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x08b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x08c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x08d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x08e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x08f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x090, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x091, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x092, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x093, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x094, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x095, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x096, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x097, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x098, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x099, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x09a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x09b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x09c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x09d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x09e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x09f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0a9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0aa, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ab, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ac, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ad, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ae, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0af, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0b9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ba, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0bb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0bc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0bd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0be, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0bf, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0c9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ca, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0cb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0cc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0cd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ce, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0cf, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0d9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0da, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0db, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0dc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0dd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0de, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0df, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0e9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ea, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0eb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ec, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ed, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ee, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ef, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0f9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0fa, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0fb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0fc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0fd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0fe, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x0ff, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x100, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x101, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x102, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x103, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x104, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x105, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x106, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x107, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x108, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x109, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x10a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x10b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x10c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x10d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x10e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x10f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x110, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x111, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x112, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x113, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x114, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x115, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x116, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x117, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x118, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x119, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x11a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x11b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x11c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x11d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x11e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x11f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x120, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x121, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x122, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x123, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x124, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x125, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x126, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x127, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x128, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x129, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x12a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x12b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x12c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x12d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x12e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x12f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x130, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x131, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x132, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x133, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x134, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x135, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x136, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x137, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x138, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x139, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x13a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x13b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x13c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x13d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x13e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x13f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x140, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x141, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x142, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x143, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x144, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x145, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x146, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x147, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x148, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x149, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x14a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x14b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x14c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x14d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x14e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x14f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x150, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x151, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x152, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x153, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x154, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x155, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x156, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x157, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x158, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x159, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x15a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x15b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x15c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x15d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x15e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x15f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x160, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x161, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x162, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x163, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x164, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x165, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x166, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x167, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x168, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x169, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x16a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x16b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x16c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x16d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x16e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x16f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x170, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x171, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x172, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x173, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x174, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x175, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x176, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x177, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x178, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x179, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x17a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x17b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x17c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x17d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x17e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x17f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x180, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x181, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x182, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x183, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x184, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x185, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x186, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x187, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x188, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x189, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x18a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x18b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x18c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x18d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x18e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x18f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x190, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x191, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x192, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x193, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x194, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x195, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x196, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x197, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x198, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x199, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x19a, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x19b, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x19c, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x19d, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x19e, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x19f, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1a9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1aa, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ab, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ac, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ad, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ae, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1af, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1b9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ba, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1bb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1bc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1bd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1be, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1bf, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1c9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ca, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1cb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1cc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1cd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ce, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1cf, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1d9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1da, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1db, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1dc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1dd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1de, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1df, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1e9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ea, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1eb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ec, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ed, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ee, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ef, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f0, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f1, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f2, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f3, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f4, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f5, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f6, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f7, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f8, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1f9, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1fa, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1fb, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1fc, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1fd, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1fe, MT_PCI | AP_RW_RW), MMU_SECTION(Addr_NX4000_NX2RAP_pci, 0x1ff, MT_PCI | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x000, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x001, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x002, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x003, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x004, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x005, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x006, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x007, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x008, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x009, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x00a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x00b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x00c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x00d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x00e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x00f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x010, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x011, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x012, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x013, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x014, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x015, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x016, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x017, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x018, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x019, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x01a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x01b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x01c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x01d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x01e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x01f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x020, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x021, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x022, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x023, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x024, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x025, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x026, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x027, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x028, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x029, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x02a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x02b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x02c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x02d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x02e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x02f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x030, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x031, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x032, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x033, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x034, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x035, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x036, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x037, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x038, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x039, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x03a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x03b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x03c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x03d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x03e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x03f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x040, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x041, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x042, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x043, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x044, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x045, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x046, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x047, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x048, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x049, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x04a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x04b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x04c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x04d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x04e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x04f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x050, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x051, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x052, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x053, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x054, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x055, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x056, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x057, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x058, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x059, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x05a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x05b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x05c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x05d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x05e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x05f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x060, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x061, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x062, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x063, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x064, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x065, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x066, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x067, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x068, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x069, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x06a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x06b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x06c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x06d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x06e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x06f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x070, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x071, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x072, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x073, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x074, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x075, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x076, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x077, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x078, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x079, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x07a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x07b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x07c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x07d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x07e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x07f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x080, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x081, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x082, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x083, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x084, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x085, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x086, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x087, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x088, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x089, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x08a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x08b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x08c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x08d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x08e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x08f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x090, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x091, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x092, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x093, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x094, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x095, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x096, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x097, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x098, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x099, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x09a, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x09b, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x09c, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x09d, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x09e, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x09f, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(0xEA000000, 0x000, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x001, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x002, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x003, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x004, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x005, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x006, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x007, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(0xEA000000, 0x008, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x009, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x00a, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x00b, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x00c, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x00d, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x00e, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x00f, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(0xEA000000, 0x010, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x011, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x012, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x013, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x014, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x015, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x016, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x017, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(0xEA000000, 0x018, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x019, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x01a, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x01b, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x01c, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x01d, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x01e, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(0xEA000000, 0x01f, MT_STRONGLY_ORDERED | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c0, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c1, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c2, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c3, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c4, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c5, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c6, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c7, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c8, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0c9, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ca, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0cb, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0cc, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0cd, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ce, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0cf, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d0, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d1, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d2, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d3, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d4, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d5, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d6, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d7, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d8, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0d9, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0da, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0db, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0dc, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0dd, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0de, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0df, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e0, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e1, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e2, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e3, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e4, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e5, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e6, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e7, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e8, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0e9, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ea, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0eb, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ec, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ed, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ee, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ef, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f0, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f1, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f2, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f3, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f4, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f5, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f6, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f7, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f8, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0f9, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0fa, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0fb, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0fc, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0fd, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0fe, MT_EXTSRAM | AP_RW_RW), MMU_SECTION(Addr_NX4000_hif_extsram, 0x0ff, MT_EXTSRAM | AP_RW_RW),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x000, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x001, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x002, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x003, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x004, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x005, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x006, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x007, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x008, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x009, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x00a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x00b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x00c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x00d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x00e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x00f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x010, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x011, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x012, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x013, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x014, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x015, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x016, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x017, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x018, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x019, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x01a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x01b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x01c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x01d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x01e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x01f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x020, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x021, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x022, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x023, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x024, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x025, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x026, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x027, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x028, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x029, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x02a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x02b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x02c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x02d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x02e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x02f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x030, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x031, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x032, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x033, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x034, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x035, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x036, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x037, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x038, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x039, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x03a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x03b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x03c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x03d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x03e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x03f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x040, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x041, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x042, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x043, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x044, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x045, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x046, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x047, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x048, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x049, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x04a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x04b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x04c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x04d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x04e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x04f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x050, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x051, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x052, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x053, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x054, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x055, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x056, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x057, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x058, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x059, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x05a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x05b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x05c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x05d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x05e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x05f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x060, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x061, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x062, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x063, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x064, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x065, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x066, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x067, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x068, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x069, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x06a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x06b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x06c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x06d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x06e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x06f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x070, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x071, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x072, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x073, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x074, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x075, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x076, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x077, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x078, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x079, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x07a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x07b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x07c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x07d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x07e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x07f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x080, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x081, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x082, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x083, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x084, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x085, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x086, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x087, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x088, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x089, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x08a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x08b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x08c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x08d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x08e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x08f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x090, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x091, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x092, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x093, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x094, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x095, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x096, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x097, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x098, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x099, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x09a, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x09b, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x09c, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x09d, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x09e, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x09f, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a0, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a1, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a2, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a3, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a4, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a5, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a6, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a7, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a8, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0a9, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0aa, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ab, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ac, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ad, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ae, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0af, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b0, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b1, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b2, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b3, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b4, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b5, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b6, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b7, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b8, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0b9, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ba, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0bb, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0bc, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0bd, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0be, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0bf, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c0, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c1, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c2, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c3, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c4, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c5, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c6, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c7, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c8, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0c9, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ca, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0cb, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0cc, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0cd, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ce, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0cf, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d0, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d1, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d2, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d3, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d4, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d5, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d6, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d7, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d8, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0d9, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0da, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0db, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0dc, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0dd, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0de, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0df, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e0, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e1, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e2, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e3, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e4, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e5, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e6, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e7, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e8, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0e9, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ea, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0eb, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ec, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ed, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ee, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ef, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f0, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f1, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f2, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f3, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f4, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f5, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f6, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f7, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN),
 MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f8, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0f9, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0fa, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0fb, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0fc, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0fd, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0fe, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN), MMU_SECTION(Addr_NX4000_NX2RAP_APB_DBG, 0x0ff, MT_DEVICE | AP_RW_RW | MSK_MMU_ENTRY_XN)
};

void mmu_table_init(uint32_t uiBaseAddr)
{
	(void) uiBaseAddr; // prevent compiler warning
}
