INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
INFO: [VRFC 10-2458] undeclared symbol tick, assumed default net type wire [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sim_1/new/counter_test.sv:9]
INFO: [VRFC 10-2458] undeclared symbol count, assumed default net type wire [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sim_1/new/counter_test.sv:11]
