// Seed: 3761100979
`define pp_3 0
`timescale 1ps / 1 ps
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1 ps
`define pp_6 0
`default_nettype wire
`define pp_7 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  type_4(
      1, 1, 1
  );
  assign id_0 = ((1));
endmodule
