# CA Project 2

## Members & Teamwork
Team Members & Contributions
Sylvia Liao (R09922136): Wrote most of project code, organized/participated in meetings, wrote report  
Seth Austin Harding (B06902101): Assisted with coding, organized/participated in meetings, wrote report  
Sangwoo Yoo (B04902126): Wrote report and added graphs for explanation, participated in meetings  

## Modules & Descriptions
The finite state machine for the cache controller is illustrated below
![FSM](FSM.png)

The architecture and connection between the CPU and the Data Memory is illustrated here.
![Architecture](architecture.jpg)

## Development Environment

## Difficulties Encountered and Solutions in This Project

