library ieee;
use ieee.std_logic_1164.all;

entity sumToUnitsModule is 
	port( S : in std_logic_vector(3 downto 0);
			T : out std_logic_vector(3 downto 0);
			U : out std_logic_vector(3 downto 0)
			);
	end fullAdderModule;
	
architecture bhv of fullAdderModule is
	begin
		S <= (A xor B) xor Cin;
		Cout <= ((A xor B) and Cin) or (A and B);
	end;