Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 01:33:05 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                 3417        0.055        0.000                      0                 3417        9.020        0.000                       0                  1435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.015        0.000                      0                 3396        0.055        0.000                      0                 3396        9.020        0.000                       0                  1435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.267        0.000                      0                   21        2.790        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.662ns  (logic 9.649ns (49.074%)  route 10.013ns (50.926%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.864    22.481    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.124    22.605 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[0]_i_1/O
                         net (fo=1, routed)           0.000    22.605    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[0]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.537    22.716    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y96         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.077    22.620    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[0]
  -------------------------------------------------------------------
                         required time                         22.620    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.616ns  (logic 9.649ns (49.190%)  route 9.967ns (50.810%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.818    22.435    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I1_O)        0.124    22.559 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[4]_i_1/O
                         net (fo=1, routed)           0.000    22.559    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[4]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y98         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[4]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.077    22.621    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[4]
  -------------------------------------------------------------------
                         required time                         22.621    
                         arrival time                         -22.559    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.611ns  (logic 9.649ns (49.202%)  route 9.962ns (50.798%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.813    22.430    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I1_O)        0.124    22.554 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[5]_i_1/O
                         net (fo=1, routed)           0.000    22.554    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[5]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[5]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.079    22.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[5]
  -------------------------------------------------------------------
                         required time                         22.623    
                         arrival time                         -22.554    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.611ns  (logic 9.649ns (49.202%)  route 9.962ns (50.798%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.813    22.430    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I1_O)        0.124    22.554 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[6]_i_1/O
                         net (fo=1, routed)           0.000    22.554    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[6]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y98         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[6]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.081    22.625    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[6]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                         -22.554    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 9.649ns (49.212%)  route 9.958ns (50.788%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.809    22.426    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I1_O)        0.124    22.550 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[3]_i_1/O
                         net (fo=1, routed)           0.000    22.550    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[3]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[3]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.079    22.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[3]
  -------------------------------------------------------------------
                         required time                         22.623    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.534ns  (logic 9.649ns (49.397%)  route 9.885ns (50.603%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.736    22.353    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I1_O)        0.124    22.477 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[1]_i_1/O
                         net (fo=1, routed)           0.000    22.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[1]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[1]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.077    22.621    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[1]
  -------------------------------------------------------------------
                         required time                         22.621    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.531ns  (logic 9.649ns (49.404%)  route 9.882ns (50.596%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.733    22.350    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I1_O)        0.124    22.474 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[2]_i_1/O
                         net (fo=1, routed)           0.000    22.474    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[2]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[2]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.081    22.625    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[2]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                         -22.474    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.470ns  (logic 9.649ns (49.559%)  route 9.821ns (50.441%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/Q
                         net (fo=2, routed)           0.503     3.902    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.558 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.558    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.672 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.672    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.900    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.014 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.014    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y2_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.285 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4/CO[0]
                         net (fo=12, routed)          0.526     5.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_4_n_3
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.373     6.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     6.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.734 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4/CO[3]
                         net (fo=13, routed)          1.301     8.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1_carry__4_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     8.187 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3/O
                         net (fo=2, routed)           0.484     8.671    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.997 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_i_7_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.547 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.547    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.881 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1__129_carry__5/O[1]
                         net (fo=28, routed)          0.700    10.581    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y1[28]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.303    10.884 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3/O
                         net (fo=2, routed)           0.909    11.793    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_i_3_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.313 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__6_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.636 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7/O[1]
                         net (fo=2, routed)           0.835    13.471    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0_carry__7_n_6
    SLICE_X56Y94         LUT3 (Prop_lut3_I2_O)        0.334    13.805 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2/O
                         net (fo=2, routed)           0.637    14.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.048 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.048    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.162 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__6_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.475 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7/O[3]
                         net (fo=15, routed)          1.035    16.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__287_carry__7_n_4
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.306    16.815 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3/O
                         net (fo=1, routed)           0.527    17.342    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_i_3_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.849 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.849    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__3_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4/O[0]
                         net (fo=3, routed)           0.324    18.395    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__399_carry__4_n_7
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.299    18.694 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1/O
                         net (fo=1, routed)           0.618    19.312    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.697 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.697    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__3_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.010 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4/O[3]
                         net (fo=3, routed)           0.751    20.761    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__482_carry__4_n_4
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.306    21.067 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_i_7_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.617 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6/CO[3]
                         net (fo=8, routed)           0.672    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y0__561_carry__6_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I1_O)        0.124    22.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[7]_i_1/O
                         net (fo=1, routed)           0.000    22.413    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y[7]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y98         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[7]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.079    22.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/y_reg[7]
  -------------------------------------------------------------------
                         required time                         22.623    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 7.280ns (45.293%)  route 8.793ns (54.707%))
  Logic Levels:           22  (CARRY4=13 LUT3=4 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.644     2.938    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y84         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.478     3.416 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[5]/Q
                         net (fo=30, routed)          1.071     4.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[5]
    SLICE_X44Y87         LUT3 (Prop_lut3_I0_O)        0.301     4.788 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0_i_2/O
                         net (fo=1, routed)           0.639     5.427    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0_i_2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.825    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__1_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__2/O[1]
                         net (fo=2, routed)           0.949     7.222    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__2_n_6
    SLICE_X45Y91         LUT3 (Prop_lut3_I0_O)        0.329     7.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_3/O
                         net (fo=2, routed)           0.859     8.410    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.736 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.286    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.400    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__5_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.514    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__6_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.628    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__7_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.867 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__8/O[2]
                         net (fo=18, routed)          1.462    11.330    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__8_n_5
    SLICE_X40Y92         LUT3 (Prop_lut3_I0_O)        0.330    11.660 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_2_n_0
    SLICE_X40Y92         LUT4 (Prop_lut4_I0_O)        0.332    12.864 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.864    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_6_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.484 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__4/O[0]
                         net (fo=2, routed)           0.808    14.292    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__4_n_7
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.327    14.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_3/O
                         net (fo=2, routed)           0.469    15.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_3_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.326    15.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.414    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_7_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.994 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3/O[2]
                         net (fo=3, routed)           0.812    16.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_n_5
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.302    17.108 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5_i_8/O
                         net (fo=1, routed)           0.000    17.108    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5_i_8_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.621 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.621    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.850 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__6/CO[2]
                         net (fo=20, routed)          0.851    18.701    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__6_n_1
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.310    19.011 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]_i_1/O
                         net (fo=1, routed)           0.000    19.011    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.476    22.655    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.032    22.614    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -19.011    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.070ns  (logic 7.280ns (45.302%)  route 8.790ns (54.698%))
  Logic Levels:           22  (CARRY4=13 LUT3=4 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.644     2.938    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y84         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.478     3.416 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[5]/Q
                         net (fo=30, routed)          1.071     4.487    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[5]
    SLICE_X44Y87         LUT3 (Prop_lut3_I0_O)        0.301     4.788 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0_i_2/O
                         net (fo=1, routed)           0.639     5.427    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0_i_2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.825    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__0_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__1_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.273 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__2/O[1]
                         net (fo=2, routed)           0.949     7.222    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__198_carry__2_n_6
    SLICE_X45Y91         LUT3 (Prop_lut3_I0_O)        0.329     7.551 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_3/O
                         net (fo=2, routed)           0.859     8.410    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.736 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.286    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__4_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.400    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__5_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.514    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__6_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.628    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__7_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.867 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__8/O[2]
                         net (fo=18, routed)          1.462    11.330    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__306_carry__8_n_5
    SLICE_X40Y92         LUT3 (Prop_lut3_I0_O)        0.330    11.660 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_2_n_0
    SLICE_X40Y92         LUT4 (Prop_lut4_I0_O)        0.332    12.864 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.864    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_i_6_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.262 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__3_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.484 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__4/O[0]
                         net (fo=2, routed)           0.808    14.292    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__412_carry__4_n_7
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.327    14.619 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_3/O
                         net (fo=2, routed)           0.469    15.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_3_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.326    15.414 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.414    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_i_7_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.994 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3/O[2]
                         net (fo=3, routed)           0.812    16.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__547_carry__3_n_5
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.302    17.108 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5_i_8/O
                         net (fo=1, routed)           0.000    17.108    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5_i_8_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.621 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.621    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__5_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.850 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__6/CO[2]
                         net (fo=20, routed)          0.848    18.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance0__623_carry__6_n_1
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.310    19.008 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    19.008    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[3]
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.476    22.655    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.031    22.613    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  3.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.785%)  route 0.147ns (41.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.147     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.351 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[16]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.965%)  route 0.221ns (61.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.221     1.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X36Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.033%)  route 0.201ns (51.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.638     0.974    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.201     1.316    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[10]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.000     1.361    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     1.276    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.109     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.185%)  route 0.191ns (47.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.639     0.975    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.191     1.330    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[11]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.375 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           0.000     1.375    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.798%)  route 0.121ns (46.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.121     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X45Y77         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.811     1.177    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y77         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.882    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.075     0.957    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.116     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.130    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X32Y107   design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y105   design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y105   design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y105   design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y105   design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y95    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y94    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X46Y96    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y96    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.267ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 0.580ns (7.309%)  route 7.355ns (92.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.113    10.869    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X61Y86         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.535    22.714    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X61Y86         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X61Y86         FDCE (Recov_fdce_C_CLR)     -0.405    22.136    design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg
  -------------------------------------------------------------------
                         required time                         22.136    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                 11.267    

Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 0.580ns (7.270%)  route 7.398ns (92.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.157    10.912    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y87         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.536    22.715    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y87         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/state_reg[2]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.361    22.181    design_1_i/myOLEDrgb_0/inst/controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.181    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 0.580ns (7.270%)  route 7.398ns (92.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.157    10.912    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y87         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.536    22.715    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y87         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/state_reg[3]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.361    22.181    design_1_i/myOLEDrgb_0/inst/controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.181    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.309ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.580ns (7.346%)  route 7.316ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.074    10.830    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X63Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X63Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X63Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.139    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 11.309    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 0.580ns (7.270%)  route 7.398ns (92.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.157    10.912    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y87         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.536    22.715    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y87         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.319    22.223    design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 0.580ns (7.270%)  route 7.398ns (92.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.157    10.912    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y87         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.536    22.715    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y87         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/state_reg[1]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.319    22.223    design_1_i/myOLEDrgb_0/inst/controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/res_o_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.580ns (7.315%)  route 7.349ns (92.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.107    10.863    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y85         FDPE                                         f  design_1_i/myOLEDrgb_0/inst/controller/res_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.535    22.714    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y85         FDPE                                         r  design_1_i/myOLEDrgb_0/inst/controller/res_o_reg/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.361    22.180    design_1_i/myOLEDrgb_0/inst/controller/res_o_reg
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.580ns (7.346%)  route 7.316ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.074    10.830    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X62Y89         FDCE (Recov_fdce_C_CLR)     -0.361    22.183    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.580ns (7.346%)  route 7.316ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.074    10.830    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.538    22.717    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X62Y89         FDCE (Recov_fdce_C_CLR)     -0.361    22.183    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.580ns (7.315%)  route 7.349ns (92.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.640     2.934    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.242     5.632    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.756 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         5.107    10.863    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y85         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        1.535    22.714    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y85         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.319    22.222    design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                 11.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         1.862     3.870    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y86         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.842     1.208    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y86         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         1.862     3.870    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y86         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.842     1.208    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y86         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         1.862     3.870    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y86         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.842     1.208    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y86         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         1.862     3.870    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y86         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.842     1.208    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y86         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[3]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         1.862     3.870    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X56Y86         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.842     1.208    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X56Y86         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/C
                         clock pessimism             -0.035     1.173    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.960ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.186ns (5.892%)  route 2.971ns (94.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         2.033     4.042    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X59Y87         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.843     1.209    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X59Y87         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg/C
                         clock pessimism             -0.035     1.174    
    SLICE_X59Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    design_1_i/myOLEDrgb_0/inst/controller/spi_en_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.041ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.186ns (5.738%)  route 3.056ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         2.118     4.126    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X61Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.846     1.212    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X61Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.100ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pmoden_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.186ns (5.594%)  route 3.139ns (94.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         2.201     4.209    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y88         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pmoden_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.846     1.212    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y88         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pmoden_o_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X62Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    design_1_i/myOLEDrgb_0/inst/controller/pmoden_o_reg
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           4.209    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.156ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.186ns (5.506%)  route 3.192ns (94.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         2.254     4.263    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y85         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.843     1.209    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y85         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg/C
                         clock pessimism             -0.035     1.174    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    design_1_i/myOLEDrgb_0/inst/controller/dc_o_reg
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.157ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.186ns (5.503%)  route 3.194ns (94.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.549     0.885    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.938     1.963    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=501, routed)         2.257     4.265    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X62Y87         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1435, routed)        0.844     1.210    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X62Y87         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X62Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.108    design_1_i/myOLEDrgb_0/inst/controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  3.157    





