============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Oct 15 2024  10:03:24 am
  Module:                 ibex_top
  Operating conditions:   PVT_0P63V_100C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

# SETUP                  WNS  TNS    FEP 
# -----------------------------------------
 View: ALL             328.9  0.0      0 
    Group : C2C          N/A  N/A    N/A 
    Group : C2O       1285.3  0.0      0 
    Group : clk_i        N/A  N/A    N/A 
    Group : default      N/A  N/A    N/A 
    Group : I2C       1012.1  0.0      0 
    Group : I2O        328.9  0.0      0 

# -----------------------------------------
# DRV                        WNS  TNS  FEP 
# -------------------------------------------
 View: ALL                                 
    Check: max_transition    N/A  N/A    0 
    Check: max_capacitance   N/A  N/A    0 
    Check: max_fanout        N/A  N/A    0 

# -------------------------------------------
