// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vbiriscv_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vbiriscv_top__Syms.h"
#include "Vbiriscv_top_biriscv_issue.h"

VL_ATTR_COLD void Vbiriscv_top_biriscv_issue___ctor_var_reset(Vbiriscv_top_biriscv_issue* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vbiriscv_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vbiriscv_top_biriscv_issue___ctor_var_reset\n"); );
    // Body
    vlSelf->__PVT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__fetch0_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__fetch0_fault_fetch_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_fault_page_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_exec_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_lsu_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_branch_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_mul_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_div_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_csr_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_rd_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_instr_invalid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__fetch1_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__fetch1_fault_fetch_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_fault_page_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_exec_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_lsu_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_branch_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_mul_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_div_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_csr_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_rd_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_instr_invalid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_request_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_is_taken_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_is_not_taken_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_source_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_exec0_is_call_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_is_ret_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_is_jmp_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec0_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_d_exec0_request_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_d_exec0_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_d_exec0_priv_i = VL_RAND_RESET_I(2);
    vlSelf->__PVT__branch_exec1_request_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec1_is_taken_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec1_is_not_taken_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec1_source_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_exec1_is_call_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec1_is_ret_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec1_is_jmp_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_exec1_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_d_exec1_request_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_d_exec1_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_d_exec1_priv_i = VL_RAND_RESET_I(2);
    vlSelf->__PVT__branch_csr_request_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_csr_pc_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_csr_priv_i = VL_RAND_RESET_I(2);
    vlSelf->__PVT__writeback_exec0_value_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__writeback_exec1_value_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__writeback_mem_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__writeback_mem_value_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__writeback_mem_exception_i = VL_RAND_RESET_I(6);
    vlSelf->__PVT__writeback_mul_value_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__writeback_div_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__writeback_div_value_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_result_e1_value_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_result_e1_write_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__csr_result_e1_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_result_e1_exception_i = VL_RAND_RESET_I(6);
    vlSelf->__PVT__lsu_stall_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__take_interrupt_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch0_accept_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch1_accept_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_request_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_priv_o = VL_RAND_RESET_I(2);
    vlSelf->__PVT__branch_info_request_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_info_is_taken_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_info_is_not_taken_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_info_source_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__branch_info_is_call_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_info_is_ret_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_info_is_jmp_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__branch_info_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__exec0_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__exec1_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__lsu_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__csr_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mul_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__div_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode0_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode0_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode0_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode0_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__opcode0_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__opcode0_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__opcode0_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode0_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode1_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode1_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode1_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode1_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__opcode1_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__opcode1_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__opcode1_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode1_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__lsu_opcode_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__lsu_opcode_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__lsu_opcode_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__lsu_opcode_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__lsu_opcode_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__lsu_opcode_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__lsu_opcode_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__lsu_opcode_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mul_opcode_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mul_opcode_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mul_opcode_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mul_opcode_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__mul_opcode_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__mul_opcode_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__mul_opcode_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mul_opcode_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_opcode_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_opcode_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_opcode_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__csr_opcode_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__csr_opcode_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__csr_opcode_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->__PVT__csr_opcode_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_opcode_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_writeback_write_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__csr_writeback_waddr_o = VL_RAND_RESET_I(12);
    vlSelf->__PVT__csr_writeback_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_writeback_exception_o = VL_RAND_RESET_I(6);
    vlSelf->__PVT__csr_writeback_exception_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__csr_writeback_exception_addr_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__exec0_hold_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__exec1_hold_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mul_hold_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__interrupt_inhibit_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__enable_dual_issue_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__enable_muldiv_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__enable_mul_bypass_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__stall_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__squash_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__single_issue_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dual_issue_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pc_x_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__priv_x_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__mispredicted_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__slot0_valid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__slot1_valid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode_a_valid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode_b_valid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode_a_fault_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__opcode_b_fault_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__opcode_a_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode_b_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode_a_pc_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__opcode_b_pc_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_a_ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__issue_a_rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__issue_a_rd_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__issue_a_sb_alloc_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_exec_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_lsu_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_branch_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_mul_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_div_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_csr_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_invalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__issue_b_rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__issue_b_rd_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__issue_b_sb_alloc_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_exec_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_lsu_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_branch_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_mul_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_div_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_csr_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_b_invalid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_squash_e1_e2_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_squash_e1_e2_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode_a_issue_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode_a_accept_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_stall_raw_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_load_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_store_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_mul_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_branch_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_rd_e1_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe0_pc_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_opcode_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_operand_ra_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_operand_rb_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_load_e2_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_mul_e2_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_rd_e2_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe0_result_e2_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_valid_wb_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_csr_wb_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe0_rd_wb_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe0_result_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_pc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_opc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_ra_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_rb_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe0_exception_wb_w = VL_RAND_RESET_I(6);
    vlSelf->__PVT__issue_a_fault_w = VL_RAND_RESET_I(6);
    vlSelf->__PVT__opcode_b_issue_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__opcode_b_accept_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_stall_raw_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_load_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_store_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_mul_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_branch_e1_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_rd_e1_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe1_pc_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_opcode_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_operand_ra_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_operand_rb_e1_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_load_e2_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_mul_e2_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_rd_e2_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe1_result_e2_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_valid_wb_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_rd_wb_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe1_result_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_pc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_opc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_ra_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_rb_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_exception_wb_w = VL_RAND_RESET_I(6);
    vlSelf->__PVT__issue_b_fault_w = VL_RAND_RESET_I(6);
    vlSelf->__PVT__div_pending_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__csr_pending_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__scoreboard_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe1_mux_lsu_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_mux_mul_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe1_ok_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dual_issue_ok_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__issue_a_ra_value_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_a_rb_value_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_b_ra_value_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_b_rb_value_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_a_ra_value_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_a_rb_value_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_b_ra_value_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__issue_b_rb_value_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__v_pipe0_rs1_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__v_pipe0_rs2_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__v_pipe1_rs1_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__v_pipe1_rs2_w = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__pc_x_q = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__priv_x_q = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__div_pending_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__csr_pending_q = VL_RAND_RESET_I(1);
}
