--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf cunit.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
instruct_dir<0>|    1.444(R)|    0.125(R)|clk_BUFGP         |   0.000|
instruct_dir<1>|    0.551(R)|    0.840(R)|clk_BUFGP         |   0.000|
instruct_dir<2>|    1.055(R)|    0.437(R)|clk_BUFGP         |   0.000|
instruct_dir<3>|    1.131(R)|    0.376(R)|clk_BUFGP         |   0.000|
instruct_dir<4>|    1.707(R)|   -0.085(R)|clk_BUFGP         |   0.000|
instruct_dir<5>|    0.554(R)|    0.837(R)|clk_BUFGP         |   0.000|
instruct_dir<6>|    0.996(R)|    0.484(R)|clk_BUFGP         |   0.000|
instruct_dir<7>|    1.135(R)|    0.373(R)|clk_BUFGP         |   0.000|
instruction<0> |    1.280(R)|    0.172(R)|clk_BUFGP         |   0.000|
instruction<1> |    0.503(R)|    0.794(R)|clk_BUFGP         |   0.000|
instruction<2> |    0.848(R)|    0.517(R)|clk_BUFGP         |   0.000|
instruction<3> |    0.570(R)|    0.740(R)|clk_BUFGP         |   0.000|
instruction<4> |    0.904(R)|    0.473(R)|clk_BUFGP         |   0.000|
instruction<5> |    0.910(R)|    0.468(R)|clk_BUFGP         |   0.000|
instruction<6> |    0.442(R)|    0.843(R)|clk_BUFGP         |   0.000|
instruction<7> |    0.216(R)|    1.023(R)|clk_BUFGP         |   0.000|
instruction<8> |    0.657(R)|    0.670(R)|clk_BUFGP         |   0.000|
instruction<9> |    0.853(R)|    0.514(R)|clk_BUFGP         |   0.000|
instruction<10>|    1.040(R)|    0.364(R)|clk_BUFGP         |   0.000|
instruction<11>|    0.500(R)|    0.796(R)|clk_BUFGP         |   0.000|
instruction<12>|    0.495(R)|    0.800(R)|clk_BUFGP         |   0.000|
instruction<13>|    1.018(R)|    0.381(R)|clk_BUFGP         |   0.000|
instruction<14>|    0.813(R)|    0.546(R)|clk_BUFGP         |   0.000|
instruction<15>|    1.422(R)|    0.059(R)|clk_BUFGP         |   0.000|
we             |    3.920(R)|   -1.523(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    9.020(R)|clk_BUFGP         |   0.000|
LED<1>      |    9.006(R)|clk_BUFGP         |   0.000|
LED<2>      |    9.057(R)|clk_BUFGP         |   0.000|
LED<3>      |    9.398(R)|clk_BUFGP         |   0.000|
LED<4>      |    9.755(R)|clk_BUFGP         |   0.000|
LED<5>      |    9.762(R)|clk_BUFGP         |   0.000|
LED<6>      |    9.807(R)|clk_BUFGP         |   0.000|
LED<7>      |   10.608(R)|clk_BUFGP         |   0.000|
is_ovf      |   17.230(R)|clk_BUFGP         |   0.000|
is_zero     |   17.151(R)|clk_BUFGP         |   0.000|
register<0> |   20.704(R)|clk_BUFGP         |   0.000|
register<1> |   20.280(R)|clk_BUFGP         |   0.000|
register<2> |   21.436(R)|clk_BUFGP         |   0.000|
register<3> |   20.729(R)|clk_BUFGP         |   0.000|
register<4> |   19.817(R)|clk_BUFGP         |   0.000|
register<5> |   20.642(R)|clk_BUFGP         |   0.000|
register<6> |   21.287(R)|clk_BUFGP         |   0.000|
register<7> |   20.960(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.130|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 15 20:47:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



