{
    "nl": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.nl.v",
    "pnl": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.odb",
    "sdc": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/33-openroad-detailedplacement/MIPSpipeline.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/12-openroad-staprepnr/nom_tt_025C_1v80/MIPSpipeline__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/12-openroad-staprepnr/nom_ss_100C_1v60/MIPSpipeline__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/12-openroad-staprepnr/nom_ff_n40C_1v95/MIPSpipeline__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/05-yosys-jsonheader/MIPSpipeline.h.json",
    "vh": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/28-odb-writeverilogheader/MIPSpipeline.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 15,
        "design__inferred_latch__count": 0,
        "design__instance__count": 207,
        "design__instance__area": 1571.51,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 4.92661e-05,
        "power__switching__total": 7.13246e-07,
        "power__leakage__total": 9.29805e-10,
        "power__total": 4.99803e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.250806,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.250582,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.352438,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.8936,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.352438,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 22.6798,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 31,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9194980037634342,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 18.681591913312896,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.919498,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 20.735065,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12681253628347725,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.38306991996069,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.126813,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 23.52796,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 2,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.250806,
        "clock__skew__worst_setup": 0.250582,
        "timing__hold__ws": 0.352438,
        "timing__setup__ws": 18.8936,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.352438,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 22.6798,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 67.035 77.755",
        "design__core__bbox": "5.52 10.88 61.18 65.28",
        "design__io": 36,
        "design__die__area": 5212.31,
        "design__core__area": 3027.9,
        "design__instance__count__stdcell": 207,
        "design__instance__area__stdcell": 1571.51,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.519008,
        "design__instance__utilization__stdcell": 0.519008,
        "design__instance__count__class:inverter": 31,
        "design__instance__count__class:sequential_cell": 30,
        "design__instance__count__class:multi_input_combinational_cell": 67,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 40,
        "design__instance__count__class:tap_cell": 44,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 1076056,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 2040.24,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 35
    }
}