Warning (10268): Verilog HDL information at riverraid.v(155): always construct contains both blocking and non-blocking assignments File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v Line: 155
Warning (10268): Verilog HDL information at riverraid.v(206): always construct contains both blocking and non-blocking assignments File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v Line: 206
