INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.gen/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.gen/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/adrmux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adrmux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/datamux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'writedata' is not allowed [D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/datapath.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/digital_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/memadr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memadr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-2938] 'douta_ins' is already implicitly declared on line 38 [D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/memory.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sources_1/new/zerodetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyCode/EDA/Vivado/CPU_SOC/CPU_SOC.srcs/sim_1/new/top_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bench
