Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e6bea84743140ee8b6f6461b6dbf8f8 --debug typical --relax --mt 2 -L ten_gig_eth_mac_v15_1_7 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_10g_ethernet_0_demo_tb_behav xil_defaultlib.axi_10g_ethernet_0_demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'inter_tdata' [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_tcp_block.v:140]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'inter_tkeep' [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_tcp_block.v:141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx_tdata' [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_tcp_block.v:150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'tx_tkeep' [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_tcp_block.v:151]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v Line: 757 : Sensitivity on input argument "d1" of task "rx_stimulus_send_column" may never get triggered.
WARNING: [XSIM 43-4328] File: C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v Line: 758 : Sensitivity on input argument "c1" of task "rx_stimulus_send_column" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frame_typ_axi_10g_ethernet_0
Compiling module xil_defaultlib.axi_10g_ethernet_0_sync_block
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.bd_efdb_0_dcm_locked_driver_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_efdb_0_pma_pmd_type_driver_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_efdb_0_prtad_driver_0
Compiling module xil_defaultlib.bd_efdb_0_xmac_0_block
Compiling module xil_defaultlib.bd_efdb_0_xmac_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_common_wrapp...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_common(WRAPP...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_ff_synchronizer...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_ff_synchronizer...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_shared_clock_an...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_sim_speedup_con...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_ff_synchronizer...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_local_clock_and...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_cable_pull_logi...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_gthe3_channe...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_gtwizard_gth...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_gtwizard_top...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_block
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_support
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0
Compiling module xil_defaultlib.bd_efdb_0
Compiling module xil_defaultlib.axi_10g_ethernet_0
Compiling module xil_defaultlib.axi_10g_ethernet_0_sync_reset
Compiling module xil_defaultlib.axi_10g_ethernet_0_fifo_ram(ADDR...
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_fifo(FIFO...
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_fifo(FIFO...
Compiling module xil_defaultlib.axi_10g_ethernet_0_xgmac_fifo(TX...
Compiling module xil_defaultlib.axi_10g_ethernet_0_fifo_block
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=3.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=3.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi_10g_ethernet_0_clocking
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_lite_sm
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_pat_gen
Compiling module xil_defaultlib.axi_10g_ethernet_0_ip_parser
Compiling module xil_defaultlib.axi_10g_ethernet_0_ip_generator
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_pat_check
Compiling module xil_defaultlib.axi_10g_ethernet_0_ip_block
Compiling module xil_defaultlib.axi_10g_ethernet_0_tcp_rx_block
Compiling module xil_defaultlib.axi_10g_ethernet_0_tcp_tx_block
Compiling module xil_defaultlib.axi_10g_ethernet_0_tcp_block
Compiling module xil_defaultlib.axi_10g_ethernet_0_arbiter
Compiling module xil_defaultlib.axi_10g_ethernet_0_example_desig...
Compiling module xil_defaultlib.axi_10g_ethernet_0_demo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_10g_ethernet_0_demo_tb_behav
