Microsemi Libero Software
Version: 11.8.0.26
Release: v11.8

Info: The design top_level_counter.adb was last modified by software version 11.8.0.26.
Opened an existing Libero design top_level_counter.adb.
'BA_NAME' set to 'top_level_counter_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Microsemi_Prj\hw7\p3_C\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 1.0 seconds
Imported the file:
   C:\Microsemi_Prj\hw7\p3_C\synthesis\top_level_counter.edn

The Import command succeeded ( 00:00:01 )
=====================================================================
Parameters used to run compile:
===============================

Family      : SmartFusion
Device      : A2F200M3F
Package     : 484 FBGA
Source      : C:\Microsemi_Prj\hw7\p3_C\synthesis\top_level_counter.edn
Format      : EDIF
Topcell     : top_level_counter
Speed grade : STD
Temp        : 0:25:85
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        3

    Total macros optimized  3

There were 0 error(s) and 0 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:     56  Total:   4608   (1.22%)
    Fabric IO (W/ clocks)      Used:     24  Total:     94   (25.53%)
    Fabric Differential IO     Used:      0  Total:     47   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     32   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     43   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     15   (6.67%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    On-chip RC oscillator      Used:      0  Total:      1   (0.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 3  (33.33%)*
    Quadrant global | 0      | 12 (0.00%)
    MSS global      | 0      | 3  (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 40           | 40
    SEQ     | 16           | 16

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 21            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 3     | 21     | 0

I/O Placement:

    Locked  :   0
    Placed  :   8 ( 33.33% )
    UnPlaced:  16 ( 66.67% )

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    13      CLK_NET       Net   : CLK_c
                          Driver: CLK_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    14      INT_NET       Net   : Skewed_0/TC_9
                          Driver: Skewed_0/TC_9
    12      INT_NET       Net   : Skewed_0/N_89
                          Driver: Skewed_0/uQlde_i_a2
    7       INT_NET       Net   : Q_c[6]
                          Driver: Skewed_0/uQ[2]
    6       INT_NET       Net   : Skewed_0/N_28
                          Driver: Skewed_0/uQ_n2_i_o2
    5       INT_NET       Net   : Q_c[9]
                          Driver: Skewed_0/uQ[5]
    5       INT_NET       Net   : sQ0
                          Driver: skewedClock_0/DFN1P0_0
    5       INT_NET       Net   : sQ1
                          Driver: skewedClock_0/DFN1P0_1
    5       INT_NET       Net   : sQ2
                          Driver: skewedClock_0/DFN1P0_2
    4       SET/RESET_NET Net   : PRE_c
                          Driver: PRE_pad
    4       INT_NET       Net   : Q_c[4]
                          Driver: Skewed_0/uQ[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    14      INT_NET       Net   : Skewed_0/TC_9
                          Driver: Skewed_0/TC_9
    12      INT_NET       Net   : Skewed_0/N_89
                          Driver: Skewed_0/uQlde_i_a2
    7       INT_NET       Net   : Q_c[6]
                          Driver: Skewed_0/uQ[2]
    6       INT_NET       Net   : Skewed_0/N_28
                          Driver: Skewed_0/uQ_n2_i_o2
    5       INT_NET       Net   : Q_c[9]
                          Driver: Skewed_0/uQ[5]
    5       INT_NET       Net   : sQ0
                          Driver: skewedClock_0/DFN1P0_0
    5       INT_NET       Net   : sQ1
                          Driver: skewedClock_0/DFN1P0_1
    5       INT_NET       Net   : sQ2
                          Driver: skewedClock_0/DFN1P0_2
    4       SET/RESET_NET Net   : PRE_c
                          Driver: PRE_pad
    4       INT_NET       Net   : Q_c[4]
                          Driver: Skewed_0/uQ[0]

The Compile command succeeded ( 00:00:00 )
Wrote status report to file: top_level_counter_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_level_counter_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_level_counter_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file C:\Microsemi_Prj\hw7\p3_C\designer\impl1\top_level_counter.adb.

The Execute Script command succeeded ( 00:00:04 )
Design closed.

