
ubuntu-preinstalled/loginctl:     file format elf32-littlearm


Disassembly of section .init:

00001bd4 <.init>:
    1bd4:	push	{r3, lr}
    1bd8:	bl	274c <log_oom_internal@plt+0x644>
    1bdc:	pop	{r3, pc}

Disassembly of section .plt:

00001be0 <output_mode_to_string@plt-0x14>:
    1be0:	push	{lr}		; (str lr, [sp, #-4]!)
    1be4:	ldr	lr, [pc, #4]	; 1bf0 <output_mode_to_string@plt-0x4>
    1be8:	add	lr, pc, lr
    1bec:	ldr	pc, [lr, #8]!
    1bf0:	andeq	r7, r1, r4, lsl r2

00001bf4 <output_mode_to_string@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #94208	; 0x17000
    1bfc:	ldr	pc, [ip, #532]!	; 0x214

00001c00 <sd_bus_set_allow_interactive_authorization@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #94208	; 0x17000
    1c08:	ldr	pc, [ip, #524]!	; 0x20c

00001c0c <strv_find@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #94208	; 0x17000
    1c14:	ldr	pc, [ip, #516]!	; 0x204

00001c18 <version@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #94208	; 0x17000
    1c20:	ldr	pc, [ip, #508]!	; 0x1fc

00001c24 <path_startswith@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #94208	; 0x17000
    1c2c:	ldr	pc, [ip, #500]!	; 0x1f4

00001c30 <free@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #94208	; 0x17000
    1c38:	ldr	pc, [ip, #492]!	; 0x1ec

00001c3c <sd_device_get_sysname@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #94208	; 0x17000
    1c44:	ldr	pc, [ip, #484]!	; 0x1e4

00001c48 <sigbus_install@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #94208	; 0x17000
    1c50:	ldr	pc, [ip, #476]!	; 0x1dc

00001c54 <log_open@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #94208	; 0x17000
    1c5c:	ldr	pc, [ip, #468]!	; 0x1d4

00001c60 <log_show_color@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #94208	; 0x17000
    1c68:	ldr	pc, [ip, #460]!	; 0x1cc

00001c6c <output_mode_from_string@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #94208	; 0x17000
    1c74:	ldr	pc, [ip, #452]!	; 0x1c4

00001c78 <log_assert_failed_unreachable_realm@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #94208	; 0x17000
    1c80:	ldr	pc, [ip, #444]!	; 0x1bc

00001c84 <sd_device_get_syspath@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #94208	; 0x17000
    1c8c:	ldr	pc, [ip, #436]!	; 0x1b4

00001c90 <cg_is_empty_recursive@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #94208	; 0x17000
    1c98:	ldr	pc, [ip, #428]!	; 0x1ac

00001c9c <sd_device_enumerator_new@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #94208	; 0x17000
    1ca4:	ldr	pc, [ip, #420]!	; 0x1a4

00001ca8 <sd_bus_get_property@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #94208	; 0x17000
    1cb0:	ldr	pc, [ip, #412]!	; 0x19c

00001cb4 <table_add_cell_full@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #94208	; 0x17000
    1cbc:	ldr	pc, [ip, #404]!	; 0x194

00001cc0 <table_print_json@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #94208	; 0x17000
    1cc8:	ldr	pc, [ip, #396]!	; 0x18c

00001ccc <polkit_agent_open_if_enabled@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #94208	; 0x17000
    1cd4:	ldr	pc, [ip, #388]!	; 0x184

00001cd8 <strcmp_ptr@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #94208	; 0x17000
    1ce0:	ldr	pc, [ip, #380]!	; 0x17c

00001ce4 <ask_password_agent_close@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #94208	; 0x17000
    1cec:	ldr	pc, [ip, #372]!	; 0x174

00001cf0 <polkit_agent_close@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #94208	; 0x17000
    1cf8:	ldr	pc, [ip, #364]!	; 0x16c

00001cfc <mac_selinux_finish@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #94208	; 0x17000
    1d04:	ldr	pc, [ip, #356]!	; 0x164

00001d08 <sd_notifyf@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #94208	; 0x17000
    1d10:	ldr	pc, [ip, #348]!	; 0x15c

00001d14 <puts@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #94208	; 0x17000
    1d1c:	ldr	pc, [ip, #340]!	; 0x154

00001d20 <get_user_creds@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #94208	; 0x17000
    1d28:	ldr	pc, [ip, #332]!	; 0x14c

00001d2c <sd_device_has_tag@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #94208	; 0x17000
    1d34:	ldr	pc, [ip, #324]!	; 0x144

00001d38 <putchar@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #94208	; 0x17000
    1d40:	ldr	pc, [ip, #316]!	; 0x13c

00001d44 <get_process_comm@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #94208	; 0x17000
    1d4c:	ldr	pc, [ip, #308]!	; 0x134

00001d50 <columns@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #94208	; 0x17000
    1d58:	ldr	pc, [ip, #300]!	; 0x12c

00001d5c <memset@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #94208	; 0x17000
    1d64:	ldr	pc, [ip, #292]!	; 0x124

00001d68 <bus_print_property_valuef@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #94208	; 0x17000
    1d70:	ldr	pc, [ip, #284]!	; 0x11c

00001d74 <log_get_max_level_realm@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #94208	; 0x17000
    1d7c:	ldr	pc, [ip, #276]!	; 0x114

00001d80 <sd_device_enumerator_add_match_tag@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #94208	; 0x17000
    1d88:	ldr	pc, [ip, #268]!	; 0x10c

00001d8c <table_set_header@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #94208	; 0x17000
    1d94:	ldr	pc, [ip, #260]!	; 0x104

00001d98 <abort@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #94208	; 0x17000
    1da0:	ldr	pc, [ip, #252]!	; 0xfc

00001da4 <dispatch_verb@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #94208	; 0x17000
    1dac:	ldr	pc, [ip, #244]!	; 0xf4

00001db0 <sd_device_get_subsystem@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #94208	; 0x17000
    1db8:	ldr	pc, [ip, #236]!	; 0xec

00001dbc <format_timestamp_relative@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #94208	; 0x17000
    1dc4:	ldr	pc, [ip, #228]!	; 0xe4

00001dc8 <signal_from_string@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #94208	; 0x17000
    1dd0:	ldr	pc, [ip, #220]!	; 0xdc

00001dd4 <sd_bus_error_free@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #94208	; 0x17000
    1ddc:	ldr	pc, [ip, #212]!	; 0xd4

00001de0 <ellipsize_mem@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #94208	; 0x17000
    1de8:	ldr	pc, [ip, #204]!	; 0xcc

00001dec <sd_bus_flush_close_unref@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #94208	; 0x17000
    1df4:	ldr	pc, [ip, #196]!	; 0xc4

00001df8 <device_enumerator_scan_devices@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #94208	; 0x17000
    1e00:	ldr	pc, [ip, #188]!	; 0xbc

00001e04 <device_enumerator_get_devices@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #94208	; 0x17000
    1e0c:	ldr	pc, [ip, #180]!	; 0xb4

00001e10 <sd_bus_message_exit_container@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #94208	; 0x17000
    1e18:	ldr	pc, [ip, #172]!	; 0xac

00001e1c <bus_map_all_properties@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #94208	; 0x17000
    1e24:	ldr	pc, [ip, #164]!	; 0xa4

00001e28 <table_new_internal@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #94208	; 0x17000
    1e30:	ldr	pc, [ip, #156]!	; 0x9c

00001e34 <sd_bus_message_skip@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #94208	; 0x17000
    1e3c:	ldr	pc, [ip, #148]!	; 0x94

00001e40 <table_set_sort@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #94208	; 0x17000
    1e48:	ldr	pc, [ip, #140]!	; 0x8c

00001e4c <sd_bus_message_enter_container@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #94208	; 0x17000
    1e54:	ldr	pc, [ip, #132]!	; 0x84

00001e58 <__overflow@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #94208	; 0x17000
    1e60:	ldr	pc, [ip, #124]!	; 0x7c

00001e64 <show_cgroup_get_unit_path_and_warn@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #94208	; 0x17000
    1e6c:	ldr	pc, [ip, #116]!	; 0x74

00001e70 <table_set_align_percent@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #94208	; 0x17000
    1e78:	ldr	pc, [ip, #108]!	; 0x6c

00001e7c <table_add_many_internal@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #94208	; 0x17000
    1e84:	ldr	pc, [ip, #100]!	; 0x64

00001e88 <__stack_chk_fail@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #94208	; 0x17000
    1e90:	ldr	pc, [ip, #92]!	; 0x5c

00001e94 <terminal_urlify_man@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #94208	; 0x17000
    1e9c:	ldr	pc, [ip, #84]!	; 0x54

00001ea0 <output_mode_to_json_format_flags@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #94208	; 0x17000
    1ea8:	ldr	pc, [ip, #76]!	; 0x4c

00001eac <special_glyph@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #94208	; 0x17000
    1eb4:	ldr	pc, [ip, #68]!	; 0x44

00001eb8 <strstr@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #94208	; 0x17000
    1ec0:	ldr	pc, [ip, #60]!	; 0x3c

00001ec4 <format_timestamp@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #94208	; 0x17000
    1ecc:	ldr	pc, [ip, #52]!	; 0x34

00001ed0 <sd_bus_message_peek_type@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #94208	; 0x17000
    1ed8:	ldr	pc, [ip, #44]!	; 0x2c

00001edc <signal_to_string@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #94208	; 0x17000
    1ee4:	ldr	pc, [ip, #36]!	; 0x24

00001ee8 <__asprintf_chk@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #94208	; 0x17000
    1ef0:	ldr	pc, [ip, #28]!

00001ef4 <table_unref@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #94208	; 0x17000
    1efc:	ldr	pc, [ip, #20]!

00001f00 <getopt_long@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #94208	; 0x17000
    1f08:	ldr	pc, [ip, #12]!

00001f0c <sd_bus_message_unref@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #94208	; 0x17000
    1f14:	ldr	pc, [ip, #4]!

00001f18 <table_get_rows@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #90112	; 0x16000
    1f20:	ldr	pc, [ip, #4092]!	; 0xffc

00001f24 <pager_close@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #90112	; 0x16000
    1f2c:	ldr	pc, [ip, #4084]!	; 0xff4

00001f30 <unit_show_processes@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #90112	; 0x16000
    1f38:	ldr	pc, [ip, #4076]!	; 0xfec

00001f3c <sd_device_get_sysattr_value@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #90112	; 0x16000
    1f44:	ldr	pc, [ip, #4068]!	; 0xfe4

00001f48 <table_print@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #90112	; 0x16000
    1f50:	ldr	pc, [ip, #4060]!	; 0xfdc

00001f54 <sd_bus_message_read@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #90112	; 0x16000
    1f5c:	ldr	pc, [ip, #4052]!	; 0xfd4

00001f60 <bus_print_all_properties@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #90112	; 0x16000
    1f68:	ldr	pc, [ip, #4044]!	; 0xfcc

00001f6c <setlocale@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #90112	; 0x16000
    1f74:	ldr	pc, [ip, #4036]!	; 0xfc4

00001f78 <show_cgroup_and_extra@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #90112	; 0x16000
    1f80:	ldr	pc, [ip, #4028]!	; 0xfbc

00001f84 <strjoin_real@plt>:
    1f84:	add	ip, pc, #0, 12
    1f88:	add	ip, ip, #90112	; 0x16000
    1f8c:	ldr	pc, [ip, #4020]!	; 0xfb4

00001f90 <flockfile@plt>:
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #90112	; 0x16000
    1f98:	ldr	pc, [ip, #4012]!	; 0xfac

00001f9c <safe_atou_full@plt>:
    1f9c:	add	ip, pc, #0, 12
    1fa0:	add	ip, ip, #90112	; 0x16000
    1fa4:	ldr	pc, [ip, #4004]!	; 0xfa4

00001fa8 <strv_extend@plt>:
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #90112	; 0x16000
    1fb0:	ldr	pc, [ip, #3996]!	; 0xf9c

00001fb4 <on_tty@plt>:
    1fb4:	add	ip, pc, #0, 12
    1fb8:	add	ip, ip, #90112	; 0x16000
    1fbc:	ldr	pc, [ip, #3988]!	; 0xf94

00001fc0 <strlen@plt>:
    1fc0:	add	ip, pc, #0, 12
    1fc4:	add	ip, ip, #90112	; 0x16000
    1fc8:	ldr	pc, [ip, #3980]!	; 0xf8c

00001fcc <uid_is_valid@plt>:
    1fcc:	add	ip, pc, #0, 12
    1fd0:	add	ip, ip, #90112	; 0x16000
    1fd4:	ldr	pc, [ip, #3972]!	; 0xf84

00001fd8 <rlimit_nofile_bump@plt>:
    1fd8:	add	ip, pc, #0, 12
    1fdc:	add	ip, ip, #90112	; 0x16000
    1fe0:	ldr	pc, [ip, #3964]!	; 0xf7c

00001fe4 <bus_error_message@plt>:
    1fe4:	add	ip, pc, #0, 12
    1fe8:	add	ip, ip, #90112	; 0x16000
    1fec:	ldr	pc, [ip, #3956]!	; 0xf74

00001ff0 <strcmp@plt>:
    1ff0:	add	ip, pc, #0, 12
    1ff4:	add	ip, ip, #90112	; 0x16000
    1ff8:	ldr	pc, [ip, #3948]!	; 0xf6c

00001ffc <pager_have@plt>:
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #90112	; 0x16000
    2004:	ldr	pc, [ip, #3940]!	; 0xf64

00002008 <sd_bus_message_read_basic@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #90112	; 0x16000
    2010:	ldr	pc, [ip, #3932]!	; 0xf5c

00002014 <log_parse_environment_realm@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #90112	; 0x16000
    201c:	ldr	pc, [ip, #3924]!	; 0xf54

00002020 <sd_bus_call_method@plt>:
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #90112	; 0x16000
    2028:	ldr	pc, [ip, #3916]!	; 0xf4c

0000202c <sd_device_get_property_value@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #90112	; 0x16000
    2034:	ldr	pc, [ip, #3908]!	; 0xf44

00002038 <fputs_unlocked@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #90112	; 0x16000
    2040:	ldr	pc, [ip, #3900]!	; 0xf3c

00002044 <log_assert_failed_realm@plt>:
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #90112	; 0x16000
    204c:	ldr	pc, [ip, #3892]!	; 0xf34

00002050 <log_internal_realm@plt>:
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #90112	; 0x16000
    2058:	ldr	pc, [ip, #3884]!	; 0xf2c

0000205c <strv_free@plt>:
    205c:			; <UNDEFINED> instruction: 0xe7fd4778
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #90112	; 0x16000
    2068:	ldr	pc, [ip, #3872]!	; 0xf20

0000206c <bus_print_property_value@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #90112	; 0x16000
    2074:	ldr	pc, [ip, #3864]!	; 0xf18

00002078 <funlockfile@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #90112	; 0x16000
    2080:	ldr	pc, [ip, #3856]!	; 0xf10

00002084 <pager_open@plt>:
    2084:	add	ip, pc, #0, 12
    2088:	add	ip, ip, #90112	; 0x16000
    208c:	ldr	pc, [ip, #3848]!	; 0xf08

00002090 <__libc_start_main@plt>:
    2090:	add	ip, pc, #0, 12
    2094:	add	ip, ip, #90112	; 0x16000
    2098:	ldr	pc, [ip, #3840]!	; 0xf00

0000209c <sd_device_enumerator_unref@plt>:
    209c:	add	ip, pc, #0, 12
    20a0:	add	ip, ip, #90112	; 0x16000
    20a4:	ldr	pc, [ip, #3832]!	; 0xef8

000020a8 <colors_enabled@plt>:
    20a8:	add	ip, pc, #0, 12
    20ac:	add	ip, ip, #90112	; 0x16000
    20b0:	ldr	pc, [ip, #3824]!	; 0xef0

000020b4 <__gmon_start__@plt>:
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #90112	; 0x16000
    20bc:	ldr	pc, [ip, #3816]!	; 0xee8

000020c0 <__cxa_finalize@plt>:
    20c0:	add	ip, pc, #0, 12
    20c4:	add	ip, ip, #90112	; 0x16000
    20c8:	ldr	pc, [ip, #3808]!	; 0xee0

000020cc <show_journal_by_unit@plt>:
    20cc:	add	ip, pc, #0, 12
    20d0:	add	ip, ip, #90112	; 0x16000
    20d4:	ldr	pc, [ip, #3800]!	; 0xed8

000020d8 <strdup@plt>:
    20d8:	add	ip, pc, #0, 12
    20dc:	add	ip, ip, #90112	; 0x16000
    20e0:	ldr	pc, [ip, #3792]!	; 0xed0

000020e4 <__printf_chk@plt>:
    20e4:	add	ip, pc, #0, 12
    20e8:	add	ip, ip, #90112	; 0x16000
    20ec:	ldr	pc, [ip, #3784]!	; 0xec8

000020f0 <bus_connect_transport@plt>:
    20f0:	add	ip, pc, #0, 12
    20f4:	add	ip, ip, #90112	; 0x16000
    20f8:	ldr	pc, [ip, #3776]!	; 0xec0

000020fc <sd_device_enumerator_allow_uninitialized@plt>:
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #90112	; 0x16000
    2104:	ldr	pc, [ip, #3768]!	; 0xeb8

00002108 <log_oom_internal@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #90112	; 0x16000
    2110:	ldr	pc, [ip, #3760]!	; 0xeb0

Disassembly of section .text:

00002114 <.text>:
    2114:	strcs	pc, [ip, #-2271]	; 0xfffff721
    2118:	strcc	pc, [ip, #-2271]	; 0xfffff721
    211c:	push	{r1, r3, r4, r5, r6, sl, lr}
    2120:	strdlt	r4, [r9], r0
    2124:			; <UNDEFINED> instruction: 0x460458d3
    2128:	strvs	pc, [r0, #-2271]	; 0xfffff721
    212c:			; <UNDEFINED> instruction: 0xf8df460d
    2130:	ldmdavs	fp, {r8, sl, sp}
    2134:			; <UNDEFINED> instruction: 0xf04f9307
    2138:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    213c:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2140:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2144:	ldmpl	r2!, {r1, r2, sp}
    2148:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    214c:	ldmpl	r3!, {r2, r4, sp, lr}^
    2150:	andsvs	r9, sp, r6, lsl #14
    2154:	svc	0x000af7ff
    2158:			; <UNDEFINED> instruction: 0xf7ff2001
    215c:	ldrtmi	lr, [r8], -r2, lsl #27
    2160:	svc	0x0058f7ff
    2164:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    2168:	andcs	pc, r0, pc, asr #8
    216c:	svc	0x0034f7ff
    2170:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    2174:	vrshr.s64	d20, d28, #64
    2178:	stfcsd	f0, [r0, #-520]	; 0xfffffdf8
    217c:	orrhi	pc, lr, r0
    2180:	ldrtls	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2184:	ldrthi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2188:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    218c:			; <UNDEFINED> instruction: 0xf8df44f9
    2190:			; <UNDEFINED> instruction: 0xf109a4b8
    2194:	ldrbtmi	r0, [r8], #2332	; 0x91c
    2198:	ldrbtmi	r4, [sl], #1147	; 0x47b
    219c:	blvc	23f5b0 <log_oom_internal@plt+0x23d4a8>
    21a0:	tsteq	r0, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    21a4:	andcs	r9, r0, #4, 6	; 0x10000000
    21a8:	andls	r4, r0, #95420416	; 0x5b00000
    21ac:	strbmi	r4, [r2], -r9, lsr #12
    21b0:			; <UNDEFINED> instruction: 0xf7ff4620
    21b4:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    21b8:	addshi	pc, pc, r0, asr #5
    21bc:	stclle	8, cr2, [sp], #-460	; 0xfffffe34
    21c0:	vceq.i8	d18, d0, d30
    21c4:	ldmdacc	pc!, {r0, r2, r3, r7, r8, pc}	; <UNPREDICTABLE>
    21c8:	vtst.8	d2, d0, d20
    21cc:	ldm	pc, {r0, r3, r7, r8, pc}^	; <UNPREDICTABLE>
    21d0:	eorseq	pc, r5, r0, lsl r0	; <UNPREDICTABLE>
    21d4:	orreq	r0, r7, r7, lsl #3
    21d8:	orreq	r0, r7, r7, lsl #3
    21dc:	orreq	r0, r7, r7, lsl #3
    21e0:	orreq	r0, r7, r7, lsl #3
    21e4:	orreq	r0, r7, r9, asr #2
    21e8:	orreq	r0, r7, r7, lsl #3
    21ec:	smlalbbeq	r0, r0, r7, r1	; <UNPREDICTABLE>
    21f0:	orreq	r0, r7, r7, lsl #3
    21f4:	orreq	r0, r7, r7, lsl #3
    21f8:	orreq	r0, r7, r7, lsl #3
    21fc:	orreq	r0, r7, r7, lsl #3
    2200:	orreq	r0, r7, r7, lsl #3
    2204:	orreq	r0, r7, r7, lsl #3
    2208:	orreq	r0, r7, r7, lsl #3
    220c:	orreq	r0, r7, r7, lsl #3
    2210:	orreq	r0, r7, r7, lsl #3
    2214:	teqeq	fp, r7, lsl #3
    2218:	orreq	r0, r7, r7, lsl #3
    221c:	orreq	r0, r7, r7, lsl #3
    2220:	orreq	r0, r7, r7, lsl #3
    2224:	orreq	r0, r7, r4, lsr r1
    2228:	orreq	r0, r7, r7, lsl #3
    222c:	orreq	r0, r7, pc, lsr #2
    2230:	rsceq	r0, fp, r8, lsl #2
    2234:	ldrdeq	r0, [r7, lr]
    2238:	adcseq	r0, r0, r7, lsl #3
    223c:	ldreq	pc, [r5, -pc, rrx]
    2240:	tstlt	r8, r6, lsl #16
    2244:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    2248:			; <UNDEFINED> instruction: 0xf2c02f00
    224c:			; <UNDEFINED> instruction: 0xf7ff8099
    2250:			; <UNDEFINED> instruction: 0xf7ffed4a
    2254:			; <UNDEFINED> instruction: 0xf7ffed4e
    2258:			; <UNDEFINED> instruction: 0xf7ffee66
    225c:	blmi	ffefd7a4 <log_oom_internal@plt+0xffefb69c>
    2260:	strdlt	r5, [r4, #-132]!	; 0xffffff7c
    2264:	strcc	r4, [r3], #-3066	; 0xfffff406
    2268:	streq	pc, [r3], #-36	; 0xffffffdc
    226c:	adcmi	r5, ip, #16056320	; 0xf50000
    2270:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    2274:	strcc	r0, [r8], #-768	; 0xfffffd00
    2278:	adcmi	r4, ip, #152, 14	; 0x2600000
    227c:	bmi	ffd77268 <log_oom_internal@plt+0xffd75160>
    2280:	blmi	ffa46268 <log_oom_internal@plt+0xffa44160>
    2284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2288:	blls	1dc2f8 <log_oom_internal@plt+0x1da1f0>
    228c:			; <UNDEFINED> instruction: 0xf04f405a
    2290:			; <UNDEFINED> instruction: 0xf0400300
    2294:	andlt	r8, r9, r4, asr #3
    2298:	svchi	0x00f0e8bd
    229c:	addvc	pc, r0, r0, lsr #11
    22a0:	vadd.i8	d2, d0, d5
    22a4:	stmdacs	r5, {r0, r2, r3, r4, r8, pc}
    22a8:	tsthi	sl, r0, lsl #4	; <UNPREDICTABLE>
    22ac:			; <UNDEFINED> instruction: 0xf000e8df
    22b0:	svceq	0x00141b20
    22b4:	bmi	ffa02edc <log_oom_internal@plt+0xffa00dd4>
    22b8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    22bc:			; <UNDEFINED> instruction: 0xe7727011
    22c0:	stmibmi	r7!, {r1, r2, r5, r6, r7, r9, fp, lr}^
    22c4:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
    22c8:	addvs	r6, sl, r2, lsl r8
    22cc:	bmi	ff97c080 <log_oom_internal@plt+0xff979f78>
    22d0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    22d4:			; <UNDEFINED> instruction: 0xe7667611
    22d8:	ldrbtmi	r4, [r9], #-2531	; 0xfffff61d
    22dc:			; <UNDEFINED> instruction: 0xf042680a
    22e0:	andvs	r0, sl, r1, lsl #4
    22e4:	bmi	ff87c068 <log_oom_internal@plt+0xff879f60>
    22e8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    22ec:			; <UNDEFINED> instruction: 0xe75a7351
    22f0:	ldc	7, cr15, [r2], {255}	; 0xff
    22f4:	svccs	0x00004607
    22f8:	ldmmi	sp, {r1, r5, r7, r8, sl, fp, ip, lr, pc}^
    22fc:	andcs	sl, r0, #6144	; 0x1800
    2300:	stmibvs	r1, {r3, r4, r5, r6, sl, lr}^
    2304:			; <UNDEFINED> instruction: 0xf7ff6840
    2308:	mcrne	14, 0, lr, cr7, cr4, {7}
    230c:	adchi	pc, lr, r0, asr #5
    2310:	stmdals	r6, {r3, r4, r6, r7, r8, r9, fp, lr}
    2314:	ldmdavc	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2318:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    231c:	blls	194e7c <log_oom_internal@plt+0x192d74>
    2320:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    2324:			; <UNDEFINED> instruction: 0xf5024620
    2328:			; <UNDEFINED> instruction: 0xf7ff7248
    232c:			; <UNDEFINED> instruction: 0x4607ed3c
    2330:	bmi	ff2bc150 <log_oom_internal@plt+0xff2ba048>
    2334:	ldmpl	r2!, {r0, r4, r6, r7, r8, fp, lr}
    2338:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    233c:	andls	r4, r5, #16, 12	; 0x1000000
    2340:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    2344:	strmi	r9, [r7], -r5, lsl #20
    2348:			; <UNDEFINED> instruction: 0xf0002800
    234c:			; <UNDEFINED> instruction: 0x46108115
    2350:			; <UNDEFINED> instruction: 0xf7ff9205
    2354:	stmibmi	sl, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    2358:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    235c:	subvs	r2, r8, r0, lsl #16
    2360:	svcge	0x0021f6bf
    2364:	andls	r2, r4, #0
    2368:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    236c:	stmdacs	r2, {r2, r9, fp, ip, pc}
    2370:	teqhi	lr, r0, lsl #6	; <UNPREDICTABLE>
    2374:			; <UNDEFINED> instruction: 0xf06f9806
    2378:	tstlt	r8, r5, lsl r7
    237c:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    2380:	rsbsmi	r4, sl, #192, 18	; 0x300000
    2384:	ldrbtmi	r2, [r9], #-0
    2388:	ldc	7, cr15, [lr], #1020	; 0x3fc
    238c:	bmi	fecfc110 <log_oom_internal@plt+0xfecfa008>
    2390:	ldmpl	r2!, {r2, fp, ip, pc}
    2394:			; <UNDEFINED> instruction: 0xf7ff6811
    2398:	stmdacs	r0, {r3, r9, sl, fp, sp, lr, pc}
    239c:	adcshi	pc, r0, r0, asr #5
    23a0:			; <UNDEFINED> instruction: 0xf88a2201
    23a4:	ldrbt	r2, [lr], ip
    23a8:	ldmibmi	r7!, {r2, r3, r5, r7, r9, fp, lr}
    23ac:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
    23b0:			; <UNDEFINED> instruction: 0x46386817
    23b4:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
    23b8:			; <UNDEFINED> instruction: 0xf0002800
    23bc:	ldrtmi	r8, [r8], -pc, lsr #1
    23c0:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    23c4:	ldrbtmi	r4, [sl], #-2737	; 0xfffff54f
    23c8:	cmpvs	r0, r0, lsl #16
    23cc:	rscshi	pc, r2, r0, asr #5
    23d0:	stmdacs	r3, {r0, r3, fp, ip, sp}
    23d4:	mcrge	6, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    23d8:	smlatbcs	r0, sp, sl, r4
    23dc:			; <UNDEFINED> instruction: 0x7611447a
    23e0:	ldmmi	lr, {r0, r5, r6, r7, r9, sl, sp, lr, pc}
    23e4:	tstcs	r0, sl, asr #12
    23e8:	ldmdavs	r8!, {r0, r1, r2, r4, r5, fp, ip, lr}
    23ec:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    23f0:			; <UNDEFINED> instruction: 0xf6bf2800
    23f4:	ldrdcs	sl, [r0], -r8
    23f8:	ldc	7, cr15, [ip], #1020	; 0x3fc
    23fc:	ldcle	8, cr2, [r9, #8]!
    2400:	tstcs	r6, r8, lsr r8
    2404:			; <UNDEFINED> instruction: 0xf2c44fa3
    2408:	bmi	fe8c2810 <log_oom_internal@plt+0xfe8c0708>
    240c:	orrpl	pc, ip, #64, 4
    2410:	smlsdxls	r1, pc, r4, r4	; <UNPREDICTABLE>
    2414:	ldrbtmi	r4, [sl], #-4001	; 0xfffff05f
    2418:	eorvc	pc, sl, #8388608	; 0x800000
    241c:	ldrbtmi	r9, [pc], #-2	; 2424 <log_oom_internal@plt+0x31c>
    2420:	andls	r2, r0, #3
    2424:	strmi	r4, [r2], #-1594	; 0xfffff9c6
    2428:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    242c:	strb	r4, [r2, -r7, lsl #12]!
    2430:			; <UNDEFINED> instruction: 0x21014a9b
    2434:			; <UNDEFINED> instruction: 0x7611447a
    2438:	andcs	lr, r0, #189792256	; 0xb500000
    243c:			; <UNDEFINED> instruction: 0x46104611
    2440:	ldc2	0, cr15, [r8], {-0}
    2444:	ldrb	r4, [r6, -r7, lsl #12]
    2448:			; <UNDEFINED> instruction: 0x21014a96
    244c:	tstvc	r1, #2046820352	; 0x7a000000
    2450:	ldmibmi	r5, {r0, r3, r5, r7, r9, sl, sp, lr, pc}
    2454:	ldrbtmi	r2, [r9], #-2
    2458:	subvs	r4, r8, r0, lsl #21
    245c:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    2460:	strt	r6, [r0], sl, asr #3
    2464:	mulcs	r1, r1, r9
    2468:			; <UNDEFINED> instruction: 0xe7f54479
    246c:			; <UNDEFINED> instruction: 0xf7ff2000
    2470:	stmdacs	r2, {r1, r7, sl, fp, sp, lr, pc}
    2474:	rsbsmi	sp, r8, #8448	; 0x2100
    2478:	submi	fp, r7, #192, 4
    247c:	stcmi	6, cr14, [ip], {224}	; 0xe0
    2480:	bmi	fe313d68 <log_oom_internal@plt+0xfe311c60>
    2484:	msrpl	SPSR_sc, #64, 4
    2488:	ldrbtmi	r4, [ip], #-2443	; 0xfffff675
    248c:			; <UNDEFINED> instruction: 0xf504447a
    2490:	ldrbtmi	r7, [r9], #-1063	; 0xfffffbd9
    2494:	strls	r3, [r0], #-515	; 0xfffffdfd
    2498:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    249c:	strtmi	r4, [r8], -r7, lsl #25
    24a0:	vpmax.s8	d20, d16, d7
    24a4:	stmibmi	r7, {r1, r2, r5, r6, r8, r9, ip, lr}
    24a8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    24ac:	strtvc	pc, [r7], #-1284	; 0xfffffafc
    24b0:	andcc	r4, r3, #2030043136	; 0x79000000
    24b4:			; <UNDEFINED> instruction: 0xf7ff9400
    24b8:	stmmi	r3, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    24bc:	bmi	fe0d3da8 <log_oom_internal@plt+0xfe0d1ca0>
    24c0:	movwvs	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    24c4:	ldrbtmi	r4, [r8], #-3202	; 0xfffff37e
    24c8:			; <UNDEFINED> instruction: 0xf500447a
    24cc:	ldrbtmi	r7, [ip], #-45	; 0xffffffd3
    24d0:	stmib	sp, {r0, r1, r9, ip, sp}^
    24d4:	andcs	r0, r3, r0, lsl #8
    24d8:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    24dc:	strt	r4, [pc], r7, lsl #12
    24e0:	vfma.f32	q10, q0, q14
    24e4:	bmi	1f17414 <log_oom_internal@plt+0x1f1530c>
    24e8:	ldmdbmi	ip!, {sp}^
    24ec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    24f0:	eorvc	pc, r7, #8388608	; 0x800000
    24f4:	andls	r4, r0, #2030043136	; 0x79000000
    24f8:	andcc	r4, r3, #35651584	; 0x2200000
    24fc:	bl	fef40500 <log_oom_internal@plt+0xfef3e3f8>
    2500:	vpadd.i8	q10, q0, <illegal reg q11.5>
    2504:	ldmdbmi	r7!, {r0, r2, r4, r5, r6, r9, ip, lr}^
    2508:	ldrbtmi	r2, [fp], #-0
    250c:			; <UNDEFINED> instruction: 0xf5034479
    2510:	tstcc	r3, sl, lsr #6
    2514:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    2518:	strbt	r4, [ip], r7, lsl #12
    251c:	strcs	r4, [sl, #-2930]	; 0xfffff48e
    2520:	ldmpl	r4!, {r2, ip, pc}^
    2524:			; <UNDEFINED> instruction: 0xf7ff6820
    2528:	bls	13da00 <log_oom_internal@plt+0x13b8f8>
    252c:	mrrcne	0, 0, lr, r9, cr5
    2530:	andsvc	r6, sp, r1, asr #2
    2534:	bcs	3ced40 <log_oom_internal@plt+0x3ccc38>
    2538:			; <UNDEFINED> instruction: 0x4610d014
    253c:			; <UNDEFINED> instruction: 0xf7ff9204
    2540:	bls	13d2b0 <log_oom_internal@plt+0x13b1a8>
    2544:	rscsle	r2, r5, r0, lsl #16
    2548:			; <UNDEFINED> instruction: 0xf7ff6821
    254c:	stmdavs	r0!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2550:	ldmib	r0, {r2, r9, fp, ip, pc}^
    2554:	addmi	r3, fp, #1073741825	; 0x40000001
    2558:	smlattcs	sl, r9, r3, sp
    255c:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    2560:	strb	r9, [r7, r4, lsl #20]!
    2564:			; <UNDEFINED> instruction: 0xf7ff6820
    2568:	stmdals	r6, {r3, r7, r8, sl, fp, sp, lr, pc}
    256c:	eorsle	r2, sp, r0, lsl #16
    2570:			; <UNDEFINED> instruction: 0xf7ff2700
    2574:			; <UNDEFINED> instruction: 0xe66aec3c
    2578:	strcs	r4, [sl, #-2907]	; 0xfffff4a5
    257c:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    2580:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    2584:	mrrcne	0, 0, lr, sl, cr5
    2588:	andsvc	r6, sp, r2, asr #2
    258c:	svccs	0x00413701
    2590:	ldrtmi	sp, [r8], -r8, ror #1
    2594:	stc	7, cr15, [r2], #1020	; 0x3fc
    2598:	rscsle	r2, r7, r0, lsl #16
    259c:			; <UNDEFINED> instruction: 0xf7ff6821
    25a0:	stmdavs	r0!, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    25a4:	andcc	lr, r5, #208, 18	; 0x340000
    25a8:	mvnle	r4, #805306377	; 0x30000009
    25ac:			; <UNDEFINED> instruction: 0xf7ff210a
    25b0:	ubfx	lr, r4, #24, #12
    25b4:			; <UNDEFINED> instruction: 0xf7ff2000
    25b8:	stmdacs	r2, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    25bc:	mrcge	7, 6, APSR_nzcv, cr10, cr15, {3}
    25c0:	tstcs	r6, sl, asr #22
    25c4:	vmull.s<illegal width 8>	q10, d4, d2[2]
    25c8:	stmdami	sl, {r8}^
    25cc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    25d0:	msrvc	CPSR_fx, #12582912	; 0xc00000
    25d4:	smlsdxls	r2, r8, r4, r4
    25d8:	andcc	r9, r3, #1
    25dc:	andcs	r9, r3, r0, lsl #6
    25e0:			; <UNDEFINED> instruction: 0x63b3f44f
    25e4:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    25e8:	str	r4, [r4], r7, lsl #12
    25ec:	strt	r4, [lr], -r7, lsl #12
    25f0:	tstcs	r6, r1, asr #16
    25f4:	vqdmull.s<illegal width 8>	q10, d4, d1[0]
    25f8:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    25fc:	ldrbtmi	r4, [fp], #-3904	; 0xfffff0c0
    2600:	ldrbtmi	r9, [pc], #-514	; 2608 <log_oom_internal@plt+0x500>
    2604:	msrvc	CPSR_fx, #12582912	; 0xc00000
    2608:	strls	r4, [r1, -r2, lsl #12]
    260c:	andcc	r9, r3, #0, 6
    2610:			; <UNDEFINED> instruction: 0x63b7f44f
    2614:			; <UNDEFINED> instruction: 0xf7ff2003
    2618:			; <UNDEFINED> instruction: 0x4607ed1c
    261c:			; <UNDEFINED> instruction: 0xf7ffe66b
    2620:	svclt	0x0000ec34
    2624:	andeq	r6, r1, r4, ror #25
    2628:	andeq	r0, r0, r0, asr #3
    262c:	andeq	r6, r1, r6, asr #25
    2630:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2634:	andeq	r0, r0, r4, asr #3
    2638:			; <UNDEFINED> instruction: 0x000052b6
    263c:	andeq	r6, r1, r4, ror lr
    2640:			; <UNDEFINED> instruction: 0x000054b6
    2644:	andeq	r6, r1, r4, asr #12
    2648:	muleq	r1, r2, lr
    264c:	ldrdeq	r0, [r0], -r4
    2650:	ldrdeq	r0, [r0], -r8
    2654:	andeq	r6, r1, ip, ror fp
    2658:	andeq	r6, r1, r6, asr #26
    265c:	andeq	r0, r0, ip, asr #3
    2660:	andeq	r6, r1, r6, ror #26
    2664:	andeq	r6, r1, lr, lsr #26
    2668:	andeq	r6, r1, r2, asr sp
    266c:	andeq	r6, r1, r2, asr #26
    2670:	andeq	r6, r1, ip, lsr #26
    2674:	andeq	r6, r1, ip, ror #25
    2678:			; <UNDEFINED> instruction: 0x000164ba
    267c:			; <UNDEFINED> instruction: 0x000052bc
    2680:	andeq	r6, r1, r6, lsr #25
    2684:	strdeq	r5, [r0], -sl
    2688:	andeq	r5, r0, r6, asr #4
    268c:	andeq	r6, r1, r6, ror #24
    2690:	andeq	r6, r1, r4, lsr #24
    2694:	andeq	r5, r0, r8, asr #3
    2698:	muleq	r0, r6, r4
    269c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    26a0:	strdeq	r6, [r1], -r8
    26a4:	andeq	r6, r1, r0, ror #23
    26a8:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    26ac:	andeq	r6, r1, r4, asr #23
    26b0:	andeq	r5, r0, r2, lsr #8
    26b4:	andeq	r3, r0, r0, lsr pc
    26b8:	andeq	r5, r0, sl, lsr r1
    26bc:	andeq	r5, r0, r4, lsl #8
    26c0:	andeq	r3, r0, r2, lsl pc
    26c4:	andeq	r4, r0, r8, ror #18
    26c8:	andeq	r5, r0, r6, ror #7
    26cc:	strdeq	r3, [r0], -r4
    26d0:	andeq	r5, r0, lr, lsl #3
    26d4:	ldrdeq	r3, [r0], -r0
    26d8:			; <UNDEFINED> instruction: 0x000053be
    26dc:	andeq	r5, r0, r4, asr #2
    26e0:	andeq	r5, r0, r2, lsr #7
    26e4:			; <UNDEFINED> instruction: 0x00003eb0
    26e8:	andeq	r0, r0, r0, ror #3
    26ec:	andeq	r5, r0, r0, ror #5
    26f0:	andeq	r3, r0, lr, ror #27
    26f4:	andeq	r5, r0, r8, lsr #32
    26f8:	andeq	r3, r0, r2, asr #27
    26fc:	andeq	r5, r0, lr, lsr #5
    2700:	andeq	r5, r0, r2, lsl r0
    2704:	bleq	3e848 <log_oom_internal@plt+0x3c740>
    2708:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    270c:	strbtmi	fp, [sl], -r2, lsl #24
    2710:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2714:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2718:	ldrmi	sl, [sl], #776	; 0x308
    271c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2720:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2724:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2728:			; <UNDEFINED> instruction: 0xf85a4b06
    272c:	stmdami	r6, {r0, r1, ip, sp}
    2730:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2734:	stc	7, cr15, [ip], #1020	; 0x3fc
    2738:	bl	bc073c <log_oom_internal@plt+0xbbe634>
    273c:	andeq	r6, r1, r8, asr #13
    2740:	andeq	r0, r0, r8, ror #3
    2744:	ldrdeq	r0, [r0], -ip
    2748:	andeq	r0, r0, r8, asr #3
    274c:	ldr	r3, [pc, #20]	; 2768 <log_oom_internal@plt+0x660>
    2750:	ldr	r2, [pc, #20]	; 276c <log_oom_internal@plt+0x664>
    2754:	add	r3, pc, r3
    2758:	ldr	r2, [r3, r2]
    275c:	cmp	r2, #0
    2760:	bxeq	lr
    2764:	b	20b4 <__gmon_start__@plt>
    2768:	andeq	r6, r1, r8, lsr #13
    276c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2770:	blmi	1d4790 <log_oom_internal@plt+0x1d2688>
    2774:	bmi	1d395c <log_oom_internal@plt+0x1d1854>
    2778:	addmi	r4, r3, #2063597568	; 0x7b000000
    277c:	andle	r4, r3, sl, ror r4
    2780:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2784:	ldrmi	fp, [r8, -r3, lsl #2]
    2788:	svclt	0x00004770
    278c:	andeq	r6, r1, ip, lsr #17
    2790:	andeq	r6, r1, r8, lsr #17
    2794:	andeq	r6, r1, r4, lsl #13
    2798:	andeq	r0, r0, r4, ror #3
    279c:	stmdbmi	r9, {r3, fp, lr}
    27a0:	bmi	253988 <log_oom_internal@plt+0x251880>
    27a4:	bne	253990 <log_oom_internal@plt+0x251888>
    27a8:	svceq	0x00cb447a
    27ac:			; <UNDEFINED> instruction: 0x01a1eb03
    27b0:	andle	r1, r3, r9, asr #32
    27b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    27b8:	ldrmi	fp, [r8, -r3, lsl #2]
    27bc:	svclt	0x00004770
    27c0:	andeq	r6, r1, r0, lsl #17
    27c4:	andeq	r6, r1, ip, ror r8
    27c8:	andeq	r6, r1, r8, asr r6
    27cc:	strdeq	r0, [r0], -r4
    27d0:	blmi	2afbf8 <log_oom_internal@plt+0x2adaf0>
    27d4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    27d8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    27dc:	blmi	270d90 <log_oom_internal@plt+0x26ec88>
    27e0:	ldrdlt	r5, [r3, -r3]!
    27e4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    27e8:			; <UNDEFINED> instruction: 0xf7ff6818
    27ec:			; <UNDEFINED> instruction: 0xf7ffec6a
    27f0:	blmi	1c26f4 <log_oom_internal@plt+0x1c05ec>
    27f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    27f8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    27fc:	andeq	r6, r1, r2, asr r8
    2800:	andeq	r6, r1, r8, lsr #12
    2804:	strdeq	r0, [r0], -r8
    2808:	andeq	r6, r1, r6, lsl r8
    280c:	andeq	r6, r1, r2, lsr r8
    2810:	svclt	0x0000e7c4
    2814:	svcmi	0x00f0e92d
    2818:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    281c:	ldrmi	r8, [fp], r4, lsl #22
    2820:	blmi	ffdd5400 <log_oom_internal@plt+0xffdd32f8>
    2824:	addslt	r4, r9, sl, ror r4
    2828:	bls	a18b7c <log_oom_internal@plt+0xa16a74>
    282c:	tstls	r7, #1769472	; 0x1b0000
    2830:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2834:			; <UNDEFINED> instruction: 0x9326e9dd
    2838:	stmdacs	r0, {r0, r1, r2, r8, r9, ip, pc}
    283c:			; <UNDEFINED> instruction: 0x81abf000
    2840:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
    2844:			; <UNDEFINED> instruction: 0x81b2f000
    2848:	blcs	2946c <log_oom_internal@plt+0x27364>
    284c:			; <UNDEFINED> instruction: 0x81baf000
    2850:	strmi	r9, [r2], r9, lsr #22
    2854:	svclt	0x0044075b
    2858:	mvnscc	pc, #79	; 0x4f
    285c:	bcc	43e088 <log_oom_internal@plt+0x43bf80>
    2860:	cmphi	lr, r0, asr #2	; <UNPREDICTABLE>
    2864:	ldrbmi	r6, [fp, #-2083]	; 0xfffff7dd
    2868:	cmphi	r7, r0, lsl #1	; <UNPREDICTABLE>
    286c:	stmiami	r5!, {r0, r4, r7, r9, sl, fp, ip}^
    2870:	svceq	0x0004f111
    2874:	ldrmi	fp, [r1], -r8, lsl #31
    2878:	ldrbtmi	r4, [r8], #-2787	; 0xfffff51d
    287c:	ldrbtmi	r9, [sl], #-267	; 0xfffffef5
    2880:	bge	5270bc <log_oom_internal@plt+0x524fb4>
    2884:	beq	fe43e0ac <log_oom_internal@plt+0xfe43bfa4>
    2888:	cdp	8, 0, cr4, cr8, cr0, {7}
    288c:	bmi	ff80d0d4 <log_oom_internal@plt+0xff80afcc>
    2890:	andls	r4, r6, r8, ror r4
    2894:	mcr	4, 0, r4, cr9, cr10, {3}
    2898:	mul	r8, r0, sl
    289c:	stmdals	pc, {r0, r8, r9, ip, sp}	; <UNPREDICTABLE>
    28a0:			; <UNDEFINED> instruction: 0xf7ff6023
    28a4:	stmdavs	r3!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    28a8:			; <UNDEFINED> instruction: 0xf080455b
    28ac:	mrc	1, 0, r8, cr8, cr6, {1}
    28b0:	smladcs	r0, r0, sl, r1
    28b4:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    28b8:	smladls	pc, r2, r7, r9	; <UNPREDICTABLE>
    28bc:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28c0:	vrshr.s64	d20, d24, #64
    28c4:	ldmdals	r4, {r0, r2, r3, r6, r8, pc}
    28c8:			; <UNDEFINED> instruction: 0xf7ff4649
    28cc:	strmi	lr, [r7], -ip, lsr #19
    28d0:			; <UNDEFINED> instruction: 0xf0002800
    28d4:	stmdavs	r3!, {r0, r2, r6, r8, pc}
    28d8:			; <UNDEFINED> instruction: 0xee18aa13
    28dc:			; <UNDEFINED> instruction: 0xf8561a90
    28e0:			; <UNDEFINED> instruction: 0xf7ff0023
    28e4:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    28e8:	ldmdbls	r3, {r0, r1, r8, r9, fp, ip, lr, pc}
    28ec:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
    28f0:	blls	1b0d44 <log_oom_internal@plt+0x1aec3c>
    28f4:	tstls	r3, #26214400	; 0x1900000
    28f8:			; <UNDEFINED> instruction: 0xf7ff4650
    28fc:	stmdavs	r3!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    2900:	bicle	r2, fp, r0, lsl #16
    2904:			; <UNDEFINED> instruction: 0xf85649c3
    2908:	ldrbtmi	r0, [r9], #-35	; 0xffffffdd
    290c:	b	3c0910 <log_oom_internal@plt+0x3be808>
    2910:	stmdacs	r0, {r0, r1, r5, fp, sp, lr}
    2914:			; <UNDEFINED> instruction: 0xf856ddc2
    2918:	ldmdbge	r1, {r0, r1, r5}
    291c:	b	1240920 <log_oom_internal@plt+0x123e818>
    2920:	stmdacs	r0, {r0, r1, r5, fp, sp, lr}
    2924:			; <UNDEFINED> instruction: 0xf856dbba
    2928:	ldmdbge	r0, {r0, r1, r5}
    292c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2930:	stmdacs	r0, {r0, r1, r5, fp, sp, lr}
    2934:	ldmibmi	r8!, {r1, r4, r5, r7, r8, r9, fp, ip, lr, pc}
    2938:			; <UNDEFINED> instruction: 0xf856ad12
    293c:	ldrbtmi	r0, [r9], #-35	; 0xffffffdd
    2940:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2944:	ldmibmi	r5!, {r0, r1, r5, fp, sp, lr}
    2948:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    294c:			; <UNDEFINED> instruction: 0xf8569008
    2950:			; <UNDEFINED> instruction: 0xf7ff0023
    2954:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    2958:	tsthi	r4, r0, asr #5	; <UNPREDICTABLE>
    295c:	ldclne	8, cr6, [sp], #-156	; 0xffffff64
    2960:	ldmdble	r8, {r0, r1, r3, r5, r7, r8, sl, lr}^
    2964:	bl	195824 <log_oom_internal@plt+0x19371c>
    2968:	stmib	sp, {r0, r1, r2, r7, r8, r9, sl}^
    296c:			; <UNDEFINED> instruction: 0xf10d6409
    2970:	ldrbtmi	r0, [fp], #-2132	; 0xfffff7ac
    2974:	blmi	feae75ac <log_oom_internal@plt+0xfeae54a4>
    2978:	ldrbtmi	r4, [fp], #-1620	; 0xfffff9ac
    297c:	mul	r2, sl, r6
    2980:	strmi	r3, [fp, #1281]!	; 0x501
    2984:			; <UNDEFINED> instruction: 0xf857d944
    2988:	strbmi	r0, [r1], -r4, lsl #30
    298c:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2990:	blle	ffd4c998 <log_oom_internal@plt+0xffd4a890>
    2994:			; <UNDEFINED> instruction: 0x46499e15
    2998:			; <UNDEFINED> instruction: 0xf7ff4630
    299c:	stmdacs	r0, {r2, r6, r8, fp, sp, lr, pc}
    29a0:	ldmdbls	r4, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
    29a4:			; <UNDEFINED> instruction: 0xf7ff4630
    29a8:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    29ac:	mnf<illegal precision>z	f5, #0.0
    29b0:	bge	5893f8 <log_oom_internal@plt+0x5872f0>
    29b4:			; <UNDEFINED> instruction: 0xf7ff6838
    29b8:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    29bc:	ldmdbls	r6, {r0, r1, r8, r9, fp, ip, lr, pc}
    29c0:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
    29c4:			; <UNDEFINED> instruction: 0x4651b913
    29c8:	subsge	pc, r8, sp, asr #17
    29cc:			; <UNDEFINED> instruction: 0xf7ff4620
    29d0:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
    29d4:	stmdbls	ip, {r2, r4, r6, r7, r8, ip, lr, pc}
    29d8:			; <UNDEFINED> instruction: 0xf7ff6838
    29dc:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    29e0:	svcls	0x0014ddce
    29e4:	ldmib	sp, {r1, r5, r7, r9, sl, lr}^
    29e8:	ldrtmi	r6, [r8], -r9, lsl #8
    29ec:	b	ffa409f0 <log_oom_internal@plt+0xffa3e8e8>
    29f0:	bcs	43e25c <log_oom_internal@plt+0x43c154>
    29f4:			; <UNDEFINED> instruction: 0x46012314
    29f8:			; <UNDEFINED> instruction: 0xf7ff4638
    29fc:			; <UNDEFINED> instruction: 0x4607e9f2
    2a00:			; <UNDEFINED> instruction: 0xf0002800
    2a04:	ldrbmi	r8, [sp, #-148]	; 0xffffff6c
    2a08:	andcs	fp, r1, r4, lsr pc
    2a0c:	ands	r2, r1, r2
    2a10:	ldmib	sp, {r1, r5, r7, r9, sl, lr}^
    2a14:	svcls	0x00146409
    2a18:			; <UNDEFINED> instruction: 0xf7ff4638
    2a1c:			; <UNDEFINED> instruction: 0xee19ead2
    2a20:	tstcs	r4, #16, 20	; 0x10000
    2a24:	ldrtmi	r4, [r8], -r1, lsl #12
    2a28:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a2c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2a30:	andcs	sp, r2, sp, ror r0
    2a34:	b	ec0a38 <log_oom_internal@plt+0xebe930>
    2a38:	bls	1d502c <log_oom_internal@plt+0x1d2f24>
    2a3c:	smlsdxls	r0, r9, r4, r4
    2a40:	andcs	r4, r1, r3, lsl #12
    2a44:	bl	13c0a48 <log_oom_internal@plt+0x13be940>
    2a48:	blcs	29670 <log_oom_internal@plt+0x27568>
    2a4c:	addhi	pc, sp, r0, asr #6
    2a50:	andsgt	lr, r1, #3620864	; 0x374000
    2a54:			; <UNDEFINED> instruction: 0xf8dd4b75
    2a58:	ldrbtmi	lr, [fp], #-64	; 0xffffffc0
    2a5c:			; <UNDEFINED> instruction: 0xf0002a00
    2a60:	ldmdami	r3!, {r0, r2, r3, r7, pc}^
    2a64:	ldrbtmi	r4, [r8], #-2419	; 0xfffff68d
    2a68:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2a6c:	tstcs	r1, r3, lsl #2
    2a70:	andls	r4, r2, r1, ror sl
    2a74:	ldrbtmi	sl, [sl], #-2063	; 0xfffff7f1
    2a78:	vmlsgt.f16	s28, s1, s26	; <UNPREDICTABLE>
    2a7c:	b	d40a80 <log_oom_internal@plt+0xd3e978>
    2a80:	vmlal.s8	q9, d0, d0
    2a84:	ldrtmi	r8, [r8], -fp, lsr #1
    2a88:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a8c:	ldrtmi	r9, [r8], -pc, lsl #30
    2a90:	b	fe5c0a94 <log_oom_internal@plt+0xfe5be98c>
    2a94:	bcs	43e300 <log_oom_internal@plt+0x43c1f8>
    2a98:	strmi	r2, [r1], -r6, asr #6
    2a9c:			; <UNDEFINED> instruction: 0xf7ff4638
    2aa0:	strmi	lr, [r7], -r0, lsr #19
    2aa4:	suble	r2, r2, r0, lsl #16
    2aa8:	subsle	r4, fp, #390070272	; 0x17400000
    2aac:			; <UNDEFINED> instruction: 0xf7ff2000
    2ab0:			; <UNDEFINED> instruction: 0x4605e9fe
    2ab4:			; <UNDEFINED> instruction: 0x801cf8dd
    2ab8:	stmdbmi	r0!, {r0, r1, r3, r5, r9, sl, lr}^
    2abc:	strls	r2, [r0, -r1]
    2ac0:			; <UNDEFINED> instruction: 0x46424479
    2ac4:	bl	3c0ac8 <log_oom_internal@plt+0x3be9c0>
    2ac8:	movwcc	r6, #6179	; 0x1823
    2acc:	ldrbmi	r6, [fp, #-35]	; 0xffffffdd
    2ad0:			; <UNDEFINED> instruction: 0x4640d219
    2ad4:	andcs	r4, r0, #42991616	; 0x2900000
    2ad8:	b	1540adc <log_oom_internal@plt+0x153e9d4>
    2adc:	stmdacs	r0, {r7, r9, sl, lr}
    2ae0:	bls	a76ce4 <log_oom_internal@plt+0xa74bdc>
    2ae4:	stmdbls	fp, {r0, r1, r3, r4, r6, r9, sl, lr}
    2ae8:	andls	r9, r3, #20, 26	; 0x500
    2aec:	tstls	r2, r2, lsr #12
    2af0:	andls	r4, r1, r1, lsr r6
    2af4:	strls	r4, [r0, #-1616]	; 0xfffff9b0
    2af8:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2afc:	blle	1dccb04 <log_oom_internal@plt+0x1dca9fc>
    2b00:			; <UNDEFINED> instruction: 0xf7ff4640
    2b04:	stmdals	pc, {r1, r2, r4, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2b08:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b0c:			; <UNDEFINED> instruction: 0xf7ff4638
    2b10:	stmdavs	r3!, {r4, r7, fp, sp, lr, pc}
    2b14:			; <UNDEFINED> instruction: 0xf4ff455b
    2b18:			; <UNDEFINED> instruction: 0xf04faeca
    2b1c:	and	r0, pc, r0, lsl #16
    2b20:	ldrmi	r2, [r3], -sl, lsl #20
    2b24:	movwcs	fp, #44856	; 0xaf38
    2b28:	bcc	43e354 <log_oom_internal@plt+0x43c24c>
    2b2c:			; <UNDEFINED> instruction: 0x2700e69a
    2b30:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    2b34:			; <UNDEFINED> instruction: 0xf7ff980f
    2b38:			; <UNDEFINED> instruction: 0x4638e87c
    2b3c:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b40:	blmi	bd5444 <log_oom_internal@plt+0xbd333c>
    2b44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b48:	blls	5dcbb8 <log_oom_internal@plt+0x5daab0>
    2b4c:			; <UNDEFINED> instruction: 0xf04f405a
    2b50:	cmple	r0, r0, lsl #6
    2b54:	andslt	r4, r9, r0, asr #12
    2b58:	blhi	13de54 <log_oom_internal@plt+0x13bd4c>
    2b5c:	svchi	0x00f0e8bd
    2b60:			; <UNDEFINED> instruction: 0xe7e746b8
    2b64:	ldrbtmi	r4, [sp], #-3383	; 0xfffff2c9
    2b68:	ldmib	sp, {r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    2b6c:	blmi	db33b8 <log_oom_internal@plt+0xdb12b0>
    2b70:	ldrd	pc, [r0], #-141	; 0xffffff73
    2b74:	bcs	13d68 <log_oom_internal@plt+0x11c60>
    2b78:	svcge	0x0073f47f
    2b7c:	strmi	r9, [sl], -sp, lsl #18
    2b80:	ldrb	r4, [r2, -r8, lsl #12]!
    2b84:	strtmi	r6, [sl], -r3, lsr #16
    2b88:			; <UNDEFINED> instruction: 0xf8564930
    2b8c:	ldrbtmi	r0, [r9], #-35	; 0xffffffdd
    2b90:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b94:	bmi	bbc724 <log_oom_internal@plt+0xbba61c>
    2b98:	stcmi	3, cr2, [lr], #-116	; 0xffffff8c
    2b9c:	ldrbtmi	r4, [sl], #-2350	; 0xfffff6d2
    2ba0:	andcc	r4, r3, #124, 8	; 0x7c000000
    2ba4:	strls	r4, [r0], #-1145	; 0xfffffb87
    2ba8:	b	1340bac <log_oom_internal@plt+0x133eaa4>
    2bac:	strmi	r4, [r8], -fp, lsr #20
    2bb0:	tstcs	lr, #11008	; 0x2b00
    2bb4:	ldrbtmi	r4, [sl], #-2347	; 0xfffff6d5
    2bb8:	andcc	r4, r3, #124, 8	; 0x7c000000
    2bbc:	strls	r4, [r0], #-1145	; 0xfffffb87
    2bc0:	b	1040bc4 <log_oom_internal@plt+0x103eabc>
    2bc4:	ldrmi	r4, [r8], -r8, lsr #20
    2bc8:			; <UNDEFINED> instruction: 0x23204c28
    2bcc:	ldrbtmi	r4, [sl], #-2344	; 0xfffff6d8
    2bd0:	andcc	r4, r3, #124, 8	; 0x7c000000
    2bd4:	strls	r4, [r0], #-1145	; 0xfffffb87
    2bd8:	b	d40bdc <log_oom_internal@plt+0xd3ead4>
    2bdc:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    2be0:	strmi	lr, [r5], -r8, lsr #15
    2be4:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    2be8:			; <UNDEFINED> instruction: 0xf7ff4628
    2bec:	str	lr, [r1, r2, lsr #16]!
    2bf0:	strmi	r4, [r0], r5, asr #12
    2bf4:			; <UNDEFINED> instruction: 0xf7ffe7f8
    2bf8:	svclt	0x0000e948
    2bfc:	ldrdeq	r6, [r1], -ip
    2c00:	andeq	r0, r0, r0, asr #3
    2c04:	andeq	r3, r0, r2, ror #21
    2c08:	andeq	r4, r0, r2, lsl #23
    2c0c:	andeq	r3, r0, r4, ror sl
    2c10:	andeq	r3, r0, r8, asr #21
    2c14:	andeq	r3, r0, r6, lsr sl
    2c18:	andeq	r3, r0, r6, lsr #20
    2c1c:	andeq	r3, r0, sl, lsr #20
    2c20:	andeq	r3, r0, lr, asr #19
    2c24:	andeq	r3, r0, sl, lsl #19
    2c28:	andeq	r3, r0, r4, asr #18
    2c2c:			; <UNDEFINED> instruction: 0x000038b2
    2c30:			; <UNDEFINED> instruction: 0x000038b2
    2c34:			; <UNDEFINED> instruction: 0x000038b4
    2c38:	andeq	r3, r0, r2, lsl r9
    2c3c:	andeq	r3, r0, r0, asr #17
    2c40:			; <UNDEFINED> instruction: 0x000162bc
    2c44:			; <UNDEFINED> instruction: 0x000037ba
    2c48:	andeq	r4, r0, ip, lsl #17
    2c4c:	andeq	r3, r0, lr, ror #15
    2c50:	andeq	r3, r0, r6, lsl #15
    2c54:	andeq	r4, r0, ip, lsl #26
    2c58:	muleq	r0, ip, r7
    2c5c:	andeq	r3, r0, lr, ror #14
    2c60:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2c64:	andeq	r3, r0, ip, lsl #15
    2c68:	andeq	r3, r0, r6, asr r7
    2c6c:	ldrdeq	r4, [r0], -ip
    2c70:	andeq	r3, r0, r0, lsl #15
    2c74:	blmi	c15138 <log_oom_internal@plt+0xc13030>
    2c78:	ldrbtmi	r4, [r9], #-2608	; 0xfffff5d0
    2c7c:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    2c80:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
    2c84:	ldmdavs	r8, {r8, sl, sp}
    2c88:	andls	r6, r5, #1179648	; 0x120000
    2c8c:	andeq	pc, r0, #79	; 0x4f
    2c90:			; <UNDEFINED> instruction: 0xf7ff9504
    2c94:	stmdbmi	sl!, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2c98:	bge	114d48 <log_oom_internal@plt+0x112c40>
    2c9c:	cfstrsmi	mvf4, [sl], #-484	; 0xfffffe1c
    2ca0:			; <UNDEFINED> instruction: 0xf7ff4478
    2ca4:	ldrbtmi	lr, [ip], #-2296	; 0xfffff708
    2ca8:	blle	cd3750 <log_oom_internal@plt+0xcd1648>
    2cac:	stmiapl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    2cb0:			; <UNDEFINED> instruction: 0xf7ff681d
    2cb4:	bllt	43d4a4 <log_oom_internal@plt+0x43b39c>
    2cb8:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    2cbc:			; <UNDEFINED> instruction: 0xf7ff9303
    2cc0:	blls	fd498 <log_oom_internal@plt+0xfb390>
    2cc4:	bmi	8f192c <log_oom_internal@plt+0x8ef824>
    2cc8:	cfstrsls	mvf4, [r4], {122}	; 0x7a
    2ccc:	stmdbmi	r2!, {r0, sp}
    2cd0:	strtmi	r9, [sl], -r0, lsl #4
    2cd4:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    2cd8:			; <UNDEFINED> instruction: 0xf7ff2400
    2cdc:	stmdals	r4, {r2, r9, fp, sp, lr, pc}
    2ce0:	svc	0x00a6f7fe
    2ce4:	blmi	555560 <log_oom_internal@plt+0x553458>
    2ce8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2cec:	blls	15cd5c <log_oom_internal@plt+0x15ac54>
    2cf0:			; <UNDEFINED> instruction: 0xf04f405a
    2cf4:	tstle	sl, r0, lsl #6
    2cf8:	andlt	r4, r7, r0, lsr #12
    2cfc:	blmi	6321c4 <log_oom_internal@plt+0x6300bc>
    2d00:	movwls	r4, #13435	; 0x347b
    2d04:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d08:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
    2d0c:	bmi	577080 <log_oom_internal@plt+0x574f78>
    2d10:			; <UNDEFINED> instruction: 0xe7da447a
    2d14:			; <UNDEFINED> instruction: 0x46284b14
    2d18:	vmul.i8	d20, d0, d4
    2d1c:	ldrbtmi	r5, [fp], #-521	; 0xfffffdf7
    2d20:	tstcc	r0, #2030043136	; 0x79000000
    2d24:			; <UNDEFINED> instruction: 0xf7ff3103
    2d28:			; <UNDEFINED> instruction: 0x4604e9f0
    2d2c:			; <UNDEFINED> instruction: 0xf7ffe7d7
    2d30:	svclt	0x0000e8ac
    2d34:	andeq	r6, r1, r6, lsl #3
    2d38:			; <UNDEFINED> instruction: 0x000163b0
    2d3c:	andeq	r0, r0, r0, asr #3
    2d40:	andeq	r3, r0, r0, lsl r7
    2d44:	andeq	r3, r0, r0, lsl r7
    2d48:	andeq	r6, r1, sl, asr r1
    2d4c:	andeq	r0, r0, ip, ror #3
    2d50:	andeq	r4, r0, r6, asr #14
    2d54:	andeq	r4, r0, r8, lsr r7
    2d58:	strdeq	r3, [r0], -lr
    2d5c:	andeq	r6, r1, r8, lsl r1
    2d60:	muleq	r0, r8, r6
    2d64:	muleq	r0, r4, r6
    2d68:	andeq	r4, r0, lr, lsl #23
    2d6c:	muleq	r0, ip, r6
    2d70:	svcmi	0x00f0e92d
    2d74:	stmdbmi	ip, {r1, r2, r3, r9, sl, lr}^
    2d78:	blmi	132efb4 <log_oom_internal@plt+0x132ceac>
    2d7c:	ldrbtmi	r4, [r9], #-1559	; 0xfffff9e9
    2d80:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    2d84:			; <UNDEFINED> instruction: 0xf04f930b
    2d88:	movwcs	r0, #768	; 0x300
    2d8c:	movwcc	lr, #35277	; 0x89cd
    2d90:	bcs	279c0 <log_oom_internal@plt+0x258b8>
    2d94:	cdpcs	0, 0, cr13, cr0, cr9, {3}
    2d98:	bmi	1176f74 <log_oom_internal@plt+0x1174e6c>
    2d9c:	blmi	11547a4 <log_oom_internal@plt+0x115269c>
    2da0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2da4:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}^
    2da8:	svc	0x0090f7fe
    2dac:	svceq	0x0001f1b8
    2db0:	blmi	107a2b8 <log_oom_internal@plt+0x10781b0>
    2db4:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2db8:	ldrdlt	pc, [r0, -pc]
    2dbc:			; <UNDEFINED> instruction: 0xf8df2501
    2dc0:	ldrbtmi	sl, [fp], #-256	; 0xffffff00
    2dc4:			; <UNDEFINED> instruction: 0x960644fb
    2dc8:	strd	r4, [r2], -sl
    2dcc:	strmi	r3, [r8, #1281]!	; 0x501
    2dd0:	bls	1b6ea0 <log_oom_internal@plt+0x1b4d98>
    2dd4:	ldmdami	fp!, {r9, sl, sp}
    2dd8:			; <UNDEFINED> instruction: 0xf8524c3b
    2ddc:	ldrbtmi	r1, [r8], #-3844	; 0xfffff0fc
    2de0:	andls	r4, r3, ip, ror r4
    2de4:	ldrtmi	r9, [r8], -r0, lsl #8
    2de8:	ldrbmi	r9, [sl], -r6, lsl #4
    2dec:	ldrbmi	r9, [r1], -r4, lsl #2
    2df0:	strls	lr, [r1], -sp, asr #19
    2df4:			; <UNDEFINED> instruction: 0xf7ff9307
    2df8:	blls	1fd250 <log_oom_internal@plt+0x1fb148>
    2dfc:	ble	ff94a614 <log_oom_internal@plt+0xff94850c>
    2e00:			; <UNDEFINED> instruction: 0xf7fe4630
    2e04:	rsbmi	lr, r1, #184, 30	; 0x2e0
    2e08:	svclt	0x00dc2802
    2e0c:	submi	fp, ip, #-1879048180	; 0x9000000c
    2e10:			; <UNDEFINED> instruction: 0x4648dc14
    2e14:	svc	0x00def7fe
    2e18:	blmi	9156d0 <log_oom_internal@plt+0x9135c8>
    2e1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e20:	blls	2dce90 <log_oom_internal@plt+0x2dad88>
    2e24:			; <UNDEFINED> instruction: 0xf04f405a
    2e28:	teqle	sl, r0, lsl #6
    2e2c:	andlt	r4, sp, r0, lsr #12
    2e30:	svchi	0x00f0e8bd
    2e34:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2e38:	strb	r2, [sl, r0, lsl #8]!
    2e3c:	stcmi	6, cr4, [r4, #-288]!	; 0xfffffee0
    2e40:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e44:	strtmi	r4, [r1], -r3, lsr #20
    2e48:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2e4c:	mvnsmi	pc, #64, 4
    2e50:	strteq	pc, [r8], #-258	; 0xfffffefe
    2e54:	strls	r4, [r0], #-2592	; 0xfffff5e0
    2e58:	strls	r4, [r1, #-1146]	; 0xfffffb86
    2e5c:	andcs	r9, r3, r2
    2e60:			; <UNDEFINED> instruction: 0xf7ff4402
    2e64:			; <UNDEFINED> instruction: 0x4604e8f6
    2e68:	ldcmi	7, cr14, [ip], {211}	; 0xd3
    2e6c:	bmi	7146b4 <log_oom_internal@plt+0x7125ac>
    2e70:	mvnmi	pc, #64, 4
    2e74:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
    2e78:	ldrcc	r4, [r8], #-1146	; 0xfffffb86
    2e7c:	andcc	r4, r3, #2030043136	; 0x79000000
    2e80:			; <UNDEFINED> instruction: 0xf7ff9400
    2e84:	ldcmi	8, cr14, [r8], {224}	; 0xe0
    2e88:	bmi	614750 <log_oom_internal@plt+0x612648>
    2e8c:	mvnmi	pc, #64, 4
    2e90:	ldrbtmi	r4, [ip], #-2327	; 0xfffff6e9
    2e94:	ldrcc	r4, [r8], #-1146	; 0xfffffb86
    2e98:	andcc	r4, r3, #2030043136	; 0x79000000
    2e9c:			; <UNDEFINED> instruction: 0xf7ff9400
    2ea0:			; <UNDEFINED> instruction: 0xf7fee8d2
    2ea4:	svclt	0x0000eff2
    2ea8:	andeq	r6, r1, r2, lsl #1
    2eac:	andeq	r0, r0, r0, asr #3
    2eb0:	andeq	r6, r1, r0, ror #4
    2eb4:	andeq	r6, r1, sl, lsl #5
    2eb8:	andeq	r4, r0, lr, asr r0
    2ebc:	andeq	r4, r0, ip, ror r0
    2ec0:	muleq	r0, r0, r0
    2ec4:	andeq	r4, r0, r6, ror #14
    2ec8:	muleq	r0, r0, r0
    2ecc:	andeq	r5, r1, r4, ror #31
    2ed0:	andeq	r4, r0, r8, lsr r0
    2ed4:	andeq	r4, r0, r2, ror #20
    2ed8:	andeq	r3, r0, r4, ror #10
    2edc:	andeq	r4, r0, r6, lsr sl
    2ee0:	andeq	r3, r0, r4, asr #10
    2ee4:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    2ee8:	andeq	r4, r0, sl, lsl sl
    2eec:	andeq	r3, r0, r8, lsr #10
    2ef0:	andeq	r3, r0, r0, lsl #31
    2ef4:			; <UNDEFINED> instruction: 0x460db5f0
    2ef8:	addlt	r4, fp, r2, asr #18
    2efc:	ldrmi	r4, [r4], -r2, asr #22
    2f00:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    2f04:	movwls	r6, #38939	; 0x981b
    2f08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2f0c:	stmib	sp, {r8, r9, sp}^
    2f10:	movwls	r3, #33542	; 0x8306
    2f14:	subsle	r2, r6, r0, lsl #20
    2f18:	rsble	r2, r3, r0, lsl #26
    2f1c:	blmi	f15810 <log_oom_internal@plt+0xf13708>
    2f20:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2f24:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}^
    2f28:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2f2c:	stmdavs	r8!, {r0, r3, r4, r5, r8, fp, lr}
    2f30:			; <UNDEFINED> instruction: 0xf7ff4479
    2f34:	tstlt	r0, #6160384	; 0x5e0000
    2f38:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    2f3c:	strtmi	r9, [r0], -r0, lsl #6
    2f40:	vmovge.16	d6[0], r4
    2f44:	strcs	r4, [r0], #-2614	; 0xfffff5ca
    2f48:	ldrbtmi	r4, [fp], #-2358	; 0xfffff6ca
    2f4c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2f50:	ldrbtmi	r4, [r9], #-1026	; 0xfffffbfe
    2f54:			; <UNDEFINED> instruction: 0xf7ff9601
    2f58:	cdpne	8, 0, cr14, cr5, cr4, {3}
    2f5c:			; <UNDEFINED> instruction: 0x4630db12
    2f60:	svc	0x0038f7fe
    2f64:	blmi	a1582c <log_oom_internal@plt+0xa13724>
    2f68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f6c:	blls	25cfdc <log_oom_internal@plt+0x25aed4>
    2f70:			; <UNDEFINED> instruction: 0xf04f405a
    2f74:	mrsle	r0, (UNDEF: 115)
    2f78:	andlt	r4, fp, r0, lsr #12
    2f7c:	blmi	af2744 <log_oom_internal@plt+0xaf063c>
    2f80:			; <UNDEFINED> instruction: 0xe7db447b
    2f84:			; <UNDEFINED> instruction: 0xf7fe4620
    2f88:	rsbmi	lr, r9, #3936	; 0xf60
    2f8c:	svclt	0x00dc2802
    2f90:	rsbmi	fp, r4, #204, 4	; 0xc000000c
    2f94:	ldrtmi	sp, [r0], -r3, ror #27
    2f98:			; <UNDEFINED> instruction: 0xf7ff4f25
    2f9c:	bmi	97d034 <log_oom_internal@plt+0x97af2c>
    2fa0:			; <UNDEFINED> instruction: 0x4629447f
    2fa4:	vqshl.s8	q10, q13, q0
    2fa8:			; <UNDEFINED> instruction: 0xf10243e1
    2fac:	bmi	8840d4 <log_oom_internal@plt+0x881fcc>
    2fb0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2fb4:	andls	r9, r2, r1, lsl #14
    2fb8:	strmi	r2, [r2], #-3
    2fbc:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fc0:	andls	r4, r5, r4, lsl #12
    2fc4:	ldmdbmi	sp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2fc8:	bmi	754810 <log_oom_internal@plt+0x752708>
    2fcc:	bicsmi	pc, r3, #64, 4
    2fd0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    2fd4:	ldmdbmi	fp, {r2, r3, r9, sl, lr}
    2fd8:	andcc	r3, r3, #56, 8	; 0x38000000
    2fdc:	strls	r4, [r0], #-1145	; 0xfffffb87
    2fe0:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fe4:			; <UNDEFINED> instruction: 0x46284c18
    2fe8:	vpmin.s8	d20, d0, d8
    2fec:	ldmdbmi	r8, {r2, r4, r6, r7, r8, r9, lr}
    2ff0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2ff4:	ldrbtmi	r3, [r9], #-1080	; 0xfffffbc8
    2ff8:	strls	r3, [r0], #-515	; 0xfffffdfd
    2ffc:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3000:	svc	0x0042f7fe
    3004:	andeq	r5, r1, r0, lsl #30
    3008:	andeq	r0, r0, r0, asr #3
    300c:	andeq	r6, r1, r0, ror #1
    3010:	andeq	r6, r1, sl, lsl #2
    3014:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3018:	andeq	r3, r0, r6, ror pc
    301c:	ldrdeq	r3, [r0], -r6
    3020:	strdeq	r3, [r0], -r4
    3024:	andeq	r3, r0, r6, lsl #30
    3028:	muleq	r1, r8, lr
    302c:	andeq	r3, r0, r0, lsr #30
    3030:	andeq	r3, r0, r0, lsr pc
    3034:	andeq	r4, r0, r8, lsl #18
    3038:	andeq	r3, r0, sl, lsl #8
    303c:	ldrdeq	r4, [r0], -ip
    3040:	andeq	r3, r0, sl, ror #7
    3044:	andeq	r3, r0, r8, lsr lr
    3048:			; <UNDEFINED> instruction: 0x000048bc
    304c:	andeq	r3, r0, sl, asr #7
    3050:	andeq	r3, r0, r2, lsr #28
    3054:	blmi	1015158 <log_oom_internal@plt+0x1013050>
    3058:	ldrblt	r4, [r0, #1144]!	; 0x478
    305c:	stmiapl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    3060:	ldrmi	r2, [r5], -r0, lsl #8
    3064:	movwls	r6, #38939	; 0x981b
    3068:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    306c:	strmi	lr, [r6], #-2509	; 0xfffff633
    3070:	bcs	28098 <log_oom_internal@plt+0x25f90>
    3074:	stmdbcs	r0, {r0, r1, r2, r3, r6, ip, lr, pc}
    3078:	bmi	e371ec <log_oom_internal@plt+0xe350e4>
    307c:	blmi	e2e89c <log_oom_internal@plt+0xe2c794>
    3080:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3084:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}^
    3088:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    308c:	blmi	d95968 <log_oom_internal@plt+0xd93860>
    3090:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3094:	ldrbtmi	r9, [fp], #-260	; 0xfffffefc
    3098:	movwls	r9, #515	; 0x203
    309c:	blmi	cd4944 <log_oom_internal@plt+0xcd283c>
    30a0:	ldmdbmi	r4!, {r0, r1, r4, r5, r9, fp, lr}
    30a4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    30a8:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    30ac:			; <UNDEFINED> instruction: 0xf7fe9601
    30b0:	mcrne	15, 0, lr, cr5, cr8, {5}
    30b4:	ldrtmi	sp, [r0], -pc, lsl #22
    30b8:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    30bc:	blmi	99597c <log_oom_internal@plt+0x993874>
    30c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    30c4:	blls	25d134 <log_oom_internal@plt+0x25b02c>
    30c8:			; <UNDEFINED> instruction: 0xf04f405a
    30cc:	teqle	lr, r0, lsl #6
    30d0:	andlt	r4, fp, r0, lsr #12
    30d4:			; <UNDEFINED> instruction: 0x4620bdf0
    30d8:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    30dc:	stmdacs	r2, {r0, r3, r5, r6, r9, lr}
    30e0:	sbclt	fp, ip, #220, 30	; 0x370
    30e4:	sfmle	f4, 2, [r6, #400]!	; 0x190
    30e8:	svcmi	0x00244630
    30ec:	svc	0x007af7fe
    30f0:	ldrbtmi	r4, [pc], #-2595	; 30f8 <log_oom_internal@plt+0xff0>
    30f4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    30f8:	bicmi	pc, r9, #64, 4
    30fc:	strbteq	pc, [r8], #-258	; 0xfffffefe	; <UNPREDICTABLE>
    3100:	strls	r4, [r0], #-2592	; 0xfffff5e0
    3104:	smlsdxls	r1, sl, r4, r4
    3108:	andcs	r9, r3, r2
    310c:			; <UNDEFINED> instruction: 0xf7fe4402
    3110:	strmi	lr, [r4], -r0, lsr #31
    3114:	ldcmi	7, cr14, [ip], {207}	; 0xcf
    3118:	bmi	714960 <log_oom_internal@plt+0x712858>
    311c:			; <UNDEFINED> instruction: 0x43bbf240
    3120:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
    3124:	ldrbcc	r4, [r8], #-1146	; 0xfffffb86
    3128:	andcc	r4, r3, #2030043136	; 0x79000000
    312c:			; <UNDEFINED> instruction: 0xf7fe9400
    3130:	ldcmi	15, cr14, [r8], {138}	; 0x8a
    3134:	bmi	61495c <log_oom_internal@plt+0x612854>
    3138:			; <UNDEFINED> instruction: 0x43bcf240
    313c:	ldrbtmi	r4, [ip], #-2327	; 0xfffff6e9
    3140:	ldrbcc	r4, [r8], #-1146	; 0xfffffb86
    3144:	andcc	r4, r3, #2030043136	; 0x79000000
    3148:			; <UNDEFINED> instruction: 0xf7fe9400
    314c:			; <UNDEFINED> instruction: 0xf7feef7c
    3150:	svclt	0x0000ee9c
    3154:	andeq	r5, r1, r8, lsr #27
    3158:	andeq	r0, r0, r0, asr #3
    315c:	andeq	r5, r1, r0, lsl #31
    3160:	andeq	r5, r1, sl, lsr #31
    3164:	andeq	r3, r0, sl, asr lr
    3168:	andeq	r3, r0, sl, asr lr
    316c:	andeq	r3, r0, ip, ror sp
    3170:	muleq	r0, sl, sp
    3174:	andeq	r3, r0, lr, lsr #27
    3178:	andeq	r5, r1, r0, asr #26
    317c:	andeq	r3, r0, lr, lsl #28
    3180:			; <UNDEFINED> instruction: 0x000047b6
    3184:			; <UNDEFINED> instruction: 0x000032b8
    3188:	andeq	r4, r0, sl, lsl #15
    318c:	muleq	r0, r8, r2
    3190:	andeq	r3, r0, ip, ror #25
    3194:	andeq	r4, r0, lr, ror #14
    3198:	andeq	r3, r0, ip, ror r2
    319c:	ldrdeq	r3, [r0], -r4
    31a0:	svcmi	0x00f0e92d
    31a4:	blmi	14ef3f0 <log_oom_internal@plt+0x14ed2e8>
    31a8:	bmi	14e79dc <log_oom_internal@plt+0x14e58d4>
    31ac:	ldrbtmi	r9, [sl], #-3851	; 0xfffff0f5
    31b0:	smlabteq	r9, sp, r9, lr
    31b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    31b8:			; <UNDEFINED> instruction: 0xf04f930f
    31bc:	movwcs	r0, #768	; 0x300
    31c0:	movwcc	lr, #51661	; 0xc9cd
    31c4:	svccs	0x0000930e
    31c8:			; <UNDEFINED> instruction: 0x460dd076
    31cc:			; <UNDEFINED> instruction: 0xf0002900
    31d0:	bmi	12a33dc <log_oom_internal@plt+0x12a12d4>
    31d4:	blmi	1294bdc <log_oom_internal@plt+0x1292ad4>
    31d8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    31dc:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}^
    31e0:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    31e4:	svceq	0x0002f1b8
    31e8:			; <UNDEFINED> instruction: 0xf8dfdd4a
    31ec:			; <UNDEFINED> instruction: 0xf10da118
    31f0:	blmi	11456b8 <log_oom_internal@plt+0x11435b0>
    31f4:	ldrbtmi	r2, [sl], #1026	; 0x402
    31f8:			; <UNDEFINED> instruction: 0xb110f8df
    31fc:			; <UNDEFINED> instruction: 0x4651447b
    3200:			; <UNDEFINED> instruction: 0x46c244fb
    3204:			; <UNDEFINED> instruction: 0xe00246b8
    3208:	strmi	r3, [r2, #1025]!	; 0x401
    320c:	stmdavs	r8!, {r1, r3, r4, r5, ip, lr, pc}^
    3210:			; <UNDEFINED> instruction: 0xf8552701
    3214:	strcs	r2, [r0], -r4, lsr #32
    3218:	ldrsbtgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    321c:	ldmdami	sp!, {r2, ip, pc}
    3220:	andls	r4, r5, #252, 8	; 0xfc000000
    3224:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
    3228:	andls	pc, r4, sp, asr #17
    322c:	strbmi	r9, [r0], -r0
    3230:	andgt	pc, ip, sp, asr #17
    3234:	strls	r9, [r2], -r6, lsl #14
    3238:	tstls	r9, sl, lsl #6
    323c:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    3240:	movwne	lr, #39389	; 0x99dd
    3244:	ble	ff7cd24c <log_oom_internal@plt+0xff7cb144>
    3248:	ldrtmi	r9, [r0], -r9
    324c:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    3250:	subsmi	r9, r1, #36864	; 0x9000
    3254:	svclt	0x00dc2802
    3258:	submi	fp, ip, #-1879048180	; 0x9000000c
    325c:			; <UNDEFINED> instruction: 0x4648dc14
    3260:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    3264:	blmi	8d5b1c <log_oom_internal@plt+0x8d3a14>
    3268:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    326c:	blls	3dd2dc <log_oom_internal@plt+0x3db1d4>
    3270:			; <UNDEFINED> instruction: 0xf04f405a
    3274:	teqle	fp, r0, lsl #6
    3278:	andslt	r4, r1, r0, lsr #12
    327c:	svchi	0x00f0e8bd
    3280:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3284:	strb	r2, [sl, r0, lsl #8]!
    3288:	stcmi	6, cr4, [r4], #-288	; 0xfffffee0
    328c:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3290:	vstmdbmi	r3!, {s18-s26}
    3294:	strcc	r4, [r0], #1148	; 0x47c
    3298:	orrsvs	pc, r6, #1325400064	; 0x4f000000
    329c:	bmi	854ae8 <log_oom_internal@plt+0x8529e0>
    32a0:	ldrbtmi	r9, [sp], #-1024	; 0xfffffc00
    32a4:	strls	r4, [r1, #-1146]	; 0xfffffb86
    32a8:	andls	r3, r2, r3, lsl #4
    32ac:			; <UNDEFINED> instruction: 0xf7fe2003
    32b0:			; <UNDEFINED> instruction: 0x4604eed0
    32b4:	ldrb	r9, [r2, r9]
    32b8:			; <UNDEFINED> instruction: 0x46384c1b
    32bc:	vpmin.s8	d20, d0, d11
    32c0:	ldmdbmi	fp, {r0, r1, r2, r3, r4, r7, r8, r9, lr}
    32c4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    32c8:	ldrbtmi	r3, [r9], #-1144	; 0xfffffb88
    32cc:	strls	r3, [r0], #-515	; 0xfffffdfd
    32d0:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    32d4:			; <UNDEFINED> instruction: 0x46084c17
    32d8:	vst1.8	{d20-d21}, [pc :64], r7
    32dc:	ldmdbmi	r7, {r2, r4, r7, r8, r9, sp, lr}
    32e0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    32e4:	ldrbtmi	r3, [r9], #-1144	; 0xfffffb88
    32e8:	strls	r3, [r0], #-515	; 0xfffffdfd
    32ec:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    32f0:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    32f4:	andeq	r0, r0, r0, asr #3
    32f8:	andeq	r5, r1, r2, asr ip
    32fc:	andeq	r5, r1, r8, lsr #28
    3300:	andeq	r5, r1, r2, asr lr
    3304:	andeq	r3, r0, r2, ror #24
    3308:	andeq	r3, r0, r4, lsr #24
    330c:	andeq	r3, r0, r0, asr #24
    3310:	strdeq	r3, [r0], -ip
    3314:	strdeq	r3, [r0], -sl
    3318:	muleq	r1, r8, fp
    331c:	andeq	r4, r0, r8, lsl r6
    3320:	andeq	r3, r0, lr, lsl #25
    3324:	andeq	r3, r0, r8, lsl r1
    3328:	andeq	r4, r0, r8, ror #11
    332c:	strdeq	r3, [r0], -r6
    3330:	andeq	r3, r0, sl, asr #22
    3334:	andeq	r4, r0, ip, asr #11
    3338:	ldrdeq	r3, [r0], -sl
    333c:	andeq	r3, r0, r2, lsr fp
    3340:	svcmi	0x00f0e92d
    3344:	blmi	176f590 <log_oom_internal@plt+0x176d488>
    3348:	bmi	1767b7c <log_oom_internal@plt+0x1765a74>
    334c:	smlabteq	r9, sp, r9, lr
    3350:			; <UNDEFINED> instruction: 0xf8dd447a
    3354:	ldmpl	r3, {r2, r3, r5, pc}^
    3358:	movwls	r6, #63515	; 0xf81b
    335c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3360:	stmib	sp, {r8, r9, sp}^
    3364:	movwls	r3, #58124	; 0xe30c
    3368:	svceq	0x0000f1b8
    336c:	addhi	pc, r5, r0
    3370:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    3374:	addhi	pc, pc, r0
    3378:	pkhtbmi	r4, r1, r2, asr #22
    337c:	ldrbtmi	r4, [fp], #-3154	; 0xfffff3ae
    3380:	ldmdavc	r9, {r2, r3, r4, r5, r6, sl, lr}
    3384:			; <UNDEFINED> instruction: 0xf7fe6860
    3388:	stmiavs	r3!, {r1, r5, r7, sl, fp, sp, lr, pc}
    338c:	subsle	r2, r9, r0, lsl #22
    3390:	svceq	0x0001f1b9
    3394:	addhi	pc, sp, r0, asr #6
    3398:	svcge	0x000c4b4c
    339c:	teqge	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    33a0:			; <UNDEFINED> instruction: 0xf8df2401
    33a4:	ldrbtmi	fp, [fp], #-304	; 0xfffffed0
    33a8:			; <UNDEFINED> instruction: 0x463e44fa
    33ac:	strls	r4, [r9, #-1275]	; 0xfffffb05
    33b0:			; <UNDEFINED> instruction: 0x46ca4657
    33b4:	mul	r2, r9, r6
    33b8:	strmi	r3, [r2, #1025]!	; 0x401
    33bc:			; <UNDEFINED> instruction: 0xf8dfd03f
    33c0:			; <UNDEFINED> instruction: 0x464bc118
    33c4:	strcs	r4, [r0, #-2117]	; 0xfffff7bb
    33c8:	bls	2547c0 <log_oom_internal@plt+0x2526b8>
    33cc:			; <UNDEFINED> instruction: 0xf8dc4478
    33d0:	stmvs	r0, {r2, lr, pc}
    33d4:	svcne	0x0004f852
    33d8:	andsgt	pc, r8, sp, asr #17
    33dc:			; <UNDEFINED> instruction: 0xf8df9005
    33e0:	stmdami	r0, {r8, lr, pc}^
    33e4:	andls	r4, r9, #252, 8	; 0xfc000000
    33e8:	tstls	r4, r8, ror r4
    33ec:	ldrbmi	r9, [sl], -r3
    33f0:			; <UNDEFINED> instruction: 0x46404639
    33f4:			; <UNDEFINED> instruction: 0xf8cd9601
    33f8:	strls	ip, [r2, #-0]
    33fc:	mrc	7, 0, APSR_nzcv, cr0, cr14, {7}
    3400:	ble	ff64d408 <log_oom_internal@plt+0xff64b300>
    3404:	strtmi	r9, [r8], -r9
    3408:	ldc	7, cr15, [r4], #1016	; 0x3f8
    340c:	ldrtmi	r9, [r7], -r9, lsl #20
    3410:	stmdacs	r2, {r0, r4, r6, r9, lr}
    3414:	sbclt	fp, r9, #220, 30	; 0x370
    3418:	lfmle	f4, 4, [r7], {76}	; 0x4c
    341c:			; <UNDEFINED> instruction: 0xf7fe4638
    3420:	bmi	c7e790 <log_oom_internal@plt+0xc7c688>
    3424:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    3428:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    342c:	subsmi	r9, sl, pc, lsl #22
    3430:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3434:			; <UNDEFINED> instruction: 0x4620d13f
    3438:	pop	{r0, r4, ip, sp, pc}
    343c:	shsub8mi	r8, r7, r0
    3440:	strb	r2, [fp, r0, lsl #8]!
    3444:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    3448:	str	r6, [r1, r3, lsr #1]!
    344c:	stcmi	6, cr4, [r8], #-192	; 0xffffff40
    3450:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    3454:	vstmdbmi	r7!, {s18-s26}
    3458:	ldrcc	r4, [r8], #1148	; 0x47c
    345c:	tstmi	lr, #64, 4	; <UNPREDICTABLE>
    3460:	bmi	954cac <log_oom_internal@plt+0x952ba4>
    3464:	ldrbtmi	r9, [sp], #-1024	; 0xfffffc00
    3468:	strls	r4, [r1, #-1146]	; 0xfffffb86
    346c:	andls	r3, r2, r3, lsl #4
    3470:			; <UNDEFINED> instruction: 0xf7fe2003
    3474:	strmi	lr, [r4], -lr, ror #27
    3478:	stcmi	7, cr14, [r0], #-832	; 0xfffffcc0
    347c:	bmi	814d84 <log_oom_internal@plt+0x812c7c>
    3480:	movwmi	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    3484:	ldrbtmi	r4, [ip], #-2335	; 0xfffff6e1
    3488:	strcc	r4, [r8], #1146	; 0x47a
    348c:	andcc	r4, r3, #2030043136	; 0x79000000
    3490:			; <UNDEFINED> instruction: 0xf7fe9400
    3494:	ldcmi	13, cr14, [ip], {216}	; 0xd8
    3498:	bmi	714cc0 <log_oom_internal@plt+0x712bb8>
    349c:	movwmi	pc, #49728	; 0xc240	; <UNPREDICTABLE>
    34a0:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
    34a4:	strcc	r4, [r8], #1146	; 0x47a
    34a8:	andcc	r4, r3, #2030043136	; 0x79000000
    34ac:			; <UNDEFINED> instruction: 0xf7fe9400
    34b0:	svcge	0x000cedca
    34b4:			; <UNDEFINED> instruction: 0xf7fee7c4
    34b8:	svclt	0x0000ece8
    34bc:	andeq	r0, r0, r0, asr #3
    34c0:			; <UNDEFINED> instruction: 0x00015ab0
    34c4:	andeq	r5, r1, r2, lsl #25
    34c8:	andeq	r5, r1, ip, lsr #25
    34cc:	andeq	r3, r0, sl, ror sl
    34d0:			; <UNDEFINED> instruction: 0x00003ab0
    34d4:	muleq	r0, r4, sl
    34d8:	andeq	r5, r1, r8, lsr ip
    34dc:	andeq	r5, r1, r0, ror #24
    34e0:	andeq	r3, r0, r0, ror fp
    34e4:	andeq	r3, r0, r8, ror #22
    34e8:	ldrdeq	r5, [r1], -sl
    34ec:	andeq	r3, r0, r6, lsl #22
    34f0:	andeq	r4, r0, r4, asr r4
    34f4:	strdeq	r3, [r0], -sl
    34f8:	andeq	r2, r0, r4, asr pc
    34fc:	andeq	r4, r0, r6, lsr #8
    3500:	andeq	r2, r0, r4, lsr pc
    3504:	andeq	r3, r0, r8, lsl #19
    3508:	andeq	r4, r0, sl, lsl #8
    350c:	andeq	r2, r0, r8, lsl pc
    3510:	andeq	r3, r0, r0, ror r9
    3514:	svcmi	0x00f0e92d
    3518:	stmibmi	r3, {r0, r2, r3, r9, sl, lr}
    351c:	blmi	fe0ef758 <log_oom_internal@plt+0xfe0ed650>
    3520:	ldrbtmi	r4, [r9], #-1559	; 0xfffff9e9
    3524:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    3528:			; <UNDEFINED> instruction: 0xf04f930b
    352c:	movwcs	r0, #768	; 0x300
    3530:	movwcc	lr, #35277	; 0x89cd
    3534:	bcs	28164 <log_oom_internal@plt+0x2605c>
    3538:	sbcshi	pc, r2, r0
    353c:			; <UNDEFINED> instruction: 0xf0002d00
    3540:	bmi	1ee38bc <log_oom_internal@plt+0x1ee17b4>
    3544:	blmi	1ed4f4c <log_oom_internal@plt+0x1ed2e44>
    3548:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    354c:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}^
    3550:	bl	fef41550 <log_oom_internal@plt+0xfef3f448>
    3554:	svceq	0x0001f1b8
    3558:	blmi	1dfaa58 <log_oom_internal@plt+0x1df8950>
    355c:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3560:	ldrsblt	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    3564:			; <UNDEFINED> instruction: 0xf8df2401
    3568:	ldrbtmi	sl, [fp], #-472	; 0xfffffe28
    356c:	movwls	r4, #29947	; 0x74fb
    3570:	strd	r4, [r0], -sl	; <UNPREDICTABLE>
    3574:			; <UNDEFINED> instruction: 0x46304973
    3578:			; <UNDEFINED> instruction: 0xf7fe4479
    357c:	stmdacs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    3580:	ldmdbmi	r1!, {r3, r5, r6, ip, lr, pc}^
    3584:			; <UNDEFINED> instruction: 0xf8554479
    3588:	strcs	r2, [r0], -r4, lsr #32
    358c:	ldrtmi	r4, [r8], -pc, ror #22
    3590:	stmdbne	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3594:	stmdbmi	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3598:	andcc	lr, r3, #3358720	; 0x334000
    359c:	ldrbtmi	r4, [r9], #-2925	; 0xfffff493
    35a0:	ldrbtmi	r4, [fp], #-2669	; 0xfffff593
    35a4:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    35a8:	ldc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    35ac:	blle	198adb8 <log_oom_internal@plt+0x1988cb0>
    35b0:	strmi	r3, [r0, #1025]!	; 0x401
    35b4:	stmdavs	lr!, {r0, r4, r6, ip, lr, pc}
    35b8:	ldrtmi	r9, [r0], -r7, lsl #18
    35bc:	ldc	7, cr15, [r8, #-1016]	; 0xfffffc08
    35c0:	stmdacs	r0, {r0, r3, r4, r6, r9, sl, lr}
    35c4:			; <UNDEFINED> instruction: 0x4651d0df
    35c8:			; <UNDEFINED> instruction: 0xf7fe4630
    35cc:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
    35d0:	stmdbmi	r2!, {r4, r6, r7, r8, ip, lr, pc}^
    35d4:			; <UNDEFINED> instruction: 0xe7d64479
    35d8:	stmdbmi	r1!, {r2, r3, r5, fp, sp, lr}^
    35dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    35e0:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    35e4:	cmnle	ip, r0, lsl #16
    35e8:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
    35ec:			; <UNDEFINED> instruction: 0xf10d9300
    35f0:	blmi	1745a78 <log_oom_internal@plt+0x1743970>
    35f4:	bmi	1754edc <log_oom_internal@plt+0x1752dd4>
    35f8:	ldmdbmi	sp, {r8, sl, sp}^
    35fc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3600:	strpl	lr, [r2, #-2509]	; 0xfffff633
    3604:			; <UNDEFINED> instruction: 0xf8cd4479
    3608:			; <UNDEFINED> instruction: 0xf7fe9004
    360c:	cdpne	13, 0, cr14, cr4, cr10, {0}
    3610:	strtmi	sp, [r8], -r3, lsr #20
    3614:	bl	febc1614 <log_oom_internal@plt+0xfebbf50c>
    3618:	svclt	0x00de2802
    361c:	rsclt	r4, r4, #100, 4	; 0x40000006
    3620:	lfmle	f4, 4, [fp, #-400]	; 0xfffffe70
    3624:	strbmi	r4, [r8], -r1, lsr #12
    3628:	ldcl	7, cr15, [ip], {254}	; 0xfe
    362c:			; <UNDEFINED> instruction: 0x46214a51
    3630:	ldrbtmi	r4, [sl], #-3409	; 0xfffff2af
    3634:	mvncc	pc, #64, 4
    3638:	ldrteq	pc, [r4], #258	; 0x102	; <UNPREDICTABLE>
    363c:	strls	r4, [r0], #-2639	; 0xfffff5b1
    3640:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3644:	andls	r9, r2, r1, lsl #10
    3648:	strmi	r2, [r2], #-3
    364c:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    3650:	and	r4, r3, r4, lsl #12
    3654:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
    3658:	strcs	lr, [r0], #-1941	; 0xfffff86b
    365c:			; <UNDEFINED> instruction: 0xf7fe4648
    3660:	bmi	123e550 <log_oom_internal@plt+0x123c448>
    3664:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    3668:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    366c:	subsmi	r9, sl, fp, lsl #22
    3670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3674:			; <UNDEFINED> instruction: 0x4620d156
    3678:	pop	{r0, r2, r3, ip, sp, pc}
    367c:	shsub8mi	r8, r0, r0
    3680:			; <UNDEFINED> instruction: 0xf7fe9107
    3684:	stmdbls	r7, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    3688:	svclt	0x00de2802
    368c:	rsclt	r4, r4, #76, 4	; 0xc0000004
    3690:	sfmle	f4, 2, [r3, #400]!	; 0x190
    3694:	ldcmi	6, cr4, [ip, #-288]!	; 0xfffffee0
    3698:	stc	7, cr15, [r4], #1016	; 0x3f8
    369c:	stmdbls	r7, {r0, r1, r3, r4, r5, r9, fp, lr}
    36a0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    36a4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    36a8:	ldrteq	pc, [r4], #258	; 0x102	; <UNPREDICTABLE>
    36ac:	strls	r4, [r0], #-2616	; 0xfffff5c8
    36b0:	strls	r4, [r1, #-1146]	; 0xfffffb86
    36b4:	andcs	r9, r3, r2
    36b8:			; <UNDEFINED> instruction: 0xf7fe4402
    36bc:	strmi	lr, [r4], -sl, asr #25
    36c0:	ldmdbmi	r4!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    36c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    36c8:	ldc	7, cr15, [r2], {254}	; 0xfe
    36cc:	ldmdbmi	r2!, {r5, r8, r9, ip, sp, pc}
    36d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    36d4:	stc	7, cr15, [ip], {254}	; 0xfe
    36d8:	blmi	c32300 <log_oom_internal@plt+0xc301f8>
    36dc:			; <UNDEFINED> instruction: 0xe785447b
    36e0:	ldrmi	r4, [r0], -pc, lsr #24
    36e4:	vst1.8	{d20-d21}, [pc :128]
    36e8:	stmdbmi	pc!, {r0, r1, r2, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    36ec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    36f0:	ldrbtmi	r3, [r9], #-1192	; 0xfffffb58
    36f4:	strls	r3, [r0], #-515	; 0xfffffdfd
    36f8:	stc	7, cr15, [r4], #1016	; 0x3f8
    36fc:	strtmi	r4, [r8], -fp, lsr #24
    3700:	vpmax.s8	d20, d0, d27
    3704:	stmdbmi	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, sp}
    3708:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    370c:	ldrbtmi	r3, [r9], #-1192	; 0xfffffb58
    3710:	strls	r3, [r0], #-515	; 0xfffffdfd
    3714:	ldc	7, cr15, [r6], {254}	; 0xfe
    3718:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    371c:	blmi	9fd4bc <log_oom_internal@plt+0x9fb3b4>
    3720:			; <UNDEFINED> instruction: 0xe763447b
    3724:	bl	fec41724 <log_oom_internal@plt+0xfec3f61c>
    3728:	ldrdeq	r5, [r1], -lr
    372c:	andeq	r0, r0, r0, asr #3
    3730:			; <UNDEFINED> instruction: 0x00015ab8
    3734:	andeq	r5, r1, r2, ror #21
    3738:	andeq	r3, r0, sl, ror sl
    373c:	andeq	r3, r0, ip, asr sl
    3740:	andeq	r3, r0, r4, lsl #21
    3744:	andeq	r3, r0, ip, lsl #21
    3748:	andeq	r3, r0, r0, asr sl
    374c:			; <UNDEFINED> instruction: 0x00003fb0
    3750:			; <UNDEFINED> instruction: 0x000038ba
    3754:	andeq	r3, r0, lr, ror r8
    3758:	muleq	r0, sl, r8
    375c:	ldrdeq	r3, [r0], -r0
    3760:	andeq	r3, r0, r6, lsl #20
    3764:	andeq	r3, r0, r6, lsr #19
    3768:	andeq	r3, r0, ip, lsl sl
    376c:	andeq	r3, r0, sl, lsr sl
    3770:	andeq	r3, r0, r4, asr r8
    3774:	andeq	r4, r0, sl, ror r2
    3778:	andeq	r3, r0, r0, lsr #20
    377c:	andeq	r2, r0, sl, ror sp
    3780:	andeq	r3, r0, lr, asr r9
    3784:	muleq	r1, sl, r7
    3788:	andeq	r3, r0, r0, asr #19
    378c:	andeq	r4, r0, sl, lsl #4
    3790:	andeq	r2, r0, ip, lsl #26
    3794:	andeq	r3, r0, lr, lsr #18
    3798:	andeq	r3, r0, r2, lsr r9
    379c:	andeq	r3, r0, r8, lsr #17
    37a0:	andeq	r4, r0, r0, asr #3
    37a4:	andeq	r2, r0, lr, asr #25
    37a8:	andeq	r3, r0, r2, lsr #14
    37ac:	andeq	r4, r0, r4, lsr #3
    37b0:			; <UNDEFINED> instruction: 0x00002cb2
    37b4:	andeq	r3, r0, sl, lsl #14
    37b8:	andeq	r3, r0, r2, ror #16
    37bc:	andeq	r3, r0, r8, ror r8
    37c0:	svcmi	0x00f0e92d
    37c4:	stmdbmi	sl!, {r0, r2, r3, r9, sl, lr}^
    37c8:	blmi	1aafa0c <log_oom_internal@plt+0x1aad904>
    37cc:	ldrbtmi	r4, [r9], #-1559	; 0xfffff9e9
    37d0:	stmiapl	fp, {r0, r1, r2, ip, pc}^
    37d4:	movwls	r6, #55323	; 0xd81b
    37d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    37dc:	stmib	sp, {r8, r9, sp}^
    37e0:	movwls	r3, #49930	; 0xc30a
    37e4:			; <UNDEFINED> instruction: 0xf0002a00
    37e8:	stccs	0, cr8, [r0, #-656]	; 0xfffffd70
    37ec:	adchi	pc, pc, r0
    37f0:			; <UNDEFINED> instruction: 0x4c624b61
    37f4:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    37f8:	stmdavs	r0!, {r0, r3, r4, fp, ip, sp, lr}^
    37fc:	b	19c17fc <log_oom_internal@plt+0x19bf6f4>
    3800:	blcs	1da94 <log_oom_internal@plt+0x1b98c>
    3804:	blls	1f7a04 <log_oom_internal@plt+0x1f58fc>
    3808:	vldrle	d18, [r4, #-4]
    380c:	ldrsblt	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    3810:			; <UNDEFINED> instruction: 0xf8dfab0a
    3814:	strcc	sl, [r4, #-368]	; 0xfffffe90
    3818:	ldrdls	pc, [ip, #-143]!	; 0xffffff71
    381c:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    3820:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3824:			; <UNDEFINED> instruction: 0x260144f9
    3828:	ands	r9, sp, r6, lsl #6
    382c:			; <UNDEFINED> instruction: 0x465b4957
    3830:			; <UNDEFINED> instruction: 0x46524857
    3834:			; <UNDEFINED> instruction: 0xf8df4479
    3838:	ldrbtmi	ip, [r8], #-348	; 0xfffffea4
    383c:	ldrbtmi	r6, [ip], #2121	; 0x849
    3840:	ldrtmi	r9, [r8], -r3
    3844:	tstls	r5, r2, lsl #8
    3848:			; <UNDEFINED> instruction: 0xf8cd9906
    384c:	mrsls	ip, (UNDEF: 1)
    3850:	tstls	r4, r9, lsl #18
    3854:			; <UNDEFINED> instruction: 0xf7fe4649
    3858:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    385c:	blls	1fa520 <log_oom_internal@plt+0x1f8418>
    3860:	strcc	r3, [r4, #-1537]	; 0xfffff9ff
    3864:	strhtle	r4, [r8], -r3
    3868:	strbmi	r2, [r1], -r0, lsl #8
    386c:	strtmi	r4, [r2], -r3, lsr #12
    3870:	strls	r4, [r1], #-1576	; 0xfffff9d8
    3874:			; <UNDEFINED> instruction: 0xf7fe9400
    3878:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
    387c:	ldrdls	sp, [r7], -r6
    3880:			; <UNDEFINED> instruction: 0xf7fe4620
    3884:	stmdbls	r7, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3888:	svclt	0x00de2802
    388c:	rsclt	r4, r4, #76, 4	; 0xc0000004
    3890:	lfmle	f4, 4, [fp], #-400	; 0xfffffe70
    3894:			; <UNDEFINED> instruction: 0xf7fe9806
    3898:	bmi	ffe318 <log_oom_internal@plt+0xffc210>
    389c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    38a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38a4:	subsmi	r9, sl, sp, lsl #22
    38a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38ac:			; <UNDEFINED> instruction: 0x4620d15d
    38b0:	pop	{r0, r1, r2, r3, ip, sp, pc}
    38b4:	blge	2a787c <log_oom_internal@plt+0x2a5774>
    38b8:	strcs	r9, [r0], #-774	; 0xfffffcfa
    38bc:	andls	lr, r7, sl, ror #15
    38c0:			; <UNDEFINED> instruction: 0xf7fe4620
    38c4:	blls	1fe22c <log_oom_internal@plt+0x1fc124>
    38c8:	stmdacs	r2, {r0, r3, r4, r6, r9, lr}
    38cc:	sbclt	fp, r9, #220, 30	; 0x370
    38d0:	lfmle	f4, 2, [pc, #304]	; 3a08 <log_oom_internal@plt+0x1900>
    38d4:			; <UNDEFINED> instruction: 0xf7fe9806
    38d8:	bmi	c3e6f8 <log_oom_internal@plt+0xc3c5f0>
    38dc:	ldrbtmi	r9, [sl], #-2823	; 0xfffff4f9
    38e0:			; <UNDEFINED> instruction: 0xf1024d2f
    38e4:	bmi	bc4c1c <log_oom_internal@plt+0xbc2b14>
    38e8:	strls	r4, [r0], #-1561	; 0xfffff9e7
    38ec:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    38f0:	orrsmi	pc, r4, #64, 4
    38f4:	andls	r9, r2, r1, lsl #10
    38f8:	strmi	r2, [r2], #-3
    38fc:	bl	fea418fc <log_oom_internal@plt+0xfea3f7f4>
    3900:	strb	r4, [r7, r4, lsl #12]
    3904:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    3908:	ldrb	r6, [ip, -r3, lsr #1]!
    390c:	vpmax.s8	d20, d0, d23
    3910:	stmdavs	r8!, {r0, r3, r7, r8, r9, lr}
    3914:	cfstrsmi	mvf4, [r6], #-488	; 0xfffffe18
    3918:	bmi	9a8124 <log_oom_internal@plt+0x9a601c>
    391c:	strbcc	r4, [ip], #1148	; 0x47c
    3920:	ldrbtmi	r9, [sl], #-2
    3924:	strls	r2, [r0], #-3
    3928:			; <UNDEFINED> instruction: 0xf7fe4402
    392c:			; <UNDEFINED> instruction: 0x4604eb92
    3930:	stcmi	7, cr14, [r1], #-704	; 0xfffffd40
    3934:	bmi	85517c <log_oom_internal@plt+0x853074>
    3938:	cmnmi	ip, #64, 4	; <UNPREDICTABLE>
    393c:	ldrbtmi	r4, [ip], #-2336	; 0xfffff6e0
    3940:	strbcc	r4, [r0], #1146	; 0x47a
    3944:	andcc	r4, r3, #2030043136	; 0x79000000
    3948:			; <UNDEFINED> instruction: 0xf7fe9400
    394c:			; <UNDEFINED> instruction: 0x4c1deb7c
    3950:	bmi	7551f8 <log_oom_internal@plt+0x7530f0>
    3954:	cmnmi	sp, #64, 4	; <UNPREDICTABLE>
    3958:	ldrbtmi	r4, [ip], #-2332	; 0xfffff6e4
    395c:	strbcc	r4, [r0], #1146	; 0x47a
    3960:	andcc	r4, r3, #2030043136	; 0x79000000
    3964:			; <UNDEFINED> instruction: 0xf7fe9400
    3968:			; <UNDEFINED> instruction: 0xf7feeb6e
    396c:	svclt	0x0000ea8e
    3970:	andeq	r5, r1, r2, lsr r6
    3974:	andeq	r0, r0, r0, asr #3
    3978:	andeq	r5, r1, ip, lsl #16
    397c:	andeq	r5, r1, r6, lsr r8
    3980:	andeq	r3, r0, r4, lsl #12
    3984:	andeq	r3, r0, r2, lsr #12
    3988:	andeq	r3, r0, r4, lsr r6
    398c:	andeq	r5, r1, ip, asr #15
    3990:	andeq	r3, r0, r6, ror #16
    3994:	andeq	r3, r0, r6, ror #16
    3998:	andeq	r5, r1, r2, ror #10
    399c:	andeq	r3, r0, lr, asr #31
    39a0:	andeq	r3, r0, r2, asr #15
    39a4:	ldrdeq	r2, [r0], -r0
    39a8:	andeq	r3, r0, r6, asr #12
    39ac:	andeq	r3, r0, ip, ror #14
    39b0:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    39b4:	muleq	r0, sl, sl
    39b8:	andeq	r3, r0, lr, ror #30
    39bc:	andeq	r2, r0, ip, ror sl
    39c0:	ldrdeq	r3, [r0], -r0
    39c4:	andeq	r3, r0, r2, asr pc
    39c8:	andeq	r2, r0, r0, ror #20
    39cc:			; <UNDEFINED> instruction: 0x000034b8
    39d0:	svcmi	0x00f0e92d
    39d4:	stmdbmi	r5!, {r0, r2, r3, r9, sl, lr}^
    39d8:	blmi	196fc24 <log_oom_internal@plt+0x196db1c>
    39dc:	ldrbtmi	r4, [r9], #-1559	; 0xfffff9e9
    39e0:	stmiapl	fp, {r0, r3, ip, pc}^
    39e4:	movwls	r6, #63515	; 0xf81b
    39e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39ec:	stmib	sp, {r8, r9, sp}^
    39f0:	movwls	r3, #58124	; 0xe30c
    39f4:			; <UNDEFINED> instruction: 0xf0002a00
    39f8:	stccs	0, cr8, [r0, #-620]	; 0xfffffd94
    39fc:	adchi	pc, r6, r0
    3a00:	blmi	1756378 <log_oom_internal@plt+0x1754270>
    3a04:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3a08:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}^
    3a0c:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a10:	blcs	6a63c <log_oom_internal@plt+0x68534>
    3a14:			; <UNDEFINED> instruction: 0xf8dfdd52
    3a18:	blge	32ffb0 <log_oom_internal@plt+0x32dea8>
    3a1c:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    3a20:			; <UNDEFINED> instruction: 0xf8df3504
    3a24:	ldrbtmi	r9, [fp], #352	; 0x160
    3a28:			; <UNDEFINED> instruction: 0xf10d44fa
    3a2c:	ldrbtmi	r0, [r9], #2092	; 0x82c
    3a30:	movwls	r2, #34305	; 0x8601
    3a34:	stmdbls	fp, {r0, r1, r3, r4, sp, lr, pc}
    3a38:	ldmdami	r3, {r0, r1, r3, r4, r6, r9, sl, lr}^
    3a3c:			; <UNDEFINED> instruction: 0xf8df4652
    3a40:	tstls	r7, ip, asr #2
    3a44:	stmdbls	r8, {r3, r4, r5, r6, sl, lr}
    3a48:	strdls	r4, [r3], -ip
    3a4c:	strls	r4, [r2], #-1592	; 0xfffff9c8
    3a50:	stmdbls	r7, {r0, r8, ip, pc}
    3a54:	andgt	pc, r0, sp, asr #17
    3a58:	strbmi	r9, [r9], -r4, lsl #2
    3a5c:	b	ff841a5c <log_oom_internal@plt+0xff83f954>
    3a60:	blle	bcda68 <log_oom_internal@plt+0xbcb960>
    3a64:	strcc	r9, [r1], -r9, lsl #22
    3a68:	adcsmi	r3, r3, #4, 10	; 0x1000000
    3a6c:	strcs	sp, [r0], #-40	; 0xffffffd8
    3a70:	strtmi	r4, [r3], -r1, asr #12
    3a74:	strtmi	r4, [r8], -r2, lsr #12
    3a78:	strls	r9, [r0], #-1025	; 0xfffffbff
    3a7c:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a80:	ble	ff60da88 <log_oom_internal@plt+0xff60b980>
    3a84:	strtmi	r9, [r0], -r7
    3a88:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a8c:	stmdacs	r2, {r0, r1, r2, r8, fp, ip, pc}
    3a90:	submi	fp, ip, #888	; 0x378
    3a94:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3a98:	stmdals	r8, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
    3a9c:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3aa0:	blmi	cd6394 <log_oom_internal@plt+0xcd428c>
    3aa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3aa8:	blls	3ddb18 <log_oom_internal@plt+0x3dba10>
    3aac:			; <UNDEFINED> instruction: 0xf04f405a
    3ab0:	cmple	r9, r0, lsl #6
    3ab4:	andslt	r4, r1, r0, lsr #12
    3ab8:	svchi	0x00f0e8bd
    3abc:	movwls	sl, #35596	; 0x8b0c
    3ac0:	strb	r2, [sl, r0, lsl #8]!
    3ac4:	strtmi	r9, [r0], -r7
    3ac8:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3acc:	subsmi	r9, r9, #7168	; 0x1c00
    3ad0:	svclt	0x00dc2802
    3ad4:	submi	fp, ip, #-1879048180	; 0x9000000c
    3ad8:	stmdals	r8, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    3adc:	b	fe0c1adc <log_oom_internal@plt+0xfe0bf9d4>
    3ae0:	blls	1d6398 <log_oom_internal@plt+0x1d4290>
    3ae4:	cfstrsmi	mvf4, [ip, #-488]!	; 0xfffffe18
    3ae8:	strbteq	pc, [r8], #258	; 0x102	; <UNPREDICTABLE>
    3aec:	ldrmi	r4, [r9], -fp, lsr #20
    3af0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    3af4:	vqshl.s8	q10, <illegal reg q14.5>, q0
    3af8:	strls	r4, [r1, #-881]	; 0xfffffc8f
    3afc:	andcs	r9, r3, r2
    3b00:			; <UNDEFINED> instruction: 0xf7fe4402
    3b04:	strmi	lr, [r4], -r6, lsr #21
    3b08:	bmi	97da2c <log_oom_internal@plt+0x97b924>
    3b0c:	msrmi	SPSR_sx, #64, 4
    3b10:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    3b14:	andls	r4, r1, #8960	; 0x2300
    3b18:	ldrbtmi	r4, [ip], #-2595	; 0xfffff5dd
    3b1c:	andls	r3, r2, r8, ror #9
    3b20:	andcs	r4, r3, sl, ror r4
    3b24:	strmi	r9, [r2], #-1024	; 0xfffffc00
    3b28:	b	fe4c1b28 <log_oom_internal@plt+0xfe4bfa20>
    3b2c:	ldr	r4, [r4, r4, lsl #12]!
    3b30:			; <UNDEFINED> instruction: 0x46104c1e
    3b34:	vpmin.s8	d20, d0, d14
    3b38:	ldmdbmi	lr, {r2, r3, r4, r6, r8, r9, lr}
    3b3c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3b40:	ldrbtmi	r3, [r9], #-1240	; 0xfffffb28
    3b44:	strls	r3, [r0], #-515	; 0xfffffdfd
    3b48:	b	1f41b48 <log_oom_internal@plt+0x1f3fa40>
    3b4c:			; <UNDEFINED> instruction: 0x46284c1a
    3b50:	vpmin.s8	d20, d0, d10
    3b54:	ldmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, lr}
    3b58:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3b5c:	ldrbtmi	r3, [r9], #-1240	; 0xfffffb28
    3b60:	strls	r3, [r0], #-515	; 0xfffffdfd
    3b64:	b	1bc1b64 <log_oom_internal@plt+0x1bbfa5c>
    3b68:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b6c:	andeq	r5, r1, r2, lsr #8
    3b70:	andeq	r0, r0, r0, asr #3
    3b74:	strdeq	r5, [r1], -ip
    3b78:	andeq	r5, r1, r6, lsr #12
    3b7c:	strdeq	r3, [r0], -sl
    3b80:	andeq	r3, r0, r8, lsl r4
    3b84:	andeq	r3, r0, sl, lsr #8
    3b88:	andeq	r3, r0, r8, ror sl
    3b8c:	andeq	r3, r0, r0, lsl #13
    3b90:	andeq	r5, r1, ip, asr r3
    3b94:	andeq	r3, r0, r8, asr #27
    3b98:	andeq	r3, r0, r4, ror #11
    3b9c:	andeq	r2, r0, sl, asr #17
    3ba0:	andeq	r3, r0, lr, ror #10
    3ba4:	muleq	r0, r2, sp
    3ba8:	muleq	r0, ip, r8
    3bac:	andeq	r3, r0, r0, ror sp
    3bb0:	andeq	r2, r0, lr, ror r8
    3bb4:	ldrdeq	r3, [r0], -r2
    3bb8:	andeq	r3, r0, r4, asr sp
    3bbc:	andeq	r2, r0, r2, ror #16
    3bc0:			; <UNDEFINED> instruction: 0x000032ba
    3bc4:	svcmi	0x00f0e92d
    3bc8:	blmi	1e2fe24 <log_oom_internal@plt+0x1e2dd1c>
    3bcc:	andls	r2, fp, #0, 10
    3bd0:	svcls	0x000b4a77
    3bd4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3bd8:	ldmpl	r3, {r0, r3, r8}^
    3bdc:	tstls	r3, #1769472	; 0x1b0000
    3be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3be4:	strpl	lr, [sp, #-2509]	; 0xfffff633
    3be8:	svccs	0x0000950f
    3bec:	adcshi	pc, pc, r0
    3bf0:	stmdbcs	r0, {r2, r3, r9, sl, lr}
    3bf4:	sbchi	pc, r9, r0
    3bf8:	strmi	r4, [r1], lr, ror #20
    3bfc:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    3c00:	ldmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c04:			; <UNDEFINED> instruction: 0xf7fe6858
    3c08:	stmdavs	r6!, {r1, r5, r6, fp, sp, lr, pc}
    3c0c:	ldrtmi	r4, [r0], -fp, ror #18
    3c10:			; <UNDEFINED> instruction: 0xf7fe4479
    3c14:			; <UNDEFINED> instruction: 0xf1b9e9ee
    3c18:	blx	fec07824 <log_oom_internal@plt+0xfec0571c>
    3c1c:	b	1401e24 <log_oom_internal@plt+0x13ffd1c>
    3c20:	ldclle	8, cr1, [r8, #-352]!	; 0xfffffea0
    3c24:	strcc	r4, [r4], #-2918	; 0xfffff49a
    3c28:	strcs	sl, [r1], -sp, lsl #26
    3c2c:	movwls	r4, #38011	; 0x947b
    3c30:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    3c34:	blmi	1928864 <log_oom_internal@plt+0x192675c>
    3c38:	movwls	r4, #46203	; 0xb47b
    3c3c:	movwcs	lr, #44	; 0x2c
    3c40:	ldrmi	sl, [sl], -ip, lsl #18
    3c44:	movwcc	lr, #2509	; 0x9cd
    3c48:			; <UNDEFINED> instruction: 0xf7fe4650
    3c4c:	movwcs	lr, #2154	; 0x86a
    3c50:	bleq	40318 <log_oom_internal@plt+0x3e210>
    3c54:	bls	33a9fc <log_oom_internal@plt+0x3388f4>
    3c58:			; <UNDEFINED> instruction: 0xf04f485c
    3c5c:			; <UNDEFINED> instruction: 0xf8df0e01
    3c60:			; <UNDEFINED> instruction: 0xf04fc170
    3c64:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    3c68:	ldrbtmi	r9, [ip], #516	; 0x204
    3c6c:	blls	267c80 <log_oom_internal@plt+0x265b78>
    3c70:	bls	295558 <log_oom_internal@plt+0x293450>
    3c74:			; <UNDEFINED> instruction: 0xf8cd990b
    3c78:	strls	r8, [r1, #-20]	; 0xffffffec
    3c7c:	andgt	pc, r0, sp, asr #17
    3c80:	ands	pc, r8, sp, asr #17
    3c84:	andge	pc, r8, sp, asr #17
    3c88:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c8c:	bleq	40354 <log_oom_internal@plt+0x3e24c>
    3c90:	strcc	sp, [r1], -sp, lsl #22
    3c94:	strhtle	r4, [sp], -r1
    3c98:			; <UNDEFINED> instruction: 0xf85446a2
    3c9c:	tstlt	r3, r4, lsl #22
    3ca0:	blcs	21d14 <log_oom_internal@plt+0x1fc0c>
    3ca4:			; <UNDEFINED> instruction: 0xf04fd1cb
    3ca8:	andls	r3, ip, #-268435441	; 0xf000000f
    3cac:			; <UNDEFINED> instruction: 0x4650e7d4
    3cb0:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cb4:	smlabteq	r0, fp, r1, pc	; <UNPREDICTABLE>
    3cb8:	svclt	0x00dc2802
    3cbc:	blx	fe082640 <log_oom_internal@plt+0xfe080538>
    3cc0:	beq	403f0 <log_oom_internal@plt+0x3e2e8>
    3cc4:			; <UNDEFINED> instruction: 0x4628dd16
    3cc8:			; <UNDEFINED> instruction: 0xf7fe4c42
    3ccc:	bmi	10be304 <log_oom_internal@plt+0x10bc1fc>
    3cd0:	ldrbtmi	r4, [ip], #-3650	; 0xfffff1be
    3cd4:			; <UNDEFINED> instruction: 0xf504447a
    3cd8:	ldrbtmi	r7, [lr], #-1156	; 0xfffffb7c
    3cdc:	vmin.s8	q10, q0, <illegal reg q4.5>
    3ce0:			; <UNDEFINED> instruction: 0x96014351
    3ce4:	strmi	r9, [r7], -r0, lsl #8
    3ce8:	strls	r2, [r2, -r3]
    3cec:			; <UNDEFINED> instruction: 0xf7fe4402
    3cf0:			; <UNDEFINED> instruction: 0x4682e9b0
    3cf4:			; <UNDEFINED> instruction: 0xf7fe4628
    3cf8:	bmi	e7deb8 <log_oom_internal@plt+0xe7bdb0>
    3cfc:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    3d00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d04:	subsmi	r9, sl, r3, lsl fp
    3d08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d0c:	ldrbmi	sp, [r0], -ip, asr #2
    3d10:	pop	{r0, r2, r4, ip, sp, pc}
    3d14:	blmi	ce7cdc <log_oom_internal@plt+0xce5bd4>
    3d18:			; <UNDEFINED> instruction: 0xf04fac10
    3d1c:	ldrls	r0, [r0], -r2, lsl #18
    3d20:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3d24:			; <UNDEFINED> instruction: 0xe77d3511
    3d28:			; <UNDEFINED> instruction: 0xf7fe4618
    3d2c:	stmdacs	r2, {r2, r5, fp, sp, lr, pc}
    3d30:			; <UNDEFINED> instruction: 0xf1cbbfde
    3d34:	blx	17c653c <log_oom_internal@plt+0x17c4434>
    3d38:			; <UNDEFINED> instruction: 0xf1cafa8a
    3d3c:	vldrle	s1, [r9]
    3d40:	ldrdmi	pc, [r0], -sl
    3d44:	bmi	a0bd58 <log_oom_internal@plt+0xa09c50>
    3d48:	mcrmi	6, 1, r4, cr8, cr9, {2}
    3d4c:	movtmi	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    3d50:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    3d54:			; <UNDEFINED> instruction: 0xf5024c26
    3d58:	ldrbtmi	r7, [lr], #-644	; 0xfffffd7c
    3d5c:	strcs	lr, [r0], -sp, asr #19
    3d60:	stmdane	r2!, {r2, r3, r4, r5, r6, sl, lr}
    3d64:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d68:	andls	r4, r9, r2, lsl #13
    3d6c:	stcmi	7, cr14, [r1], #-776	; 0xfffffcf8
    3d70:	bmi	855658 <log_oom_internal@plt+0x853550>
    3d74:	msrmi	CPSR_fxc, #64, 4
    3d78:	ldrbtmi	r4, [ip], #-2336	; 0xfffff6e0
    3d7c:	ldrbtcc	r4, [r8], #1146	; 0x47a
    3d80:	andcc	r4, r3, #2030043136	; 0x79000000
    3d84:			; <UNDEFINED> instruction: 0xf7fe9400
    3d88:	ldmdbmi	sp, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    3d8c:	bmi	755614 <log_oom_internal@plt+0x75350c>
    3d90:	msrmi	CPSR_fs, #64, 4
    3d94:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    3d98:	ldmdbmi	fp, {r2, r3, r9, sl, lr}
    3d9c:	andcc	r3, r3, #248, 8	; 0xf8000000
    3da0:	strls	r4, [r0], #-1145	; 0xfffffb87
    3da4:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3da8:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dac:	andeq	r0, r0, r0, asr #3
    3db0:	andeq	r5, r1, ip, lsr #4
    3db4:	andeq	r5, r1, r2, lsl #8
    3db8:	andeq	r5, r1, ip, lsr #8
    3dbc:	andeq	r3, r0, r8, ror #9
    3dc0:	strdeq	r3, [r0], -r4
    3dc4:	andeq	r3, r0, lr, lsl #4
    3dc8:	andeq	r3, r0, r0, lsr #4
    3dcc:	andeq	r3, r0, r2, lsr #9
    3dd0:	andeq	r3, r0, r2, lsr #9
    3dd4:	ldrdeq	r3, [r0], -sl
    3dd8:	andeq	r2, r0, r8, ror #13
    3ddc:	andeq	r3, r0, r2, asr #8
    3de0:	andeq	r5, r1, r2, lsl #2
    3de4:	andeq	r3, r0, r0, ror #13
    3de8:	andeq	r3, r0, sl, asr fp
    3dec:	andeq	r3, r0, r6, lsr #6
    3df0:	andeq	r2, r0, ip, asr r6
    3df4:	andeq	r3, r0, r2, lsr fp
    3df8:	andeq	r2, r0, r0, asr #12
    3dfc:	muleq	r0, r4, r0
    3e00:	andeq	r3, r0, r8, lsl fp
    3e04:	andeq	r2, r0, r6, lsr #12
    3e08:	andeq	r3, r0, r8, ror r0
    3e0c:	addlt	fp, r4, r0, ror r5
    3e10:	eorsle	r2, sp, r0, lsl #16
    3e14:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    3e18:	ldmdavc	r3, {r3, r6, ip, lr, pc}
    3e1c:			; <UNDEFINED> instruction: 0x46044616
    3e20:	blmi	ab2534 <log_oom_internal@plt+0xab042c>
    3e24:	eorsvc	r2, r2, r1, lsl #4
    3e28:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    3e2c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    3e30:	blvc	65e2ac <log_oom_internal@plt+0x65c1a4>
    3e34:	strls	r7, [r0, #-2907]	; 0xfffff4a5
    3e38:	stmib	sp, {r0, r1, sl, ip, pc}^
    3e3c:	blmi	910248 <log_oom_internal@plt+0x90e140>
    3e40:	ldrbtmi	r4, [fp], #-2340	; 0xfffff6dc
    3e44:			; <UNDEFINED> instruction: 0xf7fe4479
    3e48:	cdpne	8, 0, cr14, cr5, cr12, {4}
    3e4c:	blle	1556d4 <log_oom_internal@plt+0x1535cc>
    3e50:	ldcllt	0, cr11, [r0, #-16]!
    3e54:			; <UNDEFINED> instruction: 0xf7fd200a
    3e58:			; <UNDEFINED> instruction: 0xe7e2ef70
    3e5c:	svc	0x008af7fd
    3e60:	svclt	0x00de2802
    3e64:	sbclt	r4, r0, #104, 4	; 0x80000006
    3e68:	lfmle	f4, 2, [r1, #256]!	; 0x100
    3e6c:			; <UNDEFINED> instruction: 0x46294c1a
    3e70:	vpmin.s8	d20, d0, d10
    3e74:	mrcmi	3, 0, r3, cr10, cr14, {1}
    3e78:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3e7c:	ldrvc	pc, [r4], #1284	; 0x504
    3e80:	andcs	r4, r3, lr, ror r4
    3e84:	strmi	lr, [r0], -sp, asr #19
    3e88:			; <UNDEFINED> instruction: 0xf7fe4402
    3e8c:	ldrb	lr, [pc, r2, ror #17]
    3e90:	vfma.f32	d20, d0, d4
    3e94:	bmi	510b68 <log_oom_internal@plt+0x50ea60>
    3e98:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    3e9c:			; <UNDEFINED> instruction: 0xf504447a
    3ea0:	ldrbtmi	r7, [r9], #-1164	; 0xfffffb74
    3ea4:	strls	r3, [r0], #-515	; 0xfffffdfd
    3ea8:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eac:			; <UNDEFINED> instruction: 0x46084c10
    3eb0:	vst1.8	{d20-d21}, [pc :64], r0
    3eb4:	ldmdbmi	r0, {r0, r2, r3, r6, r8, r9, ip, sp, lr}
    3eb8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3ebc:	strvc	pc, [ip], #1284	; 0x504
    3ec0:	andcc	r4, r3, #2030043136	; 0x79000000
    3ec4:			; <UNDEFINED> instruction: 0xf7fe9400
    3ec8:	svclt	0x0000e8be
    3ecc:	andeq	r5, r1, r2, lsl #4
    3ed0:	muleq	r0, r3, r1
    3ed4:	andeq	r3, r0, r4, lsl r0
    3ed8:	andeq	r3, r0, r4, lsr sl
    3edc:	andeq	r2, r0, r2, asr #10
    3ee0:	andeq	r3, r0, r0, asr #5
    3ee4:	andeq	r3, r0, r2, lsl sl
    3ee8:	andeq	r2, r0, r0, lsr #10
    3eec:	andeq	r2, r0, r2, ror pc
    3ef0:	strdeq	r3, [r0], -r4
    3ef4:	andeq	r2, r0, r2, lsl #10
    3ef8:	andeq	r3, r0, r8, ror r2
    3efc:			; <UNDEFINED> instruction: 0x4614b5f0
    3f00:	addlt	r4, r5, fp, lsr #20
    3f04:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    3f08:	ldmpl	r3, {r1, r3, r9, sl, fp, ip, pc}^
    3f0c:	movwls	r6, #14363	; 0x381b
    3f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f14:	stccs	3, cr11, [r0], {96}	; 0x60
    3f18:	stcmi	0, cr13, [r7, #-224]!	; 0xffffff20
    3f1c:	strtmi	r2, [r0], -r1, ror #2
    3f20:			; <UNDEFINED> instruction: 0x462a447d
    3f24:	svc	0x0092f7fd
    3f28:	svclt	0x00a82800
    3f2c:	ble	1afb3c <log_oom_internal@plt+0x1ada34>
    3f30:	stmdbls	r2, {r1, r2, r3, sp, lr, pc}
    3f34:			; <UNDEFINED> instruction: 0xf7fe4630
    3f38:	stmdacs	r0, {r3, r4, r5, fp, sp, lr, pc}
    3f3c:	movwcs	sp, #2824	; 0xb08
    3f40:			; <UNDEFINED> instruction: 0x4629463a
    3f44:			; <UNDEFINED> instruction: 0xf7fe4620
    3f48:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
    3f4c:	strdle	sp, [fp], -r1
    3f50:	blmi	6167c0 <log_oom_internal@plt+0x6146b8>
    3f54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f58:	blls	ddfc8 <log_oom_internal@plt+0xdbec0>
    3f5c:			; <UNDEFINED> instruction: 0xf04f405a
    3f60:			; <UNDEFINED> instruction: 0xd1220300
    3f64:	ldcllt	0, cr11, [r0, #20]!
    3f68:			; <UNDEFINED> instruction: 0xf7fd4620
    3f6c:	ubfx	lr, r2, #30, #16
    3f70:			; <UNDEFINED> instruction: 0xf44f4c13
    3f74:	bmi	4e0ee0 <log_oom_internal@plt+0x4dedd8>
    3f78:	ldrbtmi	r4, [ip], #-2323	; 0xfffff6ed
    3f7c:			; <UNDEFINED> instruction: 0xf504447a
    3f80:	ldrbtmi	r7, [r9], #-1180	; 0xfffffb64
    3f84:	strls	r3, [r0], #-515	; 0xfffffdfd
    3f88:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f8c:	strtmi	r4, [r0], -pc, lsl #18
    3f90:	vpmax.s8	d20, d0, d15
    3f94:	ldrbtmi	r1, [r9], #-947	; 0xfffffc4d
    3f98:	ldrvc	pc, [ip], #1281	; 0x501
    3f9c:	ldrbtmi	r4, [sl], #-2317	; 0xfffff6f3
    3fa0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    3fa4:			; <UNDEFINED> instruction: 0xf7fe3203
    3fa8:			; <UNDEFINED> instruction: 0xf7fde84e
    3fac:	svclt	0x0000ef6e
    3fb0:	strdeq	r4, [r1], -sl
    3fb4:	andeq	r0, r0, r0, asr #3
    3fb8:	andeq	r3, r0, r0, asr #4
    3fbc:	andeq	r4, r1, ip, lsr #29
    3fc0:	andeq	r3, r0, r2, lsr r9
    3fc4:	andeq	r2, r0, r0, asr #8
    3fc8:	muleq	r0, r2, lr
    3fcc:	andeq	r3, r0, r6, lsl r9
    3fd0:	andeq	r2, r0, lr, lsl r4
    3fd4:	strdeq	r3, [r0], -sl
    3fd8:	svcmi	0x00f0e92d
    3fdc:	bmi	fef95834 <log_oom_internal@plt+0xfef9372c>
    3fe0:	blmi	fef95860 <log_oom_internal@plt+0xfef93758>
    3fe4:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    3fe8:			; <UNDEFINED> instruction: 0x8058f89d
    3fec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ff0:			; <UNDEFINED> instruction: 0xf04f930b
    3ff4:	stmdacs	r0, {r8, r9}
    3ff8:	adcshi	pc, sp, r0
    3ffc:			; <UNDEFINED> instruction: 0xf0002c00
    4000:	bge	164328 <log_oom_internal@plt+0x162220>
    4004:	strmi	r4, [r5], -pc, lsl #12
    4008:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
    400c:			; <UNDEFINED> instruction: 0xf7fd4620
    4010:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4014:			; <UNDEFINED> instruction: 0xf89ddb08
    4018:			; <UNDEFINED> instruction: 0xf1b99013
    401c:	suble	r0, sp, r1, ror #30
    4020:	svceq	0x0072f1b9
    4024:	andcs	sp, r0, lr
    4028:	blmi	feb16ae4 <log_oom_internal@plt+0xfeb149dc>
    402c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4030:	blls	2de0a0 <log_oom_internal@plt+0x2dbf98>
    4034:			; <UNDEFINED> instruction: 0xf04f405a
    4038:			; <UNDEFINED> instruction: 0xf0400300
    403c:	andlt	r8, sp, sl, asr #2
    4040:	svchi	0x00f0e8bd
    4044:	ldmdavc	fp, {r0, r2, r8, r9, fp, ip, pc}
    4048:			; <UNDEFINED> instruction: 0xf0002b73
    404c:	blcs	1d64318 <log_oom_internal@plt+0x1d62210>
    4050:	stmibmi	r4!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    4054:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4058:	svc	0x00caf7fd
    405c:	stmdacs	r0, {r7, r9, sl, lr}
    4060:	stmibmi	r1!, {r0, r5, r6, r7, r8, ip, lr, pc}
    4064:	bge	1958ec <log_oom_internal@plt+0x1937e4>
    4068:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
    406c:	svc	0x0072f7fd
    4070:	vmull.p8	<illegal reg q8.5>, d0, d4
    4074:	stmdals	r6, {r0, r1, r2, r3, r5, r6, r7, pc}
    4078:	svc	0x00a8f7fd
    407c:			; <UNDEFINED> instruction: 0xf0402800
    4080:			; <UNDEFINED> instruction: 0xf7fd811d
    4084:	stmdacs	r2, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4088:			; <UNDEFINED> instruction: 0xf06fbfd8
    408c:	stclle	0, cr0, [fp, #84]	; 0x54
    4090:	tstcs	r6, r6, lsl #26
    4094:			; <UNDEFINED> instruction: 0xf2c44a95
    4098:	ldfmis	f0, [r5], {0}
    409c:	movwcc	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    40a0:	ldrbtmi	r4, [sl], #-2196	; 0xfffff76c
    40a4:			; <UNDEFINED> instruction: 0xf502447c
    40a8:	ldrbtmi	r7, [r8], #-688	; 0xfffffd50
    40ac:	andls	r9, r1, r0, lsl #4
    40b0:	strls	r1, [r2, #-3298]	; 0xfffff31e
    40b4:			; <UNDEFINED> instruction: 0xf7fd2003
    40b8:	ldr	lr, [r5, ip, asr #31]!
    40bc:	ldmdavc	fp, {r0, r2, r8, r9, fp, ip, pc}
    40c0:	lsrsle	r2, r8, #22
    40c4:	strtmi	r4, [r8], -ip, lsl #19
    40c8:			; <UNDEFINED> instruction: 0xf7fd4479
    40cc:	pkhbtmi	lr, r0, r2, lsl #31
    40d0:			; <UNDEFINED> instruction: 0xd1a82800
    40d4:	strbmi	r4, [r9], -r9, lsl #21
    40d8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    40dc:	mrc	7, 5, APSR_nzcv, cr6, cr13, {7}
    40e0:	vmull.p8	<illegal reg q8.5>, d0, d7
    40e4:			; <UNDEFINED> instruction: 0xf08680c6
    40e8:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    40ec:	sbcshi	pc, r5, r0
    40f0:	svcge	0x00064e83
    40f4:	andge	pc, ip, #14614528	; 0xdf0000
    40f8:			; <UNDEFINED> instruction: 0xf8df2500
    40fc:	ldrbtmi	r9, [lr], #-524	; 0xfffffdf4
    4100:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    4104:	stccs	0, cr14, [r0, #-44]	; 0xffffffd4
    4108:			; <UNDEFINED> instruction: 0xf04f4980
    410c:	blls	184118 <log_oom_internal@plt+0x182010>
    4110:	svclt	0x00144479
    4114:			; <UNDEFINED> instruction: 0x464a4652
    4118:			; <UNDEFINED> instruction: 0xf7fd4605
    411c:	movwcs	lr, #4068	; 0xfe4
    4120:			; <UNDEFINED> instruction: 0x4631463a
    4124:			; <UNDEFINED> instruction: 0xf7fd4620
    4128:			; <UNDEFINED> instruction: 0xf1b0ef16
    412c:	vstmiale	sl!, {d16-d15}
    4130:	movweq	lr, #23128	; 0x5a58
    4134:			; <UNDEFINED> instruction: 0xf1bbd162
    4138:	rsble	r0, lr, r0, lsl #30
    413c:			; <UNDEFINED> instruction: 0xf7fd2000
    4140:	stmdacs	r2, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    4144:			; <UNDEFINED> instruction: 0xf1cbbfde
    4148:	sbclt	r0, r0, #0
    414c:			; <UNDEFINED> instruction: 0xf77f4240
    4150:	stclmi	15, cr10, [pc, #-428]!	; 3fac <log_oom_internal@plt+0x1ea4>
    4154:	msrcc	CPSR_x, #64, 4
    4158:	ldrbmi	r4, [r9], -lr, ror #20
    415c:	ldrbtmi	r4, [sp], #-3182	; 0xfffff392
    4160:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4164:	adcsvc	pc, r0, #8388608	; 0x800000
    4168:	stmib	sp, {r0, r1, sp}^
    416c:	stmdane	r2!, {r8, sl, sp}
    4170:	svc	0x006ef7fd
    4174:	stclmi	7, cr14, [r9], #-352	; 0xfffffea0
    4178:	teqvc	r9, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    417c:	stmdbmi	r9!, {r3, r5, r6, r9, fp, lr}^
    4180:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4184:	strtvc	pc, [r8], #1284	; 0x504
    4188:	andcc	r4, r3, #2030043136	; 0x79000000
    418c:			; <UNDEFINED> instruction: 0xf7fd9400
    4190:	stmdbmi	r5!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    4194:	bmi	1955a1c <log_oom_internal@plt+0x1953914>
    4198:	mvncs	pc, #64, 4
    419c:			; <UNDEFINED> instruction: 0xf5014479
    41a0:	stmdbmi	r3!, {r3, r5, r7, sl, ip, sp, lr}^
    41a4:	strls	r4, [r0], #-1146	; 0xfffffb86
    41a8:	andcc	r4, r3, #2030043136	; 0x79000000
    41ac:	svc	0x004af7fd
    41b0:			; <UNDEFINED> instruction: 0xf10d4b60
    41b4:	ldrbtmi	r0, [fp], #-3100	; 0xfffff3e4
    41b8:	blgt	3d0de0 <log_oom_internal@plt+0x3cecd8>
    41bc:	andeq	lr, pc, ip, lsl #17
    41c0:	strtmi	r4, [r9], -r0, ror #12
    41c4:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    41c8:			; <UNDEFINED> instruction: 0xf43f2800
    41cc:	ldmdbmi	sl, {r2, r3, r5, r8, r9, sl, fp, sp, pc}^
    41d0:	bge	195a58 <log_oom_internal@plt+0x193950>
    41d4:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    41d8:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    41dc:	blle	44b9f4 <log_oom_internal@plt+0x4498ec>
    41e0:			; <UNDEFINED> instruction: 0xf1b89b06
    41e4:	tstle	r2, r0, lsl #30
    41e8:	ldmdavc	sl, {r0, r1, r3, r5, r7, r8, ip, sp, pc}
    41ec:			; <UNDEFINED> instruction: 0x4632b19a
    41f0:			; <UNDEFINED> instruction: 0x46284639
    41f4:	svc	0x003af7fd
    41f8:	ldr	r2, [r5, -r1]
    41fc:			; <UNDEFINED> instruction: 0xf7fd200a
    4200:			; <UNDEFINED> instruction: 0xe798ed9c
    4204:			; <UNDEFINED> instruction: 0xf7fd2000
    4208:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    420c:	rsbmi	sp, r0, #76, 24	; 0x4c00
    4210:	submi	fp, r0, #192, 4
    4214:	andcs	lr, r1, r8, lsl #14
    4218:	strtmi	lr, [r0], -r6, lsl #14
    421c:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    4220:	ble	ffe0ba38 <log_oom_internal@plt+0xffe09930>
    4224:			; <UNDEFINED> instruction: 0xf7fd4658
    4228:	stmdacs	r2, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    422c:	stclmi	13, cr13, [r3, #-956]	; 0xfffffc44
    4230:	bmi	10d5abc <log_oom_internal@plt+0x10d39b4>
    4234:	msrcc	CPSR_sx, #64, 4
    4238:	ldrbtmi	r4, [sp], #-3138	; 0xfffff3be
    423c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4240:	adcsvc	pc, r0, #8388608	; 0x800000
    4244:	stmib	sp, {r0, r1, sp}^
    4248:	strtmi	r2, [r2], -r0, lsl #10
    424c:			; <UNDEFINED> instruction: 0xf7fd4402
    4250:	strbt	lr, [r9], r0, lsl #30
    4254:			; <UNDEFINED> instruction: 0xf7fd4640
    4258:	stmdacs	r2, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    425c:	ldcmi	13, cr13, [sl, #-860]!	; 0xfffffca4
    4260:	bmi	e95aec <log_oom_internal@plt+0xe939e4>
    4264:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4268:	ldrbtmi	r4, [sp], #-3129	; 0xfffff3c7
    426c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4270:			; <UNDEFINED> instruction: 0x4640e778
    4274:	ldcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    4278:	svclt	0x00de2802
    427c:	sbclt	r4, r0, #120, 4	; 0x80000007
    4280:			; <UNDEFINED> instruction: 0xf77f4240
    4284:	ldcmi	14, cr10, [r3, #-836]!	; 0xfffffcbc
    4288:	movtvc	pc, #21583	; 0x544f	; <UNPREDICTABLE>
    428c:			; <UNDEFINED> instruction: 0x46394a32
    4290:	ldrbtmi	r4, [sp], #-3122	; 0xfffff3ce
    4294:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4298:	ldmdbmi	r1!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    429c:	andcs	r4, r1, sl, lsr #12
    42a0:			; <UNDEFINED> instruction: 0xf7fd4479
    42a4:	str	lr, [r3, -r0, lsr #30]!
    42a8:	strtmi	r4, [r1], -lr, lsr #26
    42ac:	vst1.8	{d20-d21}, [pc :128], lr
    42b0:	stcmi	3, cr7, [lr], #-244	; 0xffffff0c
    42b4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    42b8:			; <UNDEFINED> instruction: 0xe753447c
    42bc:	ldrtmi	r9, [r2], -r6, lsl #24
    42c0:	ldrtmi	r4, [r9], -fp, lsr #22
    42c4:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    42c8:			; <UNDEFINED> instruction: 0xf7fd9400
    42cc:	andcs	lr, r1, lr, asr #26
    42d0:			; <UNDEFINED> instruction: 0xf7fde6aa
    42d4:	svclt	0x0000edda
    42d8:	andeq	r4, r1, sl, lsl lr
    42dc:	andeq	r0, r0, r0, asr #3
    42e0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    42e4:	andeq	r3, r0, r2, asr r0
    42e8:	andeq	r3, r0, lr, lsl r1
    42ec:	andeq	r3, r0, sl, lsl #16
    42f0:	andeq	r2, r0, r8, lsl r3
    42f4:	andeq	r3, r0, r6, ror #1
    42f8:	ldrdeq	r2, [r0], -ip
    42fc:	andeq	r3, r0, r6, lsl #1
    4300:	andeq	r3, r0, r2, rrx
    4304:	andeq	r3, r0, ip, lsr #7
    4308:	strdeq	r3, [r0], -lr
    430c:	muleq	r0, r8, r0
    4310:	andeq	r2, r0, r2, ror #31
    4314:	andeq	r3, r0, ip, asr #14
    4318:	andeq	r2, r0, sl, asr r2
    431c:	andeq	r3, r0, ip, lsr #14
    4320:	andeq	r2, r0, sl, lsr r2
    4324:	andeq	r2, r0, ip, ror #3
    4328:	andeq	r3, r0, r0, lsl r7
    432c:	andeq	r2, r0, r8, lsl r2
    4330:	strdeq	r2, [r0], -r4
    4334:	andeq	r4, r1, sl, asr #28
    4338:	andeq	r2, r0, sl, lsl #31
    433c:	andeq	r2, r0, r6, lsl #30
    4340:	andeq	r3, r0, r0, ror r6
    4344:	andeq	r2, r0, lr, ror r1
    4348:	ldrdeq	r2, [r0], -r6
    434c:	andeq	r3, r0, r0, asr #12
    4350:	andeq	r2, r0, lr, asr #2
    4354:	andeq	r2, r0, lr, lsr #29
    4358:	andeq	r3, r0, r8, lsl r6
    435c:	andeq	r2, r0, r6, lsr #2
    4360:	andeq	r2, r0, r4, lsl #30
    4364:	andeq	r2, r0, ip, lsl #29
    4368:	strdeq	r3, [r0], -r6
    436c:	andeq	r2, r0, r4, lsl #2
    4370:	andeq	r3, r0, r6, lsl #4
    4374:	tstlt	r8, r0, lsl #16
    4378:	mrclt	7, 3, APSR_nzcv, cr0, cr13, {7}
    437c:	svclt	0x00004770
    4380:	addlt	fp, r3, r0, lsr r5
    4384:			; <UNDEFINED> instruction: 0x46144d1c
    4388:	tstcs	r0, ip, lsl fp
    438c:			; <UNDEFINED> instruction: 0x466a447d
    4390:	stmiapl	fp!, {r5, r9, sl, lr}^
    4394:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, pc}
    4398:			; <UNDEFINED> instruction: 0xf04f9301
    439c:			; <UNDEFINED> instruction: 0xf7fd0300
    43a0:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    43a4:	bls	3b014 <log_oom_internal@plt+0x38f0c>
    43a8:			; <UNDEFINED> instruction: 0x46202172
    43ac:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    43b0:	blle	4ce3b8 <log_oom_internal@plt+0x4cc2b0>
    43b4:	strtmi	r9, [sl], -r0, lsl #22
    43b8:	ldmdavc	r9, {r5, r9, sl, lr}
    43bc:	mcr	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    43c0:	blle	2ce3c8 <log_oom_internal@plt+0x2cc2c0>
    43c4:	strtmi	r9, [r0], -r0, lsl #18
    43c8:			; <UNDEFINED> instruction: 0xf7fd3101
    43cc:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    43d0:	strtmi	sp, [r0], -r4, lsl #22
    43d4:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    43d8:	rscvc	lr, r0, r0, lsl #20
    43dc:	blmi	1d6c04 <log_oom_internal@plt+0x1d4afc>
    43e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43e4:	blls	5e454 <log_oom_internal@plt+0x5c34c>
    43e8:			; <UNDEFINED> instruction: 0xf04f405a
    43ec:	mrsle	r0, SP_irq
    43f0:	ldclt	0, cr11, [r0, #-12]!
    43f4:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    43f8:	andeq	r4, r1, r4, ror sl
    43fc:	andeq	r0, r0, r0, asr #3
    4400:	andeq	r4, r1, r0, lsr #20
    4404:	addlt	fp, r2, r0, ror r5
    4408:	rsble	r2, sl, r0, lsl #16
    440c:	strmi	r4, [r5], -lr, lsl #12
    4410:	stc	7, cr15, [r2, #1012]	; 0x3f4
    4414:	stmdale	ip, {r0, fp, sp}
    4418:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
    441c:	blcc	25e990 <log_oom_internal@plt+0x25c888>
    4420:	stmdble	r6, {r0, r1, r8, r9, fp, sp}
    4424:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    4428:	stmdacs	r0, {r3, r4, r9, sl, fp, ip, sp, lr}
    442c:	andlt	sp, r2, r8, asr #2
    4430:			; <UNDEFINED> instruction: 0xf04fbd70
    4434:	strdcs	r3, [r0, -pc]
    4438:			; <UNDEFINED> instruction: 0xf7fd4628
    443c:	cdpne	13, 0, cr14, cr4, cr2, {0}
    4440:	blmi	e7b0cc <log_oom_internal@plt+0xe78fc4>
    4444:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4448:			; <UNDEFINED> instruction: 0xf7fd7e19
    444c:	blmi	dff6d4 <log_oom_internal@plt+0xdfd5cc>
    4450:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4454:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    4458:	stmdale	fp!, {r0, r1, r8, r9, fp, sp}
    445c:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4460:			; <UNDEFINED> instruction: 0xf0402100
    4464:			; <UNDEFINED> instruction: 0x46280210
    4468:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    446c:	stccs	6, cr4, [r0], {4}
    4470:	ldrdcs	sp, [r0], -r8
    4474:	ldcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    4478:	mcrrle	8, 0, r2, r7, cr2
    447c:	sbclt	r4, r0, #96, 4
    4480:	andlt	r4, r2, r0, asr #4
    4484:	andcs	fp, r0, r0, ror sp
    4488:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    448c:	ldclle	8, cr2, [r5, #8]!
    4490:	strtmi	r4, [r1], -r7, lsr #26
    4494:	cmncs	r3, #159744	; 0x27000
    4498:	ldrbtmi	r4, [sp], #-3111	; 0xfffff3d9
    449c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    44a0:	ldrtvc	pc, [lr], #1284	; 0x504	; <UNPREDICTABLE>
    44a4:	stmib	sp, {r0, r1, sp}^
    44a8:	strmi	r4, [r2], #-1280	; 0xfffffb00
    44ac:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    44b0:	ldcllt	0, cr11, [r0, #-8]!
    44b4:	strtmi	r2, [r8], -r0, lsl #2
    44b8:	stcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    44bc:	ldrb	r4, [r6, r4, lsl #12]
    44c0:			; <UNDEFINED> instruction: 0xf7fd4628
    44c4:	stmdacs	r1, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    44c8:			; <UNDEFINED> instruction: 0x4628d918
    44cc:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    44d0:			; <UNDEFINED> instruction: 0x4633491a
    44d4:	mcrne	4, 2, r4, cr2, cr9, {3}
    44d8:			; <UNDEFINED> instruction: 0xf7fd2001
    44dc:	andcs	lr, r0, r4, lsl #28
    44e0:	ldcmi	7, cr14, [r7], {165}	; 0xa5
    44e4:	bmi	5cd260 <log_oom_internal@plt+0x5cb158>
    44e8:	ldrbtmi	r4, [ip], #-2327	; 0xfffff6e9
    44ec:			; <UNDEFINED> instruction: 0xf504447a
    44f0:	ldrbtmi	r7, [r9], #-1208	; 0xfffffb48
    44f4:	strls	r3, [r0], #-515	; 0xfffffdfd
    44f8:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    44fc:			; <UNDEFINED> instruction: 0x46324913
    4500:	ldrbtmi	r2, [r9], #-1
    4504:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    4508:	ldr	r2, [r0, r0]
    450c:			; <UNDEFINED> instruction: 0x46214d10
    4510:	cmncs	ip, #16, 20	; 0x10000
    4514:	ldrbtmi	r4, [sp], #-3088	; 0xfffff3f0
    4518:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    451c:	svclt	0x0000e7c0
    4520:	andeq	r4, r1, r2, lsl ip
    4524:	ldrdeq	r4, [r1], -sl
    4528:			; <UNDEFINED> instruction: 0x00014bba
    452c:	ldrdeq	r4, [r1], -ip
    4530:	andeq	r2, r0, lr, lsl sp
    4534:	andeq	r1, r0, r0, lsr #30
    4538:	andeq	r3, r0, lr, lsl #8
    453c:	andeq	r2, r0, ip, lsl sp
    4540:	andeq	r3, r0, r2, asr #7
    4544:	ldrdeq	r1, [r0], -r0
    4548:			; <UNDEFINED> instruction: 0x00002cbe
    454c:	andeq	r2, r0, r2, lsl #26
    4550:			; <UNDEFINED> instruction: 0x00002cbe
    4554:	andeq	r1, r0, r4, lsr #29
    4558:	muleq	r0, r2, r3
    455c:	blmi	fe6967c8 <log_oom_internal@plt+0xfe6946c0>
    4560:	push	{r3, r4, r5, r6, sl, lr}
    4564:	strdlt	r4, [sp], r0
    4568:	strcs	r5, [r0, #-2243]	; 0xfffff73d
    456c:	ldmdavs	fp, {r2, r4, r9, sl, lr}
    4570:			; <UNDEFINED> instruction: 0xf04f930b
    4574:	stmib	sp, {r8, r9}^
    4578:	strls	r5, [sl, #-1288]	; 0xfffffaf8
    457c:	bcs	2999c <log_oom_internal@plt+0x27894>
    4580:	adchi	pc, r6, r0
    4584:			; <UNDEFINED> instruction: 0xf0002900
    4588:	blmi	fe424858 <log_oom_internal@plt+0xfe422750>
    458c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4590:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4594:	ldcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4598:	bmi	fe3973d4 <log_oom_internal@plt+0xfe3952cc>
    459c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    45a0:	stmib	sp, {r0, r2, r3, r7, r8, fp, lr}^
    45a4:	blge	1925ac <log_oom_internal@plt+0x1904a4>
    45a8:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    45ac:	ldrbtmi	r4, [r9], #-2955	; 0xfffff475
    45b0:	ldrbtmi	r9, [fp], #-1283	; 0xfffffafd
    45b4:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    45b8:	blle	ecbdd0 <log_oom_internal@plt+0xec9cc8>
    45bc:	cmncs	r1, r8, lsl #29
    45c0:	ldrbtmi	r9, [lr], #-2054	; 0xfffff7fa
    45c4:			; <UNDEFINED> instruction: 0xf7fd4632
    45c8:	cdpne	12, 0, cr14, cr4, cr2, {2}
    45cc:	stmmi	r5, {r4, r6, r8, r9, fp, ip, lr, pc}
    45d0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    45d4:	stc	7, cr15, [r8], #-1012	; 0xfffffc0c
    45d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    45dc:	rschi	pc, r2, r0
    45e0:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    45e4:	ldrbcc	pc, [pc, #79]!	; 463b <log_oom_internal@plt+0x2533>	; <UNPREDICTABLE>
    45e8:			; <UNDEFINED> instruction: 0xf000e00f
    45ec:	blls	1e4830 <log_oom_internal@plt+0x1e2728>
    45f0:	tstcs	r0, r1, lsl #4
    45f4:	strls	r4, [r4, #-1592]	; 0xfffff9c8
    45f8:	strls	r9, [r2, #-1283]	; 0xfffffafd
    45fc:	strpl	lr, [r0, #-2509]	; 0xfffff633
    4600:	bl	16425fc <log_oom_internal@plt+0x16404f4>
    4604:	vmull.p8	<illegal reg q8.5>, d0, d4
    4608:	stmdals	r6, {r0, r2, r3, r7, pc}
    460c:	strbmi	r2, [sl], -r0, lsl #6
    4610:			; <UNDEFINED> instruction: 0xf7fd4631
    4614:	cdpne	12, 0, cr14, cr4, cr0, {5}
    4618:	andcs	sp, r0, r7, ror #21
    461c:	bl	feac2618 <log_oom_internal@plt+0xfeac0510>
    4620:	vsub.i8	d2, d0, d2
    4624:	rsbmi	r8, r0, #181	; 0xb5
    4628:	submi	fp, r4, #192, 4
    462c:			; <UNDEFINED> instruction: 0xf7fd4638
    4630:	and	lr, r7, r2, ror #24
    4634:			; <UNDEFINED> instruction: 0xf7fd4628
    4638:	stmdacs	r2, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    463c:	rsbmi	sp, r0, #48, 24	; 0x3000
    4640:	submi	fp, r4, #192, 4
    4644:	tstlt	r8, r6, lsl #16
    4648:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    464c:			; <UNDEFINED> instruction: 0xf7fd4640
    4650:	bmi	197f560 <log_oom_internal@plt+0x197d458>
    4654:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
    4658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    465c:	subsmi	r9, sl, fp, lsl #22
    4660:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4664:	adchi	pc, fp, r0, asr #32
    4668:	andlt	r4, sp, r0, lsr #12
    466c:	mvnshi	lr, #12386304	; 0xbd0000
    4670:			; <UNDEFINED> instruction: 0xf7fd4628
    4674:	stmdacs	r2, {r7, r8, r9, fp, sp, lr, pc}
    4678:	ldmdami	ip, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    467c:	bmi	1715f08 <log_oom_internal@plt+0x1713e00>
    4680:	orrvc	pc, lr, #1325400064	; 0x4f000000
    4684:	ldrbtmi	r4, [r8], #-3419	; 0xfffff2a5
    4688:			; <UNDEFINED> instruction: 0xf500447a
    468c:	ldrbtmi	r7, [sp], #-202	; 0xffffff36
    4690:	stmib	sp, {r0, r1, r9, ip, sp}^
    4694:	andcs	r0, r3, r0, lsl #10
    4698:	ldcl	7, cr15, [sl], {253}	; 0xfd
    469c:	ldrb	r4, [r1, r4, lsl #12]
    46a0:	strbmi	r4, [r0], -r1, lsr #12
    46a4:	ldc	7, cr15, [lr], {253}	; 0xfd
    46a8:			; <UNDEFINED> instruction: 0x46214a53
    46ac:	ldrbtmi	r4, [sl], #-3411	; 0xfffff2ad
    46b0:	orrvc	pc, ip, #1325400064	; 0x4f000000
    46b4:	strbvc	pc, [sl], #1282	; 0x502	; <UNPREDICTABLE>
    46b8:	strls	r4, [r0], #-2641	; 0xfffff5af
    46bc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    46c0:	andls	r9, r2, r1, lsl #10
    46c4:	strmi	r2, [r2], #-3
    46c8:	stcl	7, cr15, [r2], {253}	; 0xfd
    46cc:	ldr	r4, [r9, r4, lsl #12]!
    46d0:	ldrmi	r4, [r0], -ip, asr #18
    46d4:	vst1.16	{d20-d21}, [pc], ip
    46d8:	ldrbtmi	r7, [r9], #-901	; 0xfffffc7b
    46dc:	strbvc	pc, [r4], #1281	; 0x501	; <UNPREDICTABLE>
    46e0:	ldrbtmi	r4, [sl], #-2378	; 0xfffff6b6
    46e4:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    46e8:			; <UNDEFINED> instruction: 0xf7fd3203
    46ec:	mcrrmi	12, 10, lr, r8, cr12
    46f0:	bmi	1215f18 <log_oom_internal@plt+0x1213e10>
    46f4:	movwne	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    46f8:	ldrbtmi	r4, [ip], #-2375	; 0xfffff6b9
    46fc:			; <UNDEFINED> instruction: 0xf504447a
    4700:	ldrbtmi	r7, [r9], #-1220	; 0xfffffb3c
    4704:	strls	r3, [r0], #-515	; 0xfffffdfd
    4708:	ldc	7, cr15, [ip], {253}	; 0xfd
    470c:			; <UNDEFINED> instruction: 0xf7fd9806
    4710:	vmlane.f64	d14, d21, d0
    4714:	stmdbmi	r1, {r0, r1, r2, r3, r4, r8, r9, fp, ip, lr, pc}^
    4718:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    471c:	mrc2	7, 3, pc, cr2, cr15, {7}
    4720:	str	r4, [r3, r4, lsl #12]
    4724:			; <UNDEFINED> instruction: 0xf7fd2000
    4728:	stmdacs	r2, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    472c:	svcge	0x007bf77f
    4730:			; <UNDEFINED> instruction: 0x46214d3b
    4734:	vtst.8	d20, d0, d27
    4738:	bmi	ec93f4 <log_oom_internal@plt+0xec72ec>
    473c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    4740:			; <UNDEFINED> instruction: 0xf500447a
    4744:	andcc	r7, r3, #202	; 0xca
    4748:	streq	lr, [r0, #-2509]	; 0xfffff633
    474c:			; <UNDEFINED> instruction: 0xf7fd2003
    4750:	strmi	lr, [r4], -r0, lsl #25
    4754:	strtmi	lr, [r0], -sl, ror #14
    4758:	bl	342754 <log_oom_internal@plt+0x34064c>
    475c:	svclt	0x00de2802
    4760:	rsclt	r4, r4, #108, 4	; 0xc0000006
    4764:			; <UNDEFINED> instruction: 0xf77f4264
    4768:	bmi	c304f4 <log_oom_internal@plt+0xc2e3ec>
    476c:	ldmdami	r0!, {r0, r3, r5, r9, sl, lr}
    4770:	orrsvc	pc, r9, #1325400064	; 0x4f000000
    4774:	ldrbtmi	r4, [sl], #-3119	; 0xfffff3d1
    4778:			; <UNDEFINED> instruction: 0xf5024478
    477c:	ldrbtmi	r7, [ip], #-714	; 0xfffffd36
    4780:	strcs	lr, [r0], #-2509	; 0xfffff633
    4784:	andcs	r1, r3, r2, asr #25
    4788:	stcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    478c:	strb	r4, [sp, -r4, lsl #12]
    4790:	strtmi	r4, [r1], -r9, lsr #26
    4794:	vadd.i8	d20, d0, d25
    4798:	bmi	a4943c <log_oom_internal@plt+0xa47334>
    479c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    47a0:			; <UNDEFINED> instruction: 0xe7ce447a
    47a4:			; <UNDEFINED> instruction: 0xf44f4b27
    47a8:	stmdbmi	r7!, {r4, r7, r9, ip, sp, lr}
    47ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    47b0:	bicvc	pc, sl, #12582912	; 0xc00000
    47b4:			; <UNDEFINED> instruction: 0xf7fd3103
    47b8:	strmi	lr, [r4], -r8, lsr #25
    47bc:			; <UNDEFINED> instruction: 0xf7fde742
    47c0:	svclt	0x0000eb64
    47c4:	andeq	r4, r1, r0, lsr #17
    47c8:	andeq	r0, r0, r0, asr #3
    47cc:	muleq	r1, ip, sl
    47d0:	andeq	r2, r0, lr, ror #24
    47d4:	muleq	r0, r6, r8
    47d8:	andeq	r2, r0, sl, lsr #17
    47dc:	andeq	r2, r0, lr, ror #16
    47e0:	muleq	r0, lr, fp
    47e4:	andeq	r1, r0, lr, ror #26
    47e8:	andeq	r4, r1, sl, lsr #15
    47ec:	andeq	r3, r0, r6, lsr #4
    47f0:	andeq	r1, r0, r4, lsr sp
    47f4:			; <UNDEFINED> instruction: 0x00002ab2
    47f8:	strdeq	r3, [r0], -lr
    47fc:	andeq	r2, r0, ip, asr fp
    4800:	strdeq	r1, [r0], -lr
    4804:	ldrdeq	r3, [r0], -r2
    4808:	ldrdeq	r1, [r0], -sl
    480c:	andeq	r2, r0, lr, lsr #14
    4810:			; <UNDEFINED> instruction: 0x000031b2
    4814:	andeq	r1, r0, r0, asr #25
    4818:	andeq	r2, r0, r6, lsl r7
    481c:	andeq	r2, r0, lr, lsr fp
    4820:	strdeq	r2, [r0], -r8
    4824:	andeq	r3, r0, lr, ror #2
    4828:	andeq	r1, r0, ip, ror ip
    482c:	andeq	r3, r0, r6, lsr r1
    4830:	andeq	r1, r0, r4, asr #24
    4834:	andeq	r2, r0, r2, asr #19
    4838:	andeq	r2, r0, r4, lsr #19
    483c:	andeq	r3, r0, lr, lsl #2
    4840:	andeq	r1, r0, ip, lsl ip
    4844:	andeq	r3, r0, r0, lsl #2
    4848:	andeq	r1, r0, lr, lsl #24
    484c:	blmi	fe756ac4 <log_oom_internal@plt+0xfe7549bc>
    4850:	push	{r3, r4, r5, r6, sl, lr}
    4854:	strdlt	r4, [pc], r0
    4858:	strcs	r5, [r0], #-2243	; 0xfffff73d
    485c:	ldmdavs	fp, {r0, r2, r4, r9, sl, lr}
    4860:			; <UNDEFINED> instruction: 0xf04f930d
    4864:	stmib	sp, {r8, r9}^
    4868:	strls	r4, [ip], #-1034	; 0xfffffbf6
    486c:	bcs	29890 <log_oom_internal@plt+0x27788>
    4870:	adchi	pc, sp, r0
    4874:			; <UNDEFINED> instruction: 0xf0002900
    4878:	blmi	fe4e4b60 <log_oom_internal@plt+0xfe4e2a58>
    487c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4880:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4884:	bl	fffc2880 <log_oom_internal@plt+0xfffc0778>
    4888:	bmi	fe4576d0 <log_oom_internal@plt+0xfe4555c8>
    488c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4890:	stmib	sp, {r4, r7, r8, fp, lr}^
    4894:	blge	1d289c <log_oom_internal@plt+0x1d0794>
    4898:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    489c:	ldrbtmi	r4, [r9], #-2958	; 0xfffff472
    48a0:	ldrbtmi	r9, [fp], #-1027	; 0xfffffbfd
    48a4:	bl	fef428a0 <log_oom_internal@plt+0xfef40798>
    48a8:	blle	110c0c4 <log_oom_internal@plt+0x1109fbc>
    48ac:	cmncs	r1, fp, lsl #29
    48b0:	ldrbtmi	r9, [lr], #-2055	; 0xfffff7f9
    48b4:			; <UNDEFINED> instruction: 0xf7fd4632
    48b8:	vmlsne.f32	s28, s11, s20
    48bc:	stmibmi	r8, {r0, r3, r4, r6, r8, r9, fp, ip, lr, pc}
    48c0:	stmmi	r8, {r1, r5, r9, sl, lr}
    48c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    48c8:	b	febc28c4 <log_oom_internal@plt+0xfebc07bc>
    48cc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    48d0:	sbcshi	pc, pc, r0
    48d4:	tstcs	r1, r4, ror #4
    48d8:	b	ff2c28d4 <log_oom_internal@plt+0xff2c07cc>
    48dc:	beq	840d18 <log_oom_internal@plt+0x83ec10>
    48e0:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    48e4:	bleq	740a28 <log_oom_internal@plt+0x73e920>
    48e8:			; <UNDEFINED> instruction: 0xf000e00e
    48ec:	stcls	0, cr8, [r8, #-560]	; 0xfffffdd0
    48f0:	bls	24d4fc <log_oom_internal@plt+0x24b3f4>
    48f4:			; <UNDEFINED> instruction: 0x46382114
    48f8:	andlt	pc, r4, sp, asr #17
    48fc:			; <UNDEFINED> instruction: 0xf7fd9500
    4900:			; <UNDEFINED> instruction: 0x1e05eabe
    4904:	addhi	pc, ip, r0, asr #5
    4908:	ldrbmi	r9, [r3], -r7, lsl #16
    490c:	ldrtmi	r4, [r1], -sl, asr #12
    4910:			; <UNDEFINED> instruction: 0xf7fd9400
    4914:	vmlane.f64	d14, d5, d16
    4918:	andcs	sp, r0, r7, ror #21
    491c:	b	ac2918 <log_oom_internal@plt+0xac0810>
    4920:	svclt	0x00de2802
    4924:	rsclt	r4, sp, #-805306362	; 0xd0000006
    4928:	vhsub.u8	q2, q0, <illegal reg q14.5>
    492c:			; <UNDEFINED> instruction: 0x463880be
    4930:	b	ff84292c <log_oom_internal@plt+0xff840824>
    4934:	strtmi	lr, [r0], -r7
    4938:	b	742934 <log_oom_internal@plt+0x74082c>
    493c:	stcle	8, cr2, [pc], #-8	; 493c <log_oom_internal@plt+0x2834>
    4940:	sbclt	r4, r0, #104, 4	; 0x80000006
    4944:	stmdals	r7, {r0, r2, r6, r9, lr}
    4948:			; <UNDEFINED> instruction: 0xf7fdb108
    494c:	strbmi	lr, [r0], -r0, ror #21
    4950:	b	104294c <log_oom_internal@plt+0x1040844>
    4954:	blmi	16d72ec <log_oom_internal@plt+0x16d51e4>
    4958:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    495c:	blls	35e9cc <log_oom_internal@plt+0x35c8c4>
    4960:			; <UNDEFINED> instruction: 0xf04f405a
    4964:			; <UNDEFINED> instruction: 0xf0400300
    4968:	strtmi	r8, [r8], -r9, lsr #1
    496c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    4970:	qsub8mi	r8, r0, r0
    4974:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4978:	stclle	8, cr2, [r1, #8]!
    497c:			; <UNDEFINED> instruction: 0x4629485b
    4980:	mvncs	r4, #372736	; 0x5b000
    4984:	ldrbtmi	r4, [r8], #-3163	; 0xfffff3a5
    4988:			; <UNDEFINED> instruction: 0xf500447a
    498c:	ldrbtmi	r7, [ip], #-214	; 0xffffff2a
    4990:	stmib	sp, {r0, r1, r9, ip, sp}^
    4994:	andcs	r0, r3, r0, lsl #8
    4998:	bl	16c2994 <log_oom_internal@plt+0x16c088c>
    499c:	ldrb	r4, [r2, r5, lsl #12]
    49a0:	strbmi	r4, [r0], -r9, lsr #12
    49a4:	bl	7c29a0 <log_oom_internal@plt+0x7c0898>
    49a8:			; <UNDEFINED> instruction: 0x4e544a53
    49ac:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    49b0:			; <UNDEFINED> instruction: 0xf50223df
    49b4:	bmi	14a1d14 <log_oom_internal@plt+0x149fc0c>
    49b8:	strls	r4, [r0], #-1150	; 0xfffffb82
    49bc:			; <UNDEFINED> instruction: 0x9601447a
    49c0:	andcs	r9, r3, r2
    49c4:			; <UNDEFINED> instruction: 0xf7fd4402
    49c8:	strmi	lr, [r5], -r4, asr #22
    49cc:	mcrrmi	7, 11, lr, sp, cr11
    49d0:	bmi	1356218 <log_oom_internal@plt+0x1354110>
    49d4:	stmdbmi	sp, {r0, r4, r6, r7, r8, r9, sp}^
    49d8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    49dc:	ldrbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
    49e0:	andcc	r4, r3, #2030043136	; 0x79000000
    49e4:			; <UNDEFINED> instruction: 0xf7fd9400
    49e8:	mcrrmi	11, 2, lr, r9, cr14
    49ec:	bmi	1256214 <log_oom_internal@plt+0x125410c>
    49f0:	stmdbmi	r9, {r1, r4, r6, r7, r8, r9, sp}^
    49f4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    49f8:	ldrbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
    49fc:	andcc	r4, r3, #2030043136	; 0x79000000
    4a00:			; <UNDEFINED> instruction: 0xf7fd9400
    4a04:	stmdals	r7, {r5, r8, r9, fp, sp, lr, pc}
    4a08:	b	c2a04 <log_oom_internal@plt+0xc08fc>
    4a0c:	blle	8cc224 <log_oom_internal@plt+0x8ca11c>
    4a10:	ldrtmi	r4, [r8], -r2, asr #18
    4a14:			; <UNDEFINED> instruction: 0xf7ff4479
    4a18:			; <UNDEFINED> instruction: 0x4605fcf5
    4a1c:	str	r9, [r6, r5]
    4a20:			; <UNDEFINED> instruction: 0xf7fd2000
    4a24:	stmdacs	r2, {r3, r5, r7, r8, fp, sp, lr, pc}
    4a28:	rsbmi	fp, r8, #888	; 0x378
    4a2c:	submi	fp, r5, #192, 4
    4a30:	svcge	0x007df77f
    4a34:			; <UNDEFINED> instruction: 0x46294c3a
    4a38:	mvnscs	r4, #3801088	; 0x3a0000
    4a3c:	ldrbtmi	r4, [ip], #-2618	; 0xfffff5c6
    4a40:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4a44:	sbcsvc	pc, r6, r0, lsl #10
    4a48:	stmib	sp, {r0, r1, r9, ip, sp}^
    4a4c:	andcs	r0, r3, r0, lsl #8
    4a50:	b	fffc2a4c <log_oom_internal@plt+0xfffc0944>
    4a54:	strb	r4, [sl, -r5, lsl #12]!
    4a58:			; <UNDEFINED> instruction: 0xf7fd4628
    4a5c:	stmdacs	r2, {r2, r3, r7, r8, fp, sp, lr, pc}
    4a60:	rsbmi	fp, r5, #888	; 0x378
    4a64:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    4a68:	svcge	0x0061f77f
    4a6c:	strtmi	r4, [r1], -pc, lsr #20
    4a70:	mvnscs	r4, #3080192	; 0x2f0000
    4a74:	ldrbtmi	r4, [sl], #-3375	; 0xfffff2d1
    4a78:			; <UNDEFINED> instruction: 0xf5024478
    4a7c:	ldrbtmi	r7, [sp], #-726	; 0xfffffd2a
    4a80:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4a84:	andcs	r1, r3, r2, asr #25
    4a88:	b	ff8c2a84 <log_oom_internal@plt+0xff8c097c>
    4a8c:	andls	r4, r5, r5, lsl #12
    4a90:	blmi	a7e7cc <log_oom_internal@plt+0xa7c6c4>
    4a94:	stmdbmi	r9!, {r0, r1, r2, r5, r6, r7, r9, sp}
    4a98:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4a9c:	bicsvc	pc, r6, #12582912	; 0xc00000
    4aa0:			; <UNDEFINED> instruction: 0xf7fd3103
    4aa4:			; <UNDEFINED> instruction: 0x4605eb32
    4aa8:	stcmi	7, cr14, [r5], #-308	; 0xfffffecc
    4aac:	stmdami	r5!, {r0, r3, r5, r9, sl, lr}
    4ab0:	bmi	94da7c <log_oom_internal@plt+0x94b974>
    4ab4:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    4ab8:			; <UNDEFINED> instruction: 0xe7c3447a
    4abc:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ac0:			; <UNDEFINED> instruction: 0x000145b0
    4ac4:	andeq	r0, r0, r0, asr #3
    4ac8:	andeq	r4, r1, ip, lsr #15
    4acc:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4ad0:	andeq	r2, r0, r6, lsr #11
    4ad4:			; <UNDEFINED> instruction: 0x000025ba
    4ad8:	andeq	r2, r0, lr, ror r5
    4adc:	ldrdeq	r2, [r0], -r6
    4ae0:	andeq	r2, r0, ip, asr #19
    4ae4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4ae8:	andeq	r4, r1, r8, lsr #9
    4aec:	andeq	r2, r0, r6, lsr #30
    4af0:	andeq	r1, r0, r4, lsr sl
    4af4:			; <UNDEFINED> instruction: 0x000027b2
    4af8:	strdeq	r2, [r0], -lr
    4afc:			; <UNDEFINED> instruction: 0x000028b4
    4b00:	andeq	r1, r0, r0, lsl #20
    4b04:	ldrdeq	r2, [r0], -r4
    4b08:	andeq	r1, r0, r2, ror #19
    4b0c:	andeq	r2, r0, r4, lsr r4
    4b10:			; <UNDEFINED> instruction: 0x00002eb8
    4b14:	andeq	r1, r0, r6, asr #19
    4b18:	andeq	r2, r0, ip, lsl r4
    4b1c:	andeq	r2, r0, r8, lsl #17
    4b20:	strdeq	r2, [r0], -r6
    4b24:	andeq	r2, r0, ip, ror #28
    4b28:	andeq	r1, r0, sl, ror r9
    4b2c:	andeq	r2, r0, r6, lsr lr
    4b30:	andeq	r1, r0, r4, asr #18
    4b34:	andeq	r2, r0, r2, asr #13
    4b38:	andeq	r2, r0, r4, lsl lr
    4b3c:	andeq	r1, r0, r2, lsr #18
    4b40:	andeq	r2, r0, ip, lsl #13
    4b44:	strdeq	r2, [r0], -r6
    4b48:	andeq	r1, r0, r4, lsl #18
    4b4c:	svcmi	0x00f0e92d
    4b50:	stc	6, cr2, [sp, #-0]
    4b54:	ldrmi	r8, [r5], -r2, lsl #22
    4b58:	blmi	ffc96f24 <log_oom_internal@plt+0xffc94e1c>
    4b5c:	adclt	r4, r1, r8, ror r4
    4b60:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    4b64:			; <UNDEFINED> instruction: 0xf04f931f
    4b68:	stmib	sp, {r8, r9}^
    4b6c:			; <UNDEFINED> instruction: 0x961b6619
    4b70:	bcs	2a3bc <log_oom_internal@plt+0x282b4>
    4b74:	msrhi	CPSR_x, r0
    4b78:			; <UNDEFINED> instruction: 0xf0002900
    4b7c:	blmi	ffaa5038 <log_oom_internal@plt+0xffaa2f30>
    4b80:	strls	sl, [sp], #-3097	; 0xfffff3e7
    4b84:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4b88:	b	1f42b84 <log_oom_internal@plt+0x1f40a7c>
    4b8c:	bmi	ffa17b30 <log_oom_internal@plt+0xffa15a28>
    4b90:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4b94:	movwls	r4, #2535	; 0x9e7
    4b98:	movwls	sl, #11025	; 0x2b11
    4b9c:	blmi	ff995d8c <log_oom_internal@plt+0xff993c84>
    4ba0:	strls	r4, [r1], #-1145	; 0xfffffb87
    4ba4:			; <UNDEFINED> instruction: 0x9603447b
    4ba8:	b	ec2ba4 <log_oom_internal@plt+0xec0a9c>
    4bac:	vmull.p8	<illegal reg q8.5>, d0, d4
    4bb0:			; <UNDEFINED> instruction: 0xf8df80a2
    4bb4:	cmncs	r1, r8, lsl #7
    4bb8:	ldrbtmi	r9, [r8], #2065	; 0x811
    4bbc:			; <UNDEFINED> instruction: 0xf7fd4642
    4bc0:	vmlsne.f16	s28, s8, s12	; <UNPREDICTABLE>
    4bc4:	sbchi	pc, ip, r0, asr #5
    4bc8:	blmi	ff797744 <log_oom_internal@plt+0xff79563c>
    4bcc:	ldmibmi	lr, {r1, r3, r4, r5, r6, sl, lr}^
    4bd0:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    4bd4:	ldrbtmi	r4, [r9], #-2781	; 0xfffff523
    4bd8:	ldrbtmi	r4, [sl], #-2269	; 0xfffff723
    4bdc:	ldrbtmi	r9, [r8], #-1537	; 0xfffff9ff
    4be0:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4be4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4be8:	msrhi	SPSR_fsxc, r0
    4bec:	tstcs	r1, r4, ror #4
    4bf0:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bf4:	tstcs	r2, r4, ror #4
    4bf8:			; <UNDEFINED> instruction: 0xf7fd4648
    4bfc:	bmi	ff57f0ec <log_oom_internal@plt+0xff57cfe4>
    4c00:			; <UNDEFINED> instruction: 0xf10d49d5
    4c04:	blmi	ff54792c <log_oom_internal@plt+0xff545824>
    4c08:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4c0c:	ldrbtmi	r3, [fp], #-515	; 0xfffffdfd
    4c10:	beq	174104c <log_oom_internal@plt+0x173ef44>
    4c14:	mvnvc	pc, #12582912	; 0xc00000
    4c18:	bne	440440 <log_oom_internal@plt+0x43e338>
    4c1c:	cdp	3, 0, cr9, cr8, cr15, {0}
    4c20:	blge	50f668 <log_oom_internal@plt+0x50d560>
    4c24:	movwls	sl, #44828	; 0xaf1c
    4c28:	movwls	sl, #47893	; 0xbb15
    4c2c:	movwls	sl, #51990	; 0xcb16
    4c30:	strtmi	lr, [r0], -r4, lsr #32
    4c34:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c38:	stmdbls	r9, {r0, r1, r2, r4, r9, fp, ip, pc}
    4c3c:	ldclle	8, cr2, [sl], #-12
    4c40:			; <UNDEFINED> instruction: 0x6112e9dd
    4c44:			; <UNDEFINED> instruction: 0x3015e9dd
    4c48:	subsle	r2, r1, r0, lsl #18
    4c4c:	ldrcs	r9, [ip], #-262	; 0xfffffefa
    4c50:	movwls	r2, #16641	; 0x4101
    4c54:	tstcs	r4, #2
    4c58:	tstls	r5, r8, asr #12
    4c5c:	tstls	r1, r3, lsl #2
    4c60:	strls	r9, [r7], #-1536	; 0xfffffa00
    4c64:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c68:	vmlal.s8	q9, d0, d0
    4c6c:	ldmdals	r8, {r0, r1, r3, r5, r6, r7, pc}
    4c70:			; <UNDEFINED> instruction: 0xf7fdb108
    4c74:	ldrtmi	lr, [r8], -ip, asr #18
    4c78:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c7c:	strcs	r9, [r0], #-2826	; 0xfffff4f6
    4c80:	stmdbls	ip, {r0, r1, r3, r9, fp, ip, pc}
    4c84:	ldrbmi	r9, [fp], -r2, lsl #6
    4c88:	ldrbmi	r9, [r2], -r1, lsl #4
    4c8c:	strbmi	r9, [r1], -r0, lsl #2
    4c90:	stmib	sp, {r0, r4, fp, ip, pc}^
    4c94:	ldrls	r4, [lr], #-1052	; 0xfffffbe4
    4c98:	ldrls	r9, [r3], #-1048	; 0xfffffbe8
    4c9c:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ca0:	vmlal.s8	q9, d0, d0
    4ca4:			; <UNDEFINED> instruction: 0xf00080a7
    4ca8:	mcrmi	0, 5, r8, cr13, cr10, {5}
    4cac:	bmi	feb56554 <log_oom_internal@plt+0xfeb5444c>
    4cb0:	ldrbtmi	r4, [lr], #-2477	; 0xfffff653
    4cb4:	mrc	4, 0, r4, cr8, cr10, {3}
    4cb8:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    4cbc:	strls	r9, [r1, -r0, lsl #4]
    4cc0:			; <UNDEFINED> instruction: 0x9603aa18
    4cc4:	bls	5294d4 <log_oom_internal@plt+0x5273cc>
    4cc8:	svc	0x00eef7fc
    4ccc:	tstls	r9, r1, lsl #28
    4cd0:	ldmdals	r8, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, lr, pc}
    4cd4:			; <UNDEFINED> instruction: 0x4631aa13
    4cd8:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cdc:	vmlal.s8	q9, d0, d0
    4ce0:	ldmib	sp, {r8, pc}^
    4ce4:	bls	5dd134 <log_oom_internal@plt+0x5db02c>
    4ce8:			; <UNDEFINED> instruction: 0x3015e9dd
    4cec:			; <UNDEFINED> instruction: 0xd1ad2900
    4cf0:	ldrbtmi	r4, [r9], #-2462	; 0xfffff662
    4cf4:	ldrtmi	lr, [r0], -sl, lsr #15
    4cf8:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cfc:	mcrrle	8, 0, r2, r6, cr2
    4d00:	sbclt	r4, r0, #96, 4
    4d04:	ldmdals	r1, {r2, r6, r9, lr}
    4d08:			; <UNDEFINED> instruction: 0xf7fdb108
    4d0c:	stmdals	sp, {r8, fp, sp, lr, pc}
    4d10:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d14:	blmi	fe0d7774 <log_oom_internal@plt+0xfe0d566c>
    4d18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d1c:	blls	7ded8c <log_oom_internal@plt+0x7dcc84>
    4d20:			; <UNDEFINED> instruction: 0xf04f405a
    4d24:			; <UNDEFINED> instruction: 0xf0400300
    4d28:			; <UNDEFINED> instruction: 0x462080f8
    4d2c:	ldc	0, cr11, [sp], #132	; 0x84
    4d30:	pop	{r1, r8, r9, fp, pc}
    4d34:	shsub8mi	r8, r8, r0
    4d38:			; <UNDEFINED> instruction: 0xf7fd920e
    4d3c:	bls	3bf294 <log_oom_internal@plt+0x3bd18c>
    4d40:			; <UNDEFINED> instruction: 0x23b24c8c
    4d44:	andls	r9, r2, #147456	; 0x24000
    4d48:	mrc	4, 0, r4, cr8, cr12, {3}
    4d4c:	strls	r2, [r1], #-2704	; 0xfffff570
    4d50:	stmdals	pc, {r0, r1, ip, pc}	; <UNPREDICTABLE>
    4d54:	andcs	r9, r4, r0
    4d58:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d5c:			; <UNDEFINED> instruction: 0xe76f9a17
    4d60:			; <UNDEFINED> instruction: 0xf7fd4630
    4d64:	stmdacs	r2, {r3, fp, sp, lr, pc}
    4d68:	stmmi	r3, {r1, r3, r6, r7, r8, sl, fp, ip, lr, pc}
    4d6c:	bmi	fe0d65f8 <log_oom_internal@plt+0xfe0d44f0>
    4d70:	stcmi	3, cr2, [r3, #584]	; 0x248
    4d74:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4d78:	rscvc	pc, r4, r0, lsl #10
    4d7c:	andcc	r4, r3, #2097152000	; 0x7d000000
    4d80:	streq	lr, [r0, #-2509]	; 0xfffff633
    4d84:			; <UNDEFINED> instruction: 0xf7fd2003
    4d88:	strmi	lr, [r4], -r4, ror #18
    4d8c:			; <UNDEFINED> instruction: 0x4621e7bb
    4d90:			; <UNDEFINED> instruction: 0xf7fd980d
    4d94:	bmi	1eff23c <log_oom_internal@plt+0x1efd134>
    4d98:	ldclmi	6, cr4, [fp, #-132]!	; 0xffffff7c
    4d9c:	orrcs	r4, lr, #2046820352	; 0x7a000000
    4da0:	strbtvc	pc, [r4], #1282	; 0x502	; <UNPREDICTABLE>
    4da4:	strls	r4, [r0], #-2681	; 0xfffff587
    4da8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4dac:	andls	r9, r2, r1, lsl #10
    4db0:	strmi	r2, [r2], #-3
    4db4:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4db8:	str	r4, [r4, r4, lsl #12]!
    4dbc:			; <UNDEFINED> instruction: 0x46104c74
    4dc0:	orrcs	r4, r0, #116, 20	; 0x74000
    4dc4:	ldrbtmi	r4, [ip], #-2420	; 0xfffff68c
    4dc8:			; <UNDEFINED> instruction: 0xf504447a
    4dcc:	ldrbtmi	r7, [r9], #-1244	; 0xfffffb24
    4dd0:	strls	r3, [r0], #-515	; 0xfffffdfd
    4dd4:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4dd8:			; <UNDEFINED> instruction: 0x46084c70
    4ddc:	orrcs	r4, r1, #112, 20	; 0x70000
    4de0:	ldrbtmi	r4, [ip], #-2416	; 0xfffff690
    4de4:			; <UNDEFINED> instruction: 0xf504447a
    4de8:	ldrbtmi	r7, [r9], #-1244	; 0xfffffb24
    4dec:	strls	r3, [r0], #-515	; 0xfffffdfd
    4df0:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4df4:	strtmi	r4, [r0], -r6, lsl #12
    4df8:	svc	0x00bcf7fc
    4dfc:	svclt	0x00de2802
    4e00:	sbclt	r4, r0, #112, 4
    4e04:	sfmle	f4, 2, [lr], {68}	; 0x44
    4e08:	tstlt	r8, r8, lsl r8
    4e0c:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e10:			; <UNDEFINED> instruction: 0xf7fc4638
    4e14:	strbmi	lr, [r8], -r0, ror #31
    4e18:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e1c:	ldmdals	r8, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4e20:			; <UNDEFINED> instruction: 0xf7fdb108
    4e24:			; <UNDEFINED> instruction: 0x4638e874
    4e28:	svc	0x00d4f7fc
    4e2c:			; <UNDEFINED> instruction: 0xf7fc9811
    4e30:	mcrne	15, 0, lr, cr4, cr0, {7}
    4e34:	ldmdbmi	ip, {r2, r3, r4, r8, r9, fp, ip, lr, pc}^
    4e38:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4e3c:	blx	ff8c2e40 <log_oom_internal@plt+0xff8c0d38>
    4e40:	strb	r4, [r8, r4, lsl #12]!
    4e44:	andcs	r4, r0, r4, lsl #12
    4e48:	svc	0x0094f7fc
    4e4c:	svclt	0x00de2802
    4e50:	sbclt	r4, r0, #96, 4
    4e54:	lfmle	f4, 2, [r7, #272]	; 0x110
    4e58:			; <UNDEFINED> instruction: 0x46214854
    4e5c:	biccs	r4, r0, #84, 26	; 0x1500
    4e60:	ldrbtmi	r4, [r8], #-2644	; 0xfffff5ac
    4e64:			; <UNDEFINED> instruction: 0xf500447d
    4e68:	ldrbtmi	r7, [sl], #-228	; 0xffffff1c
    4e6c:	eor	r9, r5, r1, lsl #10
    4e70:			; <UNDEFINED> instruction: 0xf7fc2000
    4e74:	stmdacs	r2, {r7, r8, r9, sl, fp, sp, lr, pc}
    4e78:	rsbmi	fp, r4, #888	; 0x378
    4e7c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    4e80:	bmi	137c5ac <log_oom_internal@plt+0x137a4a4>
    4e84:	stmdami	sp, {r0, r5, r9, sl, lr}^
    4e88:	stclmi	3, cr2, [sp, #-788]	; 0xfffffcec
    4e8c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4e90:	rscvc	pc, r4, #8388608	; 0x800000
    4e94:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4e98:	cfstr64ne	mvdx2, [r2], {0}
    4e9c:			; <UNDEFINED> instruction: 0xf7fd2003
    4ea0:			; <UNDEFINED> instruction: 0x4604e8d8
    4ea4:	stmdami	r7, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4ea8:	bmi	11d6774 <log_oom_internal@plt+0x11d466c>
    4eac:	ldrbtmi	r2, [r8], #-932	; 0xfffffc5c
    4eb0:	ldrbtmi	r4, [sl], #-3142	; 0xfffff3ba
    4eb4:	rscvc	pc, r4, r0, lsl #10
    4eb8:	strls	r4, [r1], #-1148	; 0xfffffb84
    4ebc:	andcc	r9, r3, #0
    4ec0:			; <UNDEFINED> instruction: 0xf7fd2003
    4ec4:	strmi	lr, [r4], -r6, asr #17
    4ec8:	blmi	107ed48 <log_oom_internal@plt+0x107cc40>
    4ecc:	stmdbmi	r1, {r1, r2, r4, r7, r9, sp}^
    4ed0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4ed4:	mvnvc	pc, #12582912	; 0xc00000
    4ed8:			; <UNDEFINED> instruction: 0xf7fd3103
    4edc:			; <UNDEFINED> instruction: 0x4604e916
    4ee0:			; <UNDEFINED> instruction: 0x4606e711
    4ee4:			; <UNDEFINED> instruction: 0xf7fc4620
    4ee8:	stmdacs	r2, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    4eec:	rsbsmi	fp, r4, #888	; 0x378
    4ef0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    4ef4:	bmi	e3c51c <log_oom_internal@plt+0xe3a414>
    4ef8:	ldmdami	r8!, {r0, r4, r5, r9, sl, lr}
    4efc:	ldcmi	3, cr2, [r8], #-728	; 0xfffffd28
    4f00:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4f04:	rscvc	pc, r4, #8388608	; 0x800000
    4f08:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    4f0c:	cfstrdne	mvd2, [r2], {0}
    4f10:			; <UNDEFINED> instruction: 0xf7fd2003
    4f14:			; <UNDEFINED> instruction: 0x4604e89e
    4f18:			; <UNDEFINED> instruction: 0xf7fce776
    4f1c:	svclt	0x0000efb6
    4f20:	andeq	r4, r1, r4, lsr #5
    4f24:	andeq	r0, r0, r0, asr #3
    4f28:	andeq	r4, r1, r8, lsr #9
    4f2c:	andeq	r2, r0, r6, lsl r7
    4f30:	andeq	r2, r0, r4, lsr #5
    4f34:			; <UNDEFINED> instruction: 0x000022b8
    4f38:	andeq	r2, r0, ip, ror r2
    4f3c:	andeq	r2, r0, sl, lsl r7
    4f40:	andeq	r2, r0, r8, lsl r7
    4f44:	andeq	r1, r0, lr, ror #14
    4f48:	andeq	r2, r0, r2, asr #13
    4f4c:			; <UNDEFINED> instruction: 0x000026b6
    4f50:	strdeq	r2, [r0], -lr
    4f54:			; <UNDEFINED> instruction: 0x000017b4
    4f58:	andeq	r2, r0, lr, lsl #8
    4f5c:	muleq	r0, lr, ip
    4f60:	muleq	r0, r2, r8
    4f64:	andeq	r2, r0, r4, lsr r6
    4f68:	muleq	r0, lr, r1
    4f6c:			; <UNDEFINED> instruction: 0x000025b2
    4f70:	andeq	r4, r1, r8, ror #1
    4f74:	andeq	r2, r0, r4, lsr #11
    4f78:	andeq	r2, r0, r8, lsr fp
    4f7c:	andeq	r1, r0, r6, asr #12
    4f80:	andeq	r2, r0, r4, asr #7
    4f84:	andeq	r2, r0, r0, lsl fp
    4f88:	andeq	r2, r0, r0, lsl r5
    4f8c:	andeq	r1, r0, r2, lsl r6
    4f90:	andeq	r2, r0, r6, ror #21
    4f94:	strdeq	r1, [r0], -r4
    4f98:	andeq	r2, r0, r6, asr #32
    4f9c:	andeq	r2, r0, sl, asr #21
    4fa0:	ldrdeq	r1, [r0], -r8
    4fa4:	andeq	r2, r0, lr, lsr #32
    4fa8:	ldrdeq	r2, [r0], -sl
    4fac:	andeq	r2, r0, sl, asr #20
    4fb0:	ldrdeq	r2, [r0], -r0
    4fb4:	andeq	r1, r0, r2, asr r5
    4fb8:	andeq	r2, r0, r0, lsr #20
    4fbc:	andeq	r1, r0, lr, lsr #10
    4fc0:	andeq	r2, r0, ip, lsr #5
    4fc4:	strdeq	r2, [r0], -lr
    4fc8:	andeq	r1, r0, sl, lsl #10
    4fcc:	andeq	r2, r0, r8, lsl #5
    4fd0:	ldrdeq	r2, [r0], -ip
    4fd4:	andeq	r1, r0, sl, ror #9
    4fd8:	andeq	r2, r0, ip, lsr #19
    4fdc:			; <UNDEFINED> instruction: 0x000014ba
    4fe0:	andeq	r2, r0, r8, lsr r2
    4fe4:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    4fe8:	mrcvc	4, 0, r4, cr10, cr11, {3}
    4fec:	teqlt	r2, ip, lsl fp
    4ff0:	movwmi	r2, #16388	; 0x4004
    4ff4:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ff8:	sbceq	lr, r0, r4, asr #20
    4ffc:			; <UNDEFINED> instruction: 0xf7fcbd10
    5000:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5004:			; <UNDEFINED> instruction: 0xf7fcd0f4
    5008:	strdeq	lr, [r0], sl
    500c:			; <UNDEFINED> instruction: 0xf7fd4304
    5010:	b	113f148 <log_oom_internal@plt+0x113d040>
    5014:	ldclt	0, cr0, [r0, #-768]	; 0xfffffd00
    5018:	andeq	r4, r1, r4, asr #32
    501c:	mvnsmi	lr, sp, lsr #18
    5020:	blmi	16f1258 <log_oom_internal@plt+0x16ef150>
    5024:	andls	r2, r5, #0, 10
    5028:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    502c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5030:			; <UNDEFINED> instruction: 0xf04f930b
    5034:	stmib	sp, {r8, r9}^
    5038:	stmib	sp, {r0, r1, r2, r8, sl, ip, lr}^
    503c:	stmdacs	r0, {r0, r3, r8, sl, ip, lr}
    5040:	strmi	sp, [r8], pc, rrx
    5044:	rsbsle	r2, sl, r0, lsl #18
    5048:	strmi	sl, [r7], -r7, lsl #20
    504c:	svc	0x000af7fc
    5050:	svclt	0x00b81e04
    5054:	blle	a7087c <log_oom_internal@plt+0xa6e774>
    5058:	blcs	2bc7c <log_oom_internal@plt+0x29b74>
    505c:	ldmdavc	fp, {r1, r3, r4, r5, ip, lr, pc}
    5060:	eorsle	r2, r7, r0, lsl #22
    5064:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    5068:	vmlage.f32	s18, s16, s14
    506c:	ldmdacs	r2, {r2, r9, ip, pc}
    5070:			; <UNDEFINED> instruction: 0xf1a0bf88
    5074:			; <UNDEFINED> instruction: 0xf7ff0512
    5078:	blmi	1204f54 <log_oom_internal@plt+0x1202e4c>
    507c:	bls	116988 <log_oom_internal@plt+0x114880>
    5080:	strls	r4, [r0, #-1147]	; 0xfffffb85
    5084:	andls	r9, r1, r2, lsl #12
    5088:			; <UNDEFINED> instruction: 0xf7fc4638
    508c:			; <UNDEFINED> instruction: 0xf110ef52
    5090:			; <UNDEFINED> instruction: 0x46040f35
    5094:	stmdacs	r0, {r0, r5, ip, lr, pc}
    5098:	andcs	sp, r0, sp, lsl sl
    509c:	mcr	7, 3, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    50a0:	svclt	0x00de2802
    50a4:	rsclt	r4, r0, #100, 4	; 0x40000006
    50a8:	lfmle	f4, 2, [r7], {68}	; 0x44
    50ac:			; <UNDEFINED> instruction: 0xf7fc4630
    50b0:	stmdals	r7, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    50b4:	ldc	7, cr15, [ip, #1008]!	; 0x3f0
    50b8:	blmi	d579a0 <log_oom_internal@plt+0xd55898>
    50bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50c0:	blls	2df130 <log_oom_internal@plt+0x2dd028>
    50c4:			; <UNDEFINED> instruction: 0xf04f405a
    50c8:	cmple	pc, r0, lsl #6
    50cc:	andlt	r4, ip, r0, lsr #12
    50d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    50d4:	strcs	sl, [r0], #-3592	; 0xfffff1f8
    50d8:	blmi	c7f080 <log_oom_internal@plt+0xc7cf78>
    50dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    50e0:	rscsle	r2, r8, r1, lsl #22
    50e4:	stmdbls	r7, {r0, r1, r2, r3, r5, fp, lr}
    50e8:			; <UNDEFINED> instruction: 0xf7fc4478
    50ec:	stcls	13, cr14, [r5], {210}	; 0xd2
    50f0:	stfcsd	f3, [r0], {8}
    50f4:	stmdbls	r7, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    50f8:			; <UNDEFINED> instruction: 0xf7ff9104
    50fc:	stccs	15, cr15, [r0], {115}	; 0x73
    5100:	stmdbls	r4, {r0, r3, r5, r9, fp, lr}
    5104:	svclt	0x00d4462b
    5108:	strcs	r2, [r1], #-1024	; 0xfffffc00
    510c:	strls	r4, [r1], #-1146	; 0xfffffb86
    5110:	andls	r2, r2, r0, lsl #8
    5114:	andls	sl, r0, r5, lsl #16
    5118:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    511c:	svc	0x002cf7fc
    5120:	stcmi	7, cr14, [r3], #-784	; 0xfffffcf0
    5124:	teqne	sp, #64, 4	; <UNPREDICTABLE>
    5128:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
    512c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5130:	strbtvc	pc, [ip], #1284	; 0x504	; <UNPREDICTABLE>
    5134:	andcc	r4, r3, #2030043136	; 0x79000000
    5138:			; <UNDEFINED> instruction: 0xf7fc9400
    513c:	ldcmi	15, cr14, [pc], {132}	; 0x84
    5140:	bmi	7d6968 <log_oom_internal@plt+0x7d4860>
    5144:	orrsvc	pc, pc, #1325400064	; 0x4f000000
    5148:	ldrbtmi	r4, [ip], #-2334	; 0xfffff6e2
    514c:			; <UNDEFINED> instruction: 0xf504447a
    5150:	ldrbtmi	r7, [r9], #-1260	; 0xfffffb14
    5154:	strls	r3, [r0], #-515	; 0xfffffdfd
    5158:	svc	0x0074f7fc
    515c:	ldrtmi	r4, [r0], -r1, lsr #12
    5160:	svc	0x0040f7fc
    5164:			; <UNDEFINED> instruction: 0x46214a18
    5168:	ldrbtmi	r4, [sl], #-3352	; 0xfffff2e8
    516c:			; <UNDEFINED> instruction: 0x73adf44f
    5170:	ldrbtvc	pc, [r6], #1282	; 0x502	; <UNPREDICTABLE>
    5174:	strls	r4, [r0], #-2582	; 0xfffff5ea
    5178:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    517c:	andls	r9, r2, r1, lsl #10
    5180:	strmi	r2, [r2], #-3
    5184:	svc	0x0064f7fc
    5188:	str	r4, [pc, r4, lsl #12]
    518c:	mrc	7, 3, APSR_nzcv, cr12, cr12, {7}
    5190:	andeq	r0, r0, r0, asr #3
    5194:	ldrdeq	r3, [r1], -r6
    5198:	andeq	r2, r0, r8, lsr #5
    519c:	andeq	r3, r1, r4, asr #26
    51a0:	andeq	r3, r1, r0, asr pc
    51a4:	andeq	r2, r0, r8, asr #4
    51a8:	andeq	r2, r0, ip, lsl r2
    51ac:	andeq	r2, r0, r6, lsl r2
    51b0:	andeq	r2, r0, r0, lsl #15
    51b4:	andeq	r1, r0, lr, lsl #5
    51b8:	andeq	r1, r0, r0, ror #25
    51bc:	andeq	r2, r0, r2, ror #14
    51c0:	andeq	r1, r0, r0, ror r2
    51c4:	andeq	r2, r0, lr, asr #3
    51c8:	andeq	r2, r0, r2, asr #14
    51cc:	andeq	r2, r0, r4, asr #3
    51d0:	andeq	r1, r0, r2, asr #4
    51d4:	mvnsmi	lr, #737280	; 0xb4000
    51d8:	ldcmi	6, cr4, [r8, #576]	; 0x240
    51dc:	ldmibmi	r8, {r1, r3, r9, sl, lr}
    51e0:	ldrbtmi	fp, [sp], #-145	; 0xffffff6f
    51e4:	cfcpysge	mvf2, mvf9
    51e8:	strls	r9, [r3], -r0, lsl #8
    51ec:	svcge	0x000cab05
    51f0:	strls	r9, [r1, -r2, lsl #6]
    51f4:	blmi	fe4db3a0 <log_oom_internal@plt+0xfe4d9298>
    51f8:	tstls	pc, r9, lsl #16
    51fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5200:	ldrbtmi	r4, [fp], #-2449	; 0xfffff66f
    5204:	ldrbtmi	r6, [r9], #-116	; 0xffffff8c
    5208:	stmib	sp, {r2, r4, r5, r7, sp, lr}^
    520c:	strls	r4, [lr], #-1036	; 0xfffffbf4
    5210:	strls	r9, [r9], #-1029	; 0xfffffbfb
    5214:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5218:	vmull.p8	<illegal reg q8.5>, d0, d5
    521c:			; <UNDEFINED> instruction: 0xf89880c2
    5220:	blcs	11228 <log_oom_internal@plt+0xf120>
    5224:	adchi	pc, fp, r0, asr #32
    5228:	movwcs	r9, #6153	; 0x1809
    522c:	andcc	pc, r0, r8, lsl #17
    5230:			; <UNDEFINED> instruction: 0xf0002800
    5234:			; <UNDEFINED> instruction: 0xf7fc80ae
    5238:	blls	3007f8 <log_oom_internal@plt+0x2fe6f0>
    523c:	ldmdavs	fp, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
    5240:	stmibmi	r2, {r0, r1, r3, r4, r8, r9, ip, sp, pc}
    5244:	ldrbtmi	r2, [r9], #-1
    5248:	svc	0x004cf7fc
    524c:	biclt	r9, sp, fp, lsl #26
    5250:	ldrsbls	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    5254:			; <UNDEFINED> instruction: 0xf8df3d04
    5258:	ldrbtmi	r8, [r9], #508	; 0x1fc
    525c:			; <UNDEFINED> instruction: 0xf85544f8
    5260:	cmnlt	ip, r4, lsl #30
    5264:	strtmi	r9, [r0], -sl, lsl #18
    5268:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    526c:	stmdacs	r0, {r1, r5, r9, sl, lr}
    5270:	addshi	pc, r2, r0, asr #32
    5274:	andcs	r4, r1, r1, asr #12
    5278:	svc	0x0034f7fc
    527c:	svcmi	0x0004f855
    5280:	mvnle	r2, r0, lsl #24
    5284:			; <UNDEFINED> instruction: 0xf7fc200a
    5288:	blmi	1d007f0 <log_oom_internal@plt+0x1cfe6e8>
    528c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5290:	strcs	fp, [r0], #-492	; 0xfffffe14
    5294:			; <UNDEFINED> instruction: 0xf7fc980b
    5298:	stmdals	r5, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    529c:	movwls	r2, #37632	; 0x9300
    52a0:	movwcc	lr, #6598	; 0x19c6
    52a4:			; <UNDEFINED> instruction: 0xf7fcb108
    52a8:			; <UNDEFINED> instruction: 0x4638ee32
    52ac:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    52b0:	blmi	18d7c60 <log_oom_internal@plt+0x18d5b58>
    52b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    52b8:	blls	3df328 <log_oom_internal@plt+0x3dd220>
    52bc:			; <UNDEFINED> instruction: 0xf04f405a
    52c0:			; <UNDEFINED> instruction: 0xf0400300
    52c4:			; <UNDEFINED> instruction: 0x462080b9
    52c8:	pop	{r0, r4, ip, sp, pc}
    52cc:			; <UNDEFINED> instruction: 0xf7fc83f0
    52d0:	ldmdacs	r5, {r6, r8, sl, fp, sp, lr, pc}
    52d4:	vmax.s8	d20, d0, d3
    52d8:	stmdami	r1!, {r3, r7, pc}^
    52dc:	ldreq	pc, [r5, #-419]	; 0xfffffe5d
    52e0:			; <UNDEFINED> instruction: 0xf7fc4478
    52e4:			; <UNDEFINED> instruction: 0xf8dded18
    52e8:			; <UNDEFINED> instruction: 0xf7ff8024
    52ec:	stmib	sp, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    52f0:	strls	r4, [r8], #-1030	; 0xfffffbfa
    52f4:			; <UNDEFINED> instruction: 0xf1b84681
    52f8:			; <UNDEFINED> instruction: 0xf0000f00
    52fc:			; <UNDEFINED> instruction: 0xf8988086
    5300:	ldmdblt	r3, {ip, sp}
    5304:	ldrsbhi	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5308:	stmdage	r6, {r3, r4, r5, r6, r7, sl, lr}
    530c:	stcl	7, cr15, [r6], {252}	; 0xfc
    5310:	blle	b8f318 <log_oom_internal@plt+0xb8d210>
    5314:			; <UNDEFINED> instruction: 0xf7fc9806
    5318:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    531c:	ldmdbmi	r2, {r0, r3, r5, r8, r9, fp, ip, lr, pc}^
    5320:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5324:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5328:	strbmi	r9, [r1], -r6, lsl #22
    532c:	stmdbmi	pc, {r3, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    5330:			; <UNDEFINED> instruction: 0x46184479
    5334:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    5338:	blle	68f340 <log_oom_internal@plt+0x68d238>
    533c:			; <UNDEFINED> instruction: 0xf7fc9806
    5340:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    5344:	stmdals	r6, {r0, r2, r4, r8, r9, fp, ip, lr, pc}
    5348:			; <UNDEFINED> instruction: 0xf7fca907
    534c:	tstlt	r0, ip, asr sp
    5350:	blcs	2bf74 <log_oom_internal@plt+0x29e6c>
    5354:	andcs	sp, r2, sp, asr r1
    5358:			; <UNDEFINED> instruction: 0xf7fc4d45
    535c:	bmi	1180a04 <log_oom_internal@plt+0x117e8fc>
    5360:	ldrbtmi	r4, [sp], #-2373	; 0xfffff6bb
    5364:	strls	r4, [r0, #-1146]	; 0xfffffb86
    5368:			; <UNDEFINED> instruction: 0x46034479
    536c:			; <UNDEFINED> instruction: 0xf7fc2001
    5370:	stmdals	r6, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    5374:	addle	r2, sp, r0, lsl #16
    5378:	mrc	7, 4, APSR_nzcv, cr0, cr12, {7}
    537c:	andcs	lr, sl, sl, lsl #15
    5380:	ldcl	7, cr15, [sl], {252}	; 0xfc
    5384:	movwcs	r9, #6153	; 0x1809
    5388:	andcc	pc, r0, r8, lsl #17
    538c:			; <UNDEFINED> instruction: 0xf47f2800
    5390:	ldmdami	sl!, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
    5394:	smlsldx	r4, lr, r8, r4
    5398:	andcs	r4, r1, r9, asr #12
    539c:	mcr	7, 5, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    53a0:			; <UNDEFINED> instruction: 0x4620e75d
    53a4:	stcl	7, cr15, [r6], #1008	; 0x3f0
    53a8:	svclt	0x00de2802
    53ac:	rsclt	r4, r4, #108, 4	; 0xc0000006
    53b0:			; <UNDEFINED> instruction: 0xf77f4264
    53b4:	strtmi	sl, [r9], -pc, ror #30
    53b8:			; <UNDEFINED> instruction: 0xf7fc4638
    53bc:	bmi	c40c14 <log_oom_internal@plt+0xc3eb0c>
    53c0:	ldrdgt	pc, [r0], #143	; 0x8f
    53c4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    53c8:			; <UNDEFINED> instruction: 0x23b7f240
    53cc:	strvc	pc, [r0], #-1282	; 0xfffffafe
    53d0:	ldrbtmi	r4, [ip], #2605	; 0xa2d
    53d4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    53d8:	andgt	pc, r4, sp, asr #17
    53dc:	andcs	r9, r3, r2
    53e0:			; <UNDEFINED> instruction: 0xf7fc4402
    53e4:			; <UNDEFINED> instruction: 0x4604ee36
    53e8:	stmdami	r8!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
    53ec:			; <UNDEFINED> instruction: 0xf7fc4478
    53f0:			; <UNDEFINED> instruction: 0xf8ddec92
    53f4:			; <UNDEFINED> instruction: 0xf7ff8024
    53f8:	stmib	sp, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    53fc:	strls	r4, [r8], #-1030	; 0xfffffbfa
    5400:			; <UNDEFINED> instruction: 0xf7fc4681
    5404:	strmi	lr, [r5], -r6, lsr #25
    5408:			; <UNDEFINED> instruction: 0xf8dfe775
    540c:	ldrbtmi	r8, [r8], #132	; 0x84
    5410:			; <UNDEFINED> instruction: 0xf8dfe77b
    5414:	strmi	lr, [r1], -r0, lsl #1
    5418:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    541c:	ldrbtmi	sl, [lr], #2568	; 0xa08
    5420:	ldrbtmi	r4, [ip], #1600	; 0x640
    5424:	andls	pc, ip, sp, asr #17
    5428:			; <UNDEFINED> instruction: 0xf8cd9502
    542c:			; <UNDEFINED> instruction: 0xf8cde004
    5430:			; <UNDEFINED> instruction: 0xf7fdc000
    5434:	ldr	pc, [ip, pc, ror #19]
    5438:	stc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    543c:	andeq	r3, r1, lr, lsl ip
    5440:	andeq	r0, r0, r0, asr #3
    5444:	ldrdeq	r3, [r1], -sl
    5448:	andeq	r1, r0, r2, asr ip
    544c:	andeq	r2, r0, r6, asr r1
    5450:	andeq	r1, r0, lr, ror #25
    5454:	andeq	r2, r0, r0, lsr #2
    5458:	andeq	r3, r1, r0, lsr #27
    545c:	andeq	r3, r1, ip, asr #22
    5460:	andeq	r2, r0, r4, lsr #1
    5464:	strdeq	r0, [r0], -ip
    5468:	andeq	r0, r0, r2, ror #31
    546c:	andeq	r1, r0, r0, lsl r0
    5470:	andeq	r2, r0, r2, lsr r0
    5474:	andeq	r1, r0, r4, asr #31
    5478:	andeq	r1, r0, r8, lsl r0
    547c:	andeq	r1, r0, r0, lsl pc
    5480:	andeq	r2, r0, r6, ror #9
    5484:	andeq	r1, r0, sl, lsl #31
    5488:	andeq	r0, r0, r6, ror #31
    548c:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    5490:	strdeq	r0, [r0], -r6
    5494:	andeq	r1, r0, sl, lsl #30
    5498:	andeq	r1, r0, lr, ror #30
    549c:	svcmi	0x00f0e92d
    54a0:	ldmdbmi	lr!, {r0, r2, r3, r9, sl, lr}^
    54a4:	blmi	1fb16f8 <log_oom_internal@plt+0x1faf5f0>
    54a8:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
    54ac:	stmiapl	fp, {r0, r1, r2, ip, pc}^
    54b0:	tstls	r1, #1769472	; 0x1b0000
    54b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    54b8:			; <UNDEFINED> instruction: 0xf88d2300
    54bc:	bcs	11580 <log_oom_internal@plt+0xf478>
    54c0:	adchi	pc, sp, r0
    54c4:			; <UNDEFINED> instruction: 0xf0002d00
    54c8:	ldmdbmi	r6!, {r0, r1, r2, r3, r4, r5, r7, pc}^
    54cc:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    54d0:	ldcl	7, cr15, [r2], #1008	; 0x3f0
    54d4:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    54d8:	strmi	r9, [r4], -r8
    54dc:			; <UNDEFINED> instruction: 0xf7fc6818
    54e0:	blls	200c30 <log_oom_internal@plt+0x1feb28>
    54e4:	vldrle	d18, [sl, #-4]
    54e8:	ldrdlt	pc, [r0, #143]	; 0x8f
    54ec:			; <UNDEFINED> instruction: 0xf8dfab0d
    54f0:			; <UNDEFINED> instruction: 0xf10da1c0
    54f4:			; <UNDEFINED> instruction: 0xf8df0838
    54f8:	ldrbtmi	r9, [fp], #444	; 0x1bc
    54fc:			; <UNDEFINED> instruction: 0x270144fa
    5500:	movwls	r4, #38137	; 0x94f9
    5504:	and	r9, pc, r6, lsl #10
    5508:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    550c:	stmdacs	r0, {r0, r2, r3, r8, r9, fp, ip, pc}
    5510:	tstlt	r3, ip, lsr fp
    5514:			; <UNDEFINED> instruction: 0xf7fc4618
    5518:			; <UNDEFINED> instruction: 0x4640ecfa
    551c:			; <UNDEFINED> instruction: 0xf7fc3701
    5520:	blls	200690 <log_oom_internal@plt+0x1fe588>
    5524:	ldrhle	r4, [r2], #-43	; 0xffffffd5
    5528:	ldrbmi	r9, [r2], -r6, lsl #22
    552c:	strbmi	r9, [r9], -r9, lsl #26
    5530:			; <UNDEFINED> instruction: 0xf8534c61
    5534:			; <UNDEFINED> instruction: 0xf8df0f04
    5538:	ldrbtmi	ip, [ip], #-388	; 0xfffffe7c
    553c:	strhi	lr, [r1, #-2509]	; 0xfffff633
    5540:	movwls	r4, #25852	; 0x64fc
    5544:	ldrbmi	r9, [fp], -r4
    5548:	ldrtmi	r9, [r0], -r3, lsl #8
    554c:	andgt	pc, r0, sp, asr #17
    5550:	stmib	sp, {sl, sp}^
    5554:	ldrls	r4, [r0], #-1038	; 0xfffffbf2
    5558:	strmi	lr, [ip], #-2509	; 0xfffff633
    555c:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5560:	blle	d8f568 <log_oom_internal@plt+0xd8d460>
    5564:	bge	317ac4 <log_oom_internal@plt+0x3159bc>
    5568:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    556c:	ldcl	7, cr15, [r2], #1008	; 0x3f0
    5570:	blle	e8f578 <log_oom_internal@plt+0xe8d470>
    5574:			; <UNDEFINED> instruction: 0xf10d9b08
    5578:	stmdbls	ip, {r0, r1, r2, r3, r5, r9}
    557c:	blcs	16e44 <log_oom_internal@plt+0x14d3c>
    5580:			; <UNDEFINED> instruction: 0xf7fed1c2
    5584:	blls	384698 <log_oom_internal@plt+0x382590>
    5588:	ble	ff08f590 <log_oom_internal@plt+0xff08d488>
    558c:	ldrmi	r4, [r8], -r4, lsl #12
    5590:			; <UNDEFINED> instruction: 0xf7fcb108
    5594:			; <UNDEFINED> instruction: 0x4640ecbc
    5598:	ldc	7, cr15, [ip], {252}	; 0xfc
    559c:			; <UNDEFINED> instruction: 0xf10de009
    55a0:	ldrtmi	r0, [r0], -pc, lsr #4
    55a4:	suble	r2, r9, r0, lsl #24
    55a8:	ldrbtmi	r4, [r9], #-2374	; 0xfffff6ba
    55ac:	mrc2	7, 0, pc, cr2, cr15, {7}
    55b0:	bmi	1156dc8 <log_oom_internal@plt+0x1154cc0>
    55b4:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    55b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55bc:	subsmi	r9, sl, r1, lsl fp
    55c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55c4:	strtmi	sp, [r0], -r7, ror #2
    55c8:	pop	{r0, r1, r4, ip, sp, pc}
    55cc:	strcs	r8, [r0], #-4080	; 0xfffff010
    55d0:	andls	lr, r6, pc, ror #15
    55d4:			; <UNDEFINED> instruction: 0xf7fc4620
    55d8:	stmdbls	r6, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    55dc:	mcrrle	8, 0, r2, r2, cr2
    55e0:	stmdals	sp, {r2, r3, r6, r9, lr}
    55e4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    55e8:	ldrdls	lr, [r6], -r2
    55ec:			; <UNDEFINED> instruction: 0xf7fc4620
    55f0:	stmdbls	r6, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    55f4:	ldclle	8, cr2, [r3, #8]!
    55f8:	vtst.8	d20, d0, d20
    55fc:	bmi	d12528 <log_oom_internal@plt+0xd10420>
    5600:	ldrbtmi	r4, [r8], #-3124	; 0xfffff3cc
    5604:			; <UNDEFINED> instruction: 0xf500447a
    5608:	ldrbtmi	r7, [ip], #-9
    560c:	stmib	sp, {r0, r1, r9, ip, sp}^
    5610:	andcs	r0, r3, r0, lsl #8
    5614:	ldc	7, cr15, [ip, #-1008]	; 0xfffffc10
    5618:	stmdals	sp, {r2, r9, sl, lr}
    561c:	stcmi	7, cr14, [lr], #-736	; 0xfffffd20
    5620:	bmi	b96e68 <log_oom_internal@plt+0xb94d60>
    5624:	msrvc	SPSR_fx, #1325400064	; 0x4f000000
    5628:	ldrbtmi	r4, [ip], #-2349	; 0xfffff6d3
    562c:			; <UNDEFINED> instruction: 0xf504447a
    5630:	ldrbtmi	r7, [r9], #-1030	; 0xfffffbfa
    5634:	strls	r3, [r0], #-515	; 0xfffffdfd
    5638:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    563c:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    5640:	blx	ff943642 <log_oom_internal@plt+0xff94153a>
    5644:	ldr	r4, [r4, r4, lsl #12]!
    5648:	strtmi	r4, [r8], -r7, lsr #24
    564c:	vpmax.s8	d20, d0, d23
    5650:	stmdbmi	r7!, {r0, r3, r5, r7, r8, r9, ip, sp}
    5654:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5658:	strvc	pc, [r6], #-1284	; 0xfffffafc
    565c:	andcc	r4, r3, #2030043136	; 0x79000000
    5660:			; <UNDEFINED> instruction: 0xf7fc9400
    5664:			; <UNDEFINED> instruction: 0x4640ecf0
    5668:			; <UNDEFINED> instruction: 0xf7fc4d22
    566c:	bmi	8c0964 <log_oom_internal@plt+0x8be85c>
    5670:	ldrbtmi	r9, [sp], #-2310	; 0xfffff6fa
    5674:	vqshl.s8	q10, q13, q0
    5678:			; <UNDEFINED> instruction: 0xf50233c5
    567c:	bmi	7e26a8 <log_oom_internal@plt+0x7e05a0>
    5680:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    5684:	andls	r9, r2, r1, lsl #10
    5688:	strmi	r2, [r2], #-3
    568c:	stcl	7, cr15, [r0], #1008	; 0x3f0
    5690:	stmdals	sp, {r2, r9, sl, lr}
    5694:			; <UNDEFINED> instruction: 0xf7fce77c
    5698:	svclt	0x0000ebf8
    569c:	andeq	r3, r1, r6, asr r9
    56a0:	andeq	r0, r0, r0, asr #3
    56a4:	strdeq	r2, [r0], -lr
    56a8:	andeq	r3, r1, r6, asr fp
    56ac:	andeq	r1, r0, r6, lsr #18
    56b0:	andeq	r1, r0, r4, asr #18
    56b4:	andeq	r1, r0, r8, asr r9
    56b8:	andeq	r2, r0, sl
    56bc:	andeq	r1, r0, ip, lsl #29
    56c0:	andeq	r1, r0, lr, asr lr
    56c4:	strdeq	r1, [r0], -lr
    56c8:	andeq	r3, r1, sl, asr #16
    56cc:	andeq	r2, r0, sl, lsr #5
    56d0:			; <UNDEFINED> instruction: 0x00000db8
    56d4:	andeq	r1, r0, r6, lsr fp
    56d8:	andeq	r2, r0, r2, lsl #5
    56dc:	muleq	r0, r0, sp
    56e0:	andeq	r1, r0, r2, ror #15
    56e4:	andeq	r1, r0, r2, lsl #16
    56e8:	andeq	r2, r0, r8, asr r2
    56ec:	andeq	r0, r0, r6, ror #26
    56f0:			; <UNDEFINED> instruction: 0x000017bc
    56f4:	andeq	r1, r0, r2, ror #26
    56f8:	andeq	r2, r0, r8, lsr r2
    56fc:	andeq	r0, r0, sl, lsr sp
    5700:	rsbgt	pc, r4, #14614528	; 0xdf0000
    5704:	push	{r0, r3, r4, r7, r8, r9, fp, lr}
    5708:	ldrbtmi	r4, [ip], #4080	; 0xff0
    570c:	strcs	fp, [r0], -r9, ror #1
    5710:			; <UNDEFINED> instruction: 0xf85cac10
    5714:	stcge	0, cr3, [sp, #-12]
    5718:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    571c:	strmi	r4, [r7], -sl, lsl #13
    5720:			; <UNDEFINED> instruction: 0x46914631
    5724:	eorscs	r4, r0, #32, 12	; 0x2000000
    5728:	cmnls	r7, #1769472	; 0x1b0000
    572c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5730:	strvs	lr, [r0], -r5, asr #19
    5734:			; <UNDEFINED> instruction: 0xf8c860ae
    5738:			; <UNDEFINED> instruction: 0xf7fc6000
    573c:	blmi	fe340384 <log_oom_internal@plt+0xfe33e27c>
    5740:	tstls	r0, r2, lsl #2
    5744:	stmibmi	fp, {r1, r4, r6, r9, sl, lr}
    5748:	movtcc	r4, #1147	; 0x47b
    574c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5750:			; <UNDEFINED> instruction: 0xf8cd9403
    5754:	strls	r8, [r1, #-8]
    5758:	bl	1843750 <log_oom_internal@plt+0x1841648>
    575c:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    5760:			; <UNDEFINED> instruction: 0xf1b0930a
    5764:	vmlsl.s8	q8, d0, d0
    5768:			; <UNDEFINED> instruction: 0xf89980d4
    576c:	blcs	11774 <log_oom_internal@plt+0xf66c>
    5770:	sbchi	pc, r8, r0, asr #32
    5774:	andcs	r6, r1, r2, lsr #17
    5778:			; <UNDEFINED> instruction: 0xf8896823
    577c:	bcs	5784 <log_oom_internal@plt+0x367c>
    5780:	rschi	pc, r9, r0
    5784:	ldrbtmi	r4, [r9], #-2429	; 0xfffff683
    5788:	stc	7, cr15, [ip], #1008	; 0x3f0
    578c:	movwcs	lr, #18900	; 0x49d4
    5790:	orrvc	pc, r0, pc, asr #8
    5794:			; <UNDEFINED> instruction: 0xf7fca827
    5798:	ldmib	r4, {r1, r4, r8, r9, fp, sp, lr, pc}^
    579c:			; <UNDEFINED> instruction: 0x21262304
    57a0:	ldmdage	sp, {r1, r2, r9, sl, lr}
    57a4:	bl	fe3c379c <log_oom_internal@plt+0xfe3c1694>
    57a8:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx2
    57ac:	adchi	pc, r1, r0
    57b0:			; <UNDEFINED> instruction: 0x46334973
    57b4:	ldrbtmi	r2, [r9], #-1
    57b8:	ldc	7, cr15, [r4], {252}	; 0xfc
    57bc:	teqlt	r2, r2, lsr #20
    57c0:			; <UNDEFINED> instruction: 0xb1237813
    57c4:	andcs	r4, r1, pc, ror #18
    57c8:			; <UNDEFINED> instruction: 0xf7fc4479
    57cc:	bvs	1900a04 <log_oom_internal@plt+0x18fe8fc>
    57d0:	ldmdavs	fp, {r0, r1, r5, r6, r8, r9, ip, sp, pc}
    57d4:	stmdbmi	ip!, {r0, r1, r4, r6, r8, r9, ip, sp, pc}^
    57d8:	ldrbtmi	r2, [r9], #-1
    57dc:	stc	7, cr15, [r2], {252}	; 0xfc
    57e0:	movwlt	r6, #27238	; 0x6a66
    57e4:	ldrdge	pc, [r4, pc]!	; <UNPREDICTABLE>
    57e8:			; <UNDEFINED> instruction: 0xf8df3e04
    57ec:	ldrbtmi	fp, [sl], #420	; 0x1a4
    57f0:	ldrdls	pc, [r0, pc]!	; <UNPREDICTABLE>
    57f4:	ldrbtmi	r9, [fp], #1291	; 0x50b
    57f8:	ldrbtmi	r4, [r9], #1621	; 0x655
    57fc:			; <UNDEFINED> instruction: 0xe00d46b2
    5800:	ldrtmi	r6, [r0], -r1, lsr #21
    5804:	b	1a437fc <log_oom_internal@plt+0x1a416f4>
    5808:			; <UNDEFINED> instruction: 0x46494633
    580c:			; <UNDEFINED> instruction: 0xf04f2800
    5810:	svclt	0x000c0001
    5814:			; <UNDEFINED> instruction: 0x462a465a
    5818:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    581c:	svcvs	0x0004f85a
    5820:	mvnle	r2, r0, lsl #28
    5824:	andcs	r9, sl, fp, lsl #26
    5828:	b	fe1c3820 <log_oom_internal@plt+0xfe1c1718>
    582c:	blcs	23cc0 <log_oom_internal@plt+0x21bb8>
    5830:	bmi	1679de8 <log_oom_internal@plt+0x1677ce0>
    5834:	ldmdbmi	r9, {r1, r3, r4, r5, r6, sl, lr}^
    5838:	ldrbtmi	r2, [r9], #-1
    583c:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    5840:	ldrmi	r6, [r6], -r2, ror #21
    5844:	eorsle	r2, r6, r0, lsl #20
    5848:			; <UNDEFINED> instruction: 0xf04f4955
    584c:	andcs	r0, r1, r0, lsl #18
    5850:			; <UNDEFINED> instruction: 0xf7fc4479
    5854:	bvs	ff88097c <log_oom_internal@plt+0xff87e874>
    5858:			; <UNDEFINED> instruction: 0x464a4638
    585c:	blx	ff7c3862 <log_oom_internal@plt+0xff7c175a>
    5860:	ldmdbmi	r0, {r1, r3, fp, ip, pc}^
    5864:	bmi	14585ac <log_oom_internal@plt+0x14564a4>
    5868:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    586c:	ldmib	r4, {r1, r3, r4, r5, r6, sl, lr}^
    5870:	ldmdbvs	fp, {r1, r2, r8, r9, sl, sp, lr}^
    5874:	ldrdge	pc, [r0], -r1
    5878:			; <UNDEFINED> instruction: 0xf8d26ae1
    587c:	movwls	fp, #45084	; 0xb01c
    5880:			; <UNDEFINED> instruction: 0xf7ff910a
    5884:	stmib	sp, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    5888:	strcs	r6, [r1, -r2, lsl #14]
    588c:	strbmi	r9, [lr], -fp, lsl #22
    5890:			; <UNDEFINED> instruction: 0xf8cd990a
    5894:			; <UNDEFINED> instruction: 0xf8cdb010
    5898:			; <UNDEFINED> instruction: 0xf8cd9024
    589c:			; <UNDEFINED> instruction: 0xf8cd9014
    58a0:	stmib	sp, {ip, pc}^
    58a4:	strmi	r7, [r2], -r7, lsl #14
    58a8:			; <UNDEFINED> instruction: 0xf0424650
    58ac:	andls	r0, r6, #32, 4
    58b0:			; <UNDEFINED> instruction: 0xf7fc464a
    58b4:	bvs	18408ec <log_oom_internal@plt+0x183e7e4>
    58b8:	bl	ff4c38b0 <log_oom_internal@plt+0xff4c17a8>
    58bc:	eorscs	r4, r0, #32, 12	; 0x2000000
    58c0:			; <UNDEFINED> instruction: 0xf7fc2100
    58c4:			; <UNDEFINED> instruction: 0xf8d8ea4c
    58c8:	mrslt	r0, (UNDEF: 8)
    58cc:	bl	7c38c4 <log_oom_internal@plt+0x7c17bc>
    58d0:			; <UNDEFINED> instruction: 0xf7fc4628
    58d4:	bmi	dc02dc <log_oom_internal@plt+0xdbe1d4>
    58d8:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    58dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    58e0:	subsmi	r9, sl, r7, ror #22
    58e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    58e8:			; <UNDEFINED> instruction: 0x4630d13b
    58ec:	pop	{r0, r3, r5, r6, ip, sp, pc}
    58f0:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    58f4:	svcge	0x0062f43f
    58f8:	andcs	r4, r1, lr, lsr #18
    58fc:			; <UNDEFINED> instruction: 0xf7fc4479
    5900:	smmlsr	fp, r2, fp, lr
    5904:			; <UNDEFINED> instruction: 0xf7fc200a
    5908:			; <UNDEFINED> instruction: 0xe733ea18
    590c:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    5910:			; <UNDEFINED> instruction: 0x4630e791
    5914:	b	bc390c <log_oom_internal@plt+0xbc1804>
    5918:	svclt	0x00de2802
    591c:	andeq	pc, r0, sl, asr #3
    5920:	subsmi	fp, r6, #536870924	; 0x2000000c
    5924:	ldrbmi	sp, [r1], -r7, asr #27
    5928:			; <UNDEFINED> instruction: 0xf7fc4628
    592c:	bmi	9006a4 <log_oom_internal@plt+0x8fe59c>
    5930:	ldrbmi	r4, [r1], -r3, lsr #30
    5934:	vst3.16	{d20-d22}, [pc :256], sl
    5938:			; <UNDEFINED> instruction: 0xf502731b
    593c:	bmi	863174 <log_oom_internal@plt+0x86106c>
    5940:	ldrbtmi	r9, [pc], #-1536	; 5948 <log_oom_internal@plt+0x3840>
    5944:	smlsdxls	r1, sl, r4, r4
    5948:	andcs	r9, r3, r2
    594c:			; <UNDEFINED> instruction: 0xf7fc4402
    5950:	strmi	lr, [r6], -r0, lsl #23
    5954:	ldmdbmi	ip, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5958:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    595c:	bl	ff0c3954 <log_oom_internal@plt+0xff0c184c>
    5960:			; <UNDEFINED> instruction: 0xf7fce714
    5964:	svclt	0x0000ea92
    5968:	strdeq	r3, [r1], -r6
    596c:	andeq	r0, r0, r0, asr #3
    5970:	muleq	r1, r4, r0
    5974:	andeq	r1, r0, sl, lsl #14
    5978:	andeq	r3, r1, r2, lsr #13
    597c:	andeq	r1, r0, r2, ror ip
    5980:	andeq	r1, r0, r2, asr ip
    5984:	andeq	r1, r0, ip, lsl #25
    5988:	andeq	r1, r0, r2, asr #23
    598c:	andeq	r1, r0, r2, lsl ip
    5990:	strdeq	r1, [r0], -r6
    5994:	andeq	r1, r0, r2, lsr ip
    5998:	andeq	r1, r0, r0, asr #23
    599c:	strdeq	r1, [r0], -sl
    59a0:	strdeq	r1, [r0], -r4
    59a4:	andeq	r0, r0, r0, ror #3
    59a8:	andeq	r3, r1, r2, asr #15
    59ac:	muleq	r1, r4, r7
    59b0:	andeq	r3, r1, r6, lsr #10
    59b4:	andeq	r1, r0, r0, lsr #22
    59b8:	andeq	r1, r0, r2, ror #21
    59bc:	andeq	r1, r0, r8, ror pc
    59c0:	andeq	r1, r0, sl, lsl sl
    59c4:	andeq	r0, r0, r8, ror sl
    59c8:	andeq	r1, r0, sl, lsr #21
    59cc:	svcmi	0x00f0e92d
    59d0:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    59d4:	ldrmi	r8, [r6], -r2, lsl #22
    59d8:	blmi	fe3d8018 <log_oom_internal@plt+0xfe3d5f10>
    59dc:	addslt	r4, r1, r9, ror r4
    59e0:	stmiapl	fp, {r1, r2, ip, pc}^
    59e4:	movwls	r6, #63515	; 0xf81b
    59e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59ec:			; <UNDEFINED> instruction: 0xf88d2300
    59f0:	bcs	11a84 <log_oom_internal@plt+0xf97c>
    59f4:	addhi	pc, sl, r0
    59f8:			; <UNDEFINED> instruction: 0xf0002d00
    59fc:	stmibmi	r7, {r1, r3, r5, r6, r7, pc}
    5a00:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    5a04:	b	16439fc <log_oom_internal@plt+0x16418f4>
    5a08:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    5a0c:	strmi	r9, [r4], -r7
    5a10:			; <UNDEFINED> instruction: 0xf7fc6818
    5a14:	blls	1c06fc <log_oom_internal@plt+0x1be5f4>
    5a18:	vldrle	d18, [fp, #-4]
    5a1c:	strcc	r4, [r4, #-2945]	; 0xfffff47f
    5a20:	andlt	pc, r4, #14614528	; 0xdf0000
    5a24:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5a28:	andge	pc, r0, #14614528	; 0xdf0000
    5a2c:	ldrbtmi	r4, [fp], #1147	; 0x47b
    5a30:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5a34:	mcr	4, 0, r4, cr8, cr10, {7}
    5a38:	smladcs	r1, r0, sl, r3
    5a3c:			; <UNDEFINED> instruction: 0xf7ffe011
    5a40:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    5a44:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d0, d11
    5a48:	tstlt	r3, r1, asr #1
    5a4c:			; <UNDEFINED> instruction: 0xf7fc4618
    5a50:			; <UNDEFINED> instruction: 0x4640ea5e
    5a54:			; <UNDEFINED> instruction: 0xf7fc3701
    5a58:	blls	1c0158 <log_oom_internal@plt+0x1be050>
    5a5c:	adcsmi	r3, fp, #4, 10	; 0x1000000
    5a60:	strcs	sp, [r0], #-82	; 0xffffffae
    5a64:	strtmi	r4, [r3], -r9, asr #12
    5a68:	strtmi	r4, [r8], -r2, lsr #12
    5a6c:	strls	r9, [r0], #-1025	; 0xfffffbff
    5a70:	strmi	lr, [ip], #-2509	; 0xfffff633
    5a74:	stmib	sp, {r1, r2, r3, sl, ip, pc}^
    5a78:			; <UNDEFINED> instruction: 0xf7fc440a
    5a7c:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
    5a80:	bls	27c7ec <log_oom_internal@plt+0x27a6e4>
    5a84:	stfeqd	f7, [ip], #-52	; 0xffffffcc
    5a88:	ldrbmi	r4, [fp], -r9, ror #18
    5a8c:	ldrbtmi	r4, [r9], #-2153	; 0xfffff797
    5a90:	ldrbtmi	r9, [r8], #-516	; 0xfffffdfc
    5a94:	andls	r9, r0, r3, lsl #2
    5a98:	mrc	6, 0, r4, cr8, cr2, {2}
    5a9c:			; <UNDEFINED> instruction: 0x46301a10
    5aa0:	andhi	pc, r4, sp, asr #17
    5aa4:	andgt	pc, r8, sp, asr #17
    5aa8:	b	feec3aa0 <log_oom_internal@plt+0xfeec1998>
    5aac:	blle	150fab4 <log_oom_internal@plt+0x150d9ac>
    5ab0:	bge	29803c <log_oom_internal@plt+0x295f34>
    5ab4:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
    5ab8:	b	1343ab0 <log_oom_internal@plt+0x13419a8>
    5abc:	blle	1acfac4 <log_oom_internal@plt+0x1acd9bc>
    5ac0:			; <UNDEFINED> instruction: 0xf10d9b07
    5ac4:	stmdbls	sl, {r0, r1, r5, r9}
    5ac8:	blcs	17390 <log_oom_internal@plt+0x15288>
    5acc:			; <UNDEFINED> instruction: 0xf7fed1b7
    5ad0:			; <UNDEFINED> instruction: 0xe7b6f99d
    5ad4:	eoreq	pc, r3, #1073741827	; 0x40000003
    5ad8:	teqlt	r4, #48, 12	; 0x3000000
    5adc:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
    5ae0:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    5ae4:	bmi	15972fc <log_oom_internal@plt+0x15951f4>
    5ae8:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    5aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5af0:	subsmi	r9, sl, pc, lsl #22
    5af4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5af8:	addhi	pc, r9, r0, asr #32
    5afc:	andslt	r4, r1, r0, lsr #12
    5b00:	blhi	c0dfc <log_oom_internal@plt+0xbecf4>
    5b04:	svchi	0x00f0e8bd
    5b08:	strb	r2, [ip, r0, lsl #8]!
    5b0c:	ldrmi	r4, [r0], -sp, asr #24
    5b10:	vpmax.s8	q10, q0, <illegal reg q6.5>
    5b14:	stmdbmi	sp, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp}^
    5b18:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5b1c:	ldrvc	pc, [r2], #-1284	; 0xfffffafc
    5b20:	andcc	r4, r3, #2030043136	; 0x79000000
    5b24:			; <UNDEFINED> instruction: 0xf7fc9400
    5b28:	stmdbmi	r9, {r1, r2, r3, r7, r9, fp, sp, lr, pc}^
    5b2c:			; <UNDEFINED> instruction: 0xf7fe4479
    5b30:	strmi	pc, [r4], -sp, ror #18
    5b34:	ldrdls	lr, [r6], -r7
    5b38:			; <UNDEFINED> instruction: 0xf7fc4620
    5b3c:	stmdbls	r6, {r2, r3, r4, r8, fp, sp, lr, pc}
    5b40:	mrrcle	8, 0, r2, r5, cr2
    5b44:	stmdals	fp, {r2, r3, r6, r9, lr}
    5b48:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    5b4c:			; <UNDEFINED> instruction: 0xf7fcb108
    5b50:			; <UNDEFINED> instruction: 0x4640e9de
    5b54:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b58:	andls	lr, r6, r5, asr #15
    5b5c:			; <UNDEFINED> instruction: 0xf7fc4620
    5b60:	stmdbls	r6, {r1, r3, r8, fp, sp, lr, pc}
    5b64:	stclle	8, cr2, [sp, #8]!
    5b68:	ldcmi	6, cr4, [sl], #-256	; 0xffffff00
    5b6c:	b	ec3b64 <log_oom_internal@plt+0xec1a5c>
    5b70:	ldrbtmi	r4, [ip], #-2617	; 0xfffff5c7
    5b74:	cfldrsmi	mvf9, [r9], #-4
    5b78:	stmdbls	r6, {r1, r3, r4, r5, r6, sl, lr}
    5b7c:	andsvc	pc, r5, #8388608	; 0x800000
    5b80:	vqshl.s8	q10, q14, q0
    5b84:	mulls	r2, r1, r3
    5b88:	andls	r2, r0, #3
    5b8c:			; <UNDEFINED> instruction: 0xf7fc1822
    5b90:	strmi	lr, [r4], -r0, ror #20
    5b94:	ldrb	r9, [r9, fp, lsl #16]
    5b98:	strtmi	r9, [r0], -r6
    5b9c:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ba0:	stmdacs	r2, {r1, r2, r8, fp, ip, pc}
    5ba4:	bmi	bbd2e4 <log_oom_internal@plt+0xbbb1dc>
    5ba8:	orrscc	pc, r5, #64, 4
    5bac:	stcmi	8, cr4, [lr], #-180	; 0xffffff4c
    5bb0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5bb4:	andsvc	pc, r5, #8388608	; 0x800000
    5bb8:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    5bbc:	cfstrdne	mvd2, [r2], {0}
    5bc0:			; <UNDEFINED> instruction: 0xf7fc2003
    5bc4:	strmi	lr, [r4], -r6, asr #20
    5bc8:	ldr	r9, [pc, fp, lsl #16]!
    5bcc:	ldrmi	r4, [r8], -r4, lsl #12
    5bd0:	stcmi	7, cr14, [r6], #-752	; 0xfffffd10
    5bd4:	bmi	99747c <log_oom_internal@plt+0x995374>
    5bd8:	cmpvc	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5bdc:	ldrbtmi	r4, [ip], #-2341	; 0xfffff6db
    5be0:			; <UNDEFINED> instruction: 0xf504447a
    5be4:	ldrbtmi	r7, [r9], #-1042	; 0xfffffbee
    5be8:	strls	r3, [r0], #-515	; 0xfffffdfd
    5bec:	b	ac3be4 <log_oom_internal@plt+0xac1adc>
    5bf0:			; <UNDEFINED> instruction: 0xf2404c21
    5bf4:	stmdavs	r8!, {r1, r2, r7, r8, r9, ip, sp}
    5bf8:	ldrbtmi	r4, [ip], #-2592	; 0xfffff5e0
    5bfc:	cfstrsmi	mvf9, [r0], #-4
    5c00:	andls	r4, r2, sl, ror r4
    5c04:	andsvc	pc, r5, #8388608	; 0x800000
    5c08:	andcs	r4, r3, ip, ror r4
    5c0c:			; <UNDEFINED> instruction: 0xf7fce7bd
    5c10:	svclt	0x0000e93c
    5c14:	andeq	r3, r1, r4, lsr #8
    5c18:	andeq	r0, r0, r0, asr #3
    5c1c:	andeq	r1, r0, sl, asr #27
    5c20:	andeq	r3, r1, r2, lsr #12
    5c24:	andeq	r1, r0, ip, lsr #8
    5c28:	strdeq	r1, [r0], -r2
    5c2c:	andeq	r1, r0, ip, lsl #8
    5c30:	andeq	r1, r0, lr, lsr #20
    5c34:	strdeq	r1, [r0], -r6
    5c38:	andeq	r1, r0, r2, lsl r9
    5c3c:	andeq	r1, r0, r6, lsl #19
    5c40:	andeq	r3, r1, r6, lsl r3
    5c44:	muleq	r0, r4, sp
    5c48:	andeq	r0, r0, r2, lsr #17
    5c4c:	strdeq	r1, [r0], -r4
    5c50:	andeq	r1, r0, r4, lsl r3
    5c54:	andeq	r1, r0, lr, lsl r9
    5c58:	andeq	r1, r0, r4, lsr sp
    5c5c:	andeq	r0, r0, ip, lsr r8
    5c60:	strdeq	r1, [r0], -ip
    5c64:	andeq	r0, r0, sl, lsl #16
    5c68:	andeq	r1, r0, r8, lsl #11
    5c6c:	andeq	r1, r0, lr, asr #25
    5c70:	ldrdeq	r0, [r0], -ip
    5c74:	andeq	r1, r0, r2, lsr r2
    5c78:	andeq	r1, r0, r6, lsl #9
    5c7c:	andeq	r1, r0, ip, lsr #25
    5c80:			; <UNDEFINED> instruction: 0x000007b4
    5c84:	cmpgt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    5c88:	push	{r1, r2, r4, r6, r7, r8, r9, fp, lr}
    5c8c:	ldrbtmi	r4, [ip], #4080	; 0xff0
    5c90:			; <UNDEFINED> instruction: 0x2600b0f5
    5c94:			; <UNDEFINED> instruction: 0xf85cac12
    5c98:	svcge	0x000f3003
    5c9c:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5ca0:	strmi	r4, [r3], sp, lsl #12
    5ca4:			; <UNDEFINED> instruction: 0x46904631
    5ca8:	subscs	r4, r8, #32, 12	; 0x2000000
    5cac:	cmnls	r3, #1769472	; 0x1b0000
    5cb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5cb4:	strvs	lr, [r0], -r7, asr #19
    5cb8:			; <UNDEFINED> instruction: 0xf8c960be
    5cbc:			; <UNDEFINED> instruction: 0xf7fc6000
    5cc0:	blmi	ff27fe00 <log_oom_internal@plt+0xff27dcf8>
    5cc4:	tstls	r0, r2, lsl #2
    5cc8:	stmibmi	r8, {r1, r3, r5, r9, sl, lr}^
    5ccc:	mvncc	r4, #2063597568	; 0x7b000000
    5cd0:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    5cd4:			; <UNDEFINED> instruction: 0xf8cd9403
    5cd8:	strls	r9, [r1, -r8]
    5cdc:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ce0:	movwge	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    5ce4:	mcrne	4, 0, r4, cr5, cr10, {7}
    5ce8:	smlabthi	fp, r0, r2, pc	; <UNPREDICTABLE>
    5cec:	mulcc	r0, r8, r8
    5cf0:			; <UNDEFINED> instruction: 0xf0402b00
    5cf4:	stmdavs	r2!, {r1, r4, r6, r7, pc}
    5cf8:			; <UNDEFINED> instruction: 0xf8882301
    5cfc:	bcs	11d04 <log_oom_internal@plt+0xfbfc>
    5d00:	sbcshi	pc, r5, r0
    5d04:			; <UNDEFINED> instruction: 0x200149bb
    5d08:			; <UNDEFINED> instruction: 0xf7fc4479
    5d0c:	stmiavs	r2!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    5d10:			; <UNDEFINED> instruction: 0xf0002a00
    5d14:	ldmibmi	r8!, {r1, r2, r3, r4, r8, pc}
    5d18:	stmdavs	r3!, {r0, sp}^
    5d1c:			; <UNDEFINED> instruction: 0xf7fc4479
    5d20:	ldmib	r4, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
    5d24:	vst2.8	{d18-d21}, [pc], r4
    5d28:	ldmdage	r3!, {r7, r8, ip, sp, lr}
    5d2c:	stmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d30:	movwcs	lr, #18900	; 0x49d4
    5d34:	strmi	r2, [r5], -r6, lsr #2
    5d38:			; <UNDEFINED> instruction: 0xf7fca829
    5d3c:	strmi	lr, [r2], -r4, asr #17
    5d40:			; <UNDEFINED> instruction: 0xf0002d00
    5d44:	stmibmi	sp!, {r2, r7, pc}
    5d48:	andcs	r4, r1, fp, lsr #12
    5d4c:			; <UNDEFINED> instruction: 0xf7fc4479
    5d50:			; <UNDEFINED> instruction: 0x6c22e9ca
    5d54:	vpmax.u8	d2, d0, d0
    5d58:	bvs	18a5f78 <log_oom_internal@plt+0x18a3e70>
    5d5c:	ldmdavc	r3, {r1, r3, r5, r6, r8, ip, sp, pc}
    5d60:	stmibmi	r7!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    5d64:	ldrbtmi	r2, [r9], #-1
    5d68:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d6c:	bcs	205fc <log_oom_internal@plt+0x1e4f4>
    5d70:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    5d74:			; <UNDEFINED> instruction: 0xf7fb200a
    5d78:	bvs	fe8c1d00 <log_oom_internal@plt+0xfe8bfbf8>
    5d7c:			; <UNDEFINED> instruction: 0xf0002a00
    5d80:	stmibmi	r0!, {r1, r3, r5, r7, pc}
    5d84:	ldrbtmi	r2, [r9], #-1
    5d88:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d8c:	andcc	lr, sp, #212, 18	; 0x350000
    5d90:			; <UNDEFINED> instruction: 0xf0002b00
    5d94:	bcs	26054 <log_oom_internal@plt+0x23f4c>
    5d98:	sbcshi	pc, r4, r0
    5d9c:	mulcs	r1, sl, r9
    5da0:			; <UNDEFINED> instruction: 0xf7fc4479
    5da4:	blvs	ff8c042c <log_oom_internal@plt+0xff8be324>
    5da8:			; <UNDEFINED> instruction: 0xf0002a00
    5dac:	ldmibmi	r7, {r0, r1, r7, pc}
    5db0:	ldrbtmi	r2, [r9], #-1
    5db4:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5db8:			; <UNDEFINED> instruction: 0xb1226c62
    5dbc:	mulcs	r1, r4, r9
    5dc0:			; <UNDEFINED> instruction: 0xf7fc4479
    5dc4:			; <UNDEFINED> instruction: 0x6ca2e990
    5dc8:	ldmibmi	r2, {r1, r5, r8, ip, sp, pc}
    5dcc:	ldrbtmi	r2, [r9], #-1
    5dd0:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5dd4:			; <UNDEFINED> instruction: 0xf7fb200a
    5dd8:	stclvs	15, cr14, [r2, #-704]!	; 0xfffffd40
    5ddc:	ldmdavc	r3, {r1, r4, r5, r8, ip, sp, pc}
    5de0:	stmibmi	sp, {r0, r1, r5, r8, ip, sp, pc}
    5de4:	ldrbtmi	r2, [r9], #-1
    5de8:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dec:			; <UNDEFINED> instruction: 0xb1226ce2
    5df0:	andcs	r4, r1, sl, lsl #19
    5df4:			; <UNDEFINED> instruction: 0xf7fc4479
    5df8:			; <UNDEFINED> instruction: 0x6d22e976
    5dfc:	stmibmi	r8, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
    5e00:	ldrbtmi	r2, [r9], #-1
    5e04:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e08:	stcvs	12, cr6, [r1, #-136]!	; 0xffffff78
    5e0c:			; <UNDEFINED> instruction: 0xf7ff4658
    5e10:	blmi	fe14422c <log_oom_internal@plt+0xfe142124>
    5e14:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5e18:			; <UNDEFINED> instruction: 0xf0002d00
    5e1c:	strcs	r8, [r0, #-187]	; 0xffffff45
    5e20:	ldrdeq	pc, [r0], -r9
    5e24:			; <UNDEFINED> instruction: 0xf7fcb108
    5e28:			; <UNDEFINED> instruction: 0x4638e872
    5e2c:	svc	0x00d2f7fb
    5e30:	blmi	1b1882c <log_oom_internal@plt+0x1b16724>
    5e34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e38:	blls	1cdfea8 <log_oom_internal@plt+0x1cddda0>
    5e3c:			; <UNDEFINED> instruction: 0xf04f405a
    5e40:			; <UNDEFINED> instruction: 0xf0400300
    5e44:	strtmi	r8, [r8], -fp, asr #1
    5e48:	pop	{r0, r2, r4, r5, r6, ip, sp, pc}
    5e4c:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5e50:	svcge	0x007ff43f
    5e54:	andcs	r4, r1, r5, ror r9
    5e58:			; <UNDEFINED> instruction: 0xf7fc4479
    5e5c:			; <UNDEFINED> instruction: 0x6c22e944
    5e60:			; <UNDEFINED> instruction: 0xf77f2a00
    5e64:	ldmdbmi	r2!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    5e68:	andcs	sl, r1, lr, lsl #26
    5e6c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    5e70:			; <UNDEFINED> instruction: 0xf7fc602b
    5e74:			; <UNDEFINED> instruction: 0x6c20e938
    5e78:			; <UNDEFINED> instruction: 0xf7fb4629
    5e7c:	stmdavs	sl!, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5e80:	stmdbmi	ip!, {r1, r5, r8, ip, sp, pc}^
    5e84:	ldrbtmi	r2, [r9], #-1
    5e88:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e8c:			; <UNDEFINED> instruction: 0xf7fb200a
    5e90:	stmdavs	r8!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5e94:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5e98:	andcs	lr, sl, pc, asr r7
    5e9c:	svc	0x004cf7fb
    5ea0:	movwcs	r6, #6178	; 0x1822
    5ea4:	andcc	pc, r0, r8, lsl #17
    5ea8:			; <UNDEFINED> instruction: 0xf47f2a00
    5eac:	bmi	18b1b60 <log_oom_internal@plt+0x18afa58>
    5eb0:			; <UNDEFINED> instruction: 0xe727447a
    5eb4:	bcs	21044 <log_oom_internal@plt+0x1ef3c>
    5eb8:	stmdbmi	r0!, {r1, r4, r6, ip, lr, pc}^
    5ebc:	ldrbtmi	r2, [r9], #-1
    5ec0:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ec4:	bcs	21154 <log_oom_internal@plt+0x1f04c>
    5ec8:	ldmdbmi	sp, {r2, r7, ip, lr, pc}^
    5ecc:	ldrbtmi	r2, [r9], #-1
    5ed0:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ed4:	bvs	ff8bfcd4 <log_oom_internal@plt+0xff8bdbcc>
    5ed8:			; <UNDEFINED> instruction: 0xf43f2a00
    5edc:	ldmdbmi	r9, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
    5ee0:	ldrbtmi	r2, [r9], #-1
    5ee4:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ee8:	andcc	lr, sp, #212, 18	; 0x350000
    5eec:			; <UNDEFINED> instruction: 0xf47f2b00
    5ef0:	bcs	31c40 <log_oom_internal@plt+0x2fb38>
    5ef4:	ldmdbmi	r4, {r1, r2, r3, r4, r5, ip, lr, pc}^
    5ef8:	ldrbtmi	r2, [r9], #-1
    5efc:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f00:			; <UNDEFINED> instruction: 0x4630e751
    5f04:	svc	0x0036f7fb
    5f08:	svclt	0x00de2802
    5f0c:	rsclt	r4, sp, #-805306362	; 0xd0000006
    5f10:	sfmle	f4, 4, [r5, #436]	; 0x1b4
    5f14:	ldrtmi	r4, [r8], -r9, lsr #12
    5f18:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f1c:	vmlsmi.f32	s9, s24, s22
    5f20:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    5f24:	mvnne	pc, #64, 4
    5f28:	ldrvc	pc, [r8], #-1282	; 0xfffffafe
    5f2c:	ldrbtmi	r4, [lr], #-2633	; 0xfffff5b7
    5f30:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    5f34:	andls	r9, r2, r1, lsl #12
    5f38:	strmi	r2, [r2], #-3
    5f3c:	stm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f40:	strb	r4, [sp, -r5, lsl #12]!
    5f44:	ldrmi	r4, [sl], -r4, asr #18
    5f48:	ldrbtmi	r2, [r9], #-1
    5f4c:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f50:	stmdbmi	r2, {r0, r3, r5, r8, r9, sl, sp, lr, pc}^
    5f54:	stmdavs	r2!, {r0, sp}^
    5f58:			; <UNDEFINED> instruction: 0xf7fc4479
    5f5c:	strbt	lr, [r0], r4, asr #17
    5f60:	bcs	211f0 <log_oom_internal@plt+0x1f0e8>
    5f64:	svcge	0x0039f43f
    5f68:	andcs	r4, r1, sp, lsr r9
    5f6c:			; <UNDEFINED> instruction: 0xf7fc4479
    5f70:			; <UNDEFINED> instruction: 0xe732e8ba
    5f74:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    5f78:			; <UNDEFINED> instruction: 0xf43f2b00
    5f7c:	ldmdami	r9!, {r2, r4, r8, r9, sl, fp, sp, pc}
    5f80:			; <UNDEFINED> instruction: 0xf7fb4478
    5f84:	str	lr, [lr, -r8, asr #29]
    5f88:	andcs	r4, r1, r7, lsr r9
    5f8c:			; <UNDEFINED> instruction: 0xf7fc4479
    5f90:	strbt	lr, [pc], sl, lsr #17
    5f94:	ldmdbmi	r5!, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
    5f98:	movwls	r4, #47669	; 0xba35
    5f9c:	andeq	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    5fa0:	cfstrsvs	mvf4, [r1, #-488]!	; 0xfffffe18
    5fa4:	ldmib	r4, {r1, r2, r4, r6, r7, r8, fp, sp, lr}^
    5fa8:	strcs	sl, [r1], #-2822	; 0xfffff4fa
    5fac:	ldrdhi	pc, [r0], -r0
    5fb0:			; <UNDEFINED> instruction: 0xf7ff910a
    5fb4:	blls	304018 <log_oom_internal@plt+0x301f10>
    5fb8:	strls	r9, [r4], -sl, lsl #18
    5fbc:	blge	c06f8 <log_oom_internal@plt+0xbe5f0>
    5fc0:	strls	r9, [r5, #-1289]	; 0xfffffaf7
    5fc4:	stmib	sp, {r8, sl, ip, pc}^
    5fc8:	strmi	r4, [r2], -r7, lsl #8
    5fcc:			; <UNDEFINED> instruction: 0xf0424640
    5fd0:	andls	r0, r6, #32, 4
    5fd4:			; <UNDEFINED> instruction: 0xf7fc462a
    5fd8:			; <UNDEFINED> instruction: 0xe721e87a
    5fdc:	svc	0x0054f7fb
    5fe0:	andeq	r3, r1, r2, ror r1
    5fe4:	andeq	r0, r0, r0, asr #3
    5fe8:	andeq	r2, r1, r0, lsl fp
    5fec:	andeq	r1, r0, r6, lsl #3
    5ff0:	andeq	r3, r1, ip, lsl r1
    5ff4:	andeq	r1, r0, r0, lsr #15
    5ff8:	ldrdeq	r1, [r0], -ip
    5ffc:			; <UNDEFINED> instruction: 0x000016bc
    6000:	andeq	r1, r0, sl, lsr #16
    6004:	andeq	r1, r0, sl, asr #14
    6008:	andeq	r1, r0, r0, asr r7
    600c:	andeq	r1, r0, r6, lsl #15
    6010:	andeq	r1, r0, r8, lsl #15
    6014:	andeq	r1, r0, r6, lsl #15
    6018:	muleq	r0, sl, r7
    601c:	andeq	r1, r0, r0, ror #12
    6020:	andeq	r1, r0, r2, asr #12
    6024:	andeq	r3, r1, r8, lsl r2
    6028:	andeq	r2, r1, ip, asr #31
    602c:	andeq	r1, r0, r4, asr #11
    6030:	andeq	r1, r0, r2, asr #12
    6034:	andeq	r1, r0, sl, lsr r6
    6038:	strdeq	r1, [r0], -r4
    603c:	andeq	r1, r0, r2, lsr #13
    6040:	andeq	r1, r0, r6, lsl #13
    6044:	strdeq	r1, [r0], -lr
    6048:	andeq	r1, r0, sl, lsl r6
    604c:	andeq	r1, r0, sl, lsl #19
    6050:	andeq	r1, r0, lr, lsr #8
    6054:	andeq	r0, r0, sl, lsl #9
    6058:			; <UNDEFINED> instruction: 0x000015ba
    605c:	andeq	r1, r0, ip, lsr #9
    6060:	andeq	r1, r0, r4, lsl #12
    6064:	andeq	r1, r0, r8, lsr #11
    6068:	andeq	r1, r0, ip, lsr r5
    606c:	andeq	r0, r0, r0, ror #3
    6070:	andeq	r3, r1, r0, rrx
    6074:	svcmi	0x00f0e92d
    6078:	ldmdbmi	sl!, {r0, r2, r3, r9, sl, lr}^
    607c:	blmi	1eb22d0 <log_oom_internal@plt+0x1eb01c8>
    6080:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    6084:	stmiapl	fp, {r1, r2, r4, r9, sl, lr}^
    6088:	tstls	r1, #1769472	; 0x1b0000
    608c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6090:	eormi	pc, pc, sp, lsl #17
    6094:	strmi	lr, [lr], #-2509	; 0xfffff633
    6098:	bcs	2b0e0 <log_oom_internal@plt+0x28fd8>
    609c:	adcshi	pc, r0, r0
    60a0:			; <UNDEFINED> instruction: 0xf0002d00
    60a4:	ldmdbmi	r1!, {r0, r2, r6, r7, pc}^
    60a8:	stmdavs	r8!, {r7, r9, sl, lr}
    60ac:			; <UNDEFINED> instruction: 0xf7fb4479
    60b0:	blmi	1c01cc8 <log_oom_internal@plt+0x1bffbc0>
    60b4:	andls	r4, r7, fp, ror r4
    60b8:	ldmdavs	r8, {r0, r1, r2, r9, sl, lr}
    60bc:	svc	0x00e2f7fb
    60c0:	svceq	0x0001f1b8
    60c4:			; <UNDEFINED> instruction: 0xf8dfdd59
    60c8:	blge	332780 <log_oom_internal@plt+0x330678>
    60cc:	ldrdge	pc, [r8, pc]!	; <UNPREDICTABLE>
    60d0:			; <UNDEFINED> instruction: 0xf8df2701
    60d4:	ldrbtmi	r9, [fp], #424	; 0x1a8
    60d8:	ldrbtmi	r9, [sl], #776	; 0x308
    60dc:	ldrbtmi	sl, [r9], #2830	; 0xb0e
    60e0:	movwls	r9, #25609	; 0x6409
    60e4:	stmdbmi	r6!, {r1, r5, sp, lr, pc}^
    60e8:	stmdals	ip, {r0, r2, r3, r9, fp, sp, pc}
    60ec:			; <UNDEFINED> instruction: 0xf7fb4479
    60f0:	stmdacs	r0, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    60f4:	stmdals	sp, {r0, r1, r4, r5, r8, r9, fp, ip, lr, pc}
    60f8:	svc	0x00eef7fb
    60fc:	stmdals	ip, {r2, r9, sl, lr}
    6100:	cfstrscs	mvf9, [r0], {13}
    6104:	adchi	pc, r5, r0
    6108:			; <UNDEFINED> instruction: 0xf0402800
    610c:	blls	1e63a8 <log_oom_internal@plt+0x1e42a0>
    6110:	eoreq	pc, pc, #1073741827	; 0x40000003
    6114:	ldrtmi	r4, [r0], -r1, lsr #12
    6118:	subsle	r2, r0, r0, lsl #22
    611c:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    6120:	blle	1410128 <log_oom_internal@plt+0x140e020>
    6124:	ldrmi	r3, [r8, #1793]!	; 0x701
    6128:	strls	sp, [r9], #-104	; 0xffffff98
    612c:	ldrbmi	r9, [fp], -r8, lsl #24
    6130:	svcne	0x0004f855
    6134:	ldmdami	r3, {r1, r4, r6, r9, sl, lr}^
    6138:	cfstrsls	mvf9, [r6], {2}
    613c:			; <UNDEFINED> instruction: 0xf8df4478
    6140:	tstls	r4, r8, asr #2
    6144:	ldrbtmi	r4, [ip], #1609	; 0x649
    6148:	andls	r9, r3, r1, lsl #8
    614c:			; <UNDEFINED> instruction: 0xf8cd4630
    6150:	strcs	ip, [r0], #-0
    6154:			; <UNDEFINED> instruction: 0xf7fb940c
    6158:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    615c:	strmi	sp, [r4], -r3, asr #21
    6160:	stmdacs	r0, {r2, r3, fp, ip, pc}
    6164:	andcs	sp, r0, fp, ror r1
    6168:	mcr	7, 0, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    616c:	stcle	8, cr2, [ip], #-8
    6170:	sfmls	f4, 4, [r9], {99}	; 0x63
    6174:	submi	fp, r3, #216, 4	; 0x8000000d
    6178:			; <UNDEFINED> instruction: 0xf10de00b
    617c:	ldrtmi	r0, [r0], -pc, lsr #4
    6180:	suble	r2, ip, r0, lsl #30
    6184:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    6188:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    618c:	andls	sl, r6, #57344	; 0xe000
    6190:	strtmi	r4, [r0], -r3, lsl #12
    6194:			; <UNDEFINED> instruction: 0xf7fb9307
    6198:	stmdals	r6, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    619c:	mrc	7, 0, APSR_nzcv, cr10, cr11, {7}
    61a0:	bmi	c58694 <log_oom_internal@plt+0xc5658c>
    61a4:	blls	1d7390 <log_oom_internal@plt+0x1d5288>
    61a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    61ac:	subsmi	r9, r1, r1, lsl sl
    61b0:	andeq	pc, r0, #79	; 0x4f
    61b4:	ldrmi	sp, [r8], -fp, asr #2
    61b8:	pop	{r0, r1, r4, ip, sp, pc}
    61bc:			; <UNDEFINED> instruction: 0xf7fd8ff0
    61c0:	stmdacs	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    61c4:	strmi	sp, [r3], -lr, lsr #21
    61c8:	strtmi	lr, [r1], -r3, ror #15
    61cc:			; <UNDEFINED> instruction: 0xf7fb9806
    61d0:	bmi	c41e00 <log_oom_internal@plt+0xc3fcf8>
    61d4:			; <UNDEFINED> instruction: 0x46214e30
    61d8:	vst3.16	{d20-d22}, [pc :256], sl
    61dc:			; <UNDEFINED> instruction: 0xf5027357
    61e0:	bmi	ba3674 <log_oom_internal@plt+0xba156c>
    61e4:	strls	r4, [r0, #-1150]	; 0xfffffb82
    61e8:			; <UNDEFINED> instruction: 0x9601447a
    61ec:	andls	r9, r2, r9, lsl #24
    61f0:	strmi	r2, [r2], #-3
    61f4:	svc	0x002cf7fb
    61f8:	strb	r4, [sl, r3, lsl #12]
    61fc:	strb	r2, [r8, r0, lsl #6]
    6200:	ldrmi	r4, [r0], -r7, lsr #24
    6204:	vpmax.s8	d20, d0, d23
    6208:	stmdbmi	r7!, {r1, r3, r6, r8, r9, ip, sp}
    620c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6210:	ldrvc	pc, [pc], #-1284	; 6218 <log_oom_internal@plt+0x4110>
    6214:	andcc	r4, r3, #2030043136	; 0x79000000
    6218:			; <UNDEFINED> instruction: 0xf7fb9400
    621c:	stmdbmi	r3!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    6220:	ldrbtmi	r9, [r9], #-3079	; 0xfffff3f9
    6224:	ldc2l	7, cr15, [r2, #1012]!	; 0x3f4
    6228:	andls	sl, r6, #57344	; 0xe000
    622c:	ldr	r4, [r0, r3, lsl #12]!
    6230:			; <UNDEFINED> instruction: 0x46284c1f
    6234:	vpmin.s8	d20, d0, d15
    6238:	ldmdbmi	pc, {r0, r1, r3, r6, r8, r9, ip, sp}	; <UNPREDICTABLE>
    623c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6240:	ldrvc	pc, [pc], #-1284	; 6248 <log_oom_internal@plt+0x4140>
    6244:	andcc	r4, r3, #2030043136	; 0x79000000
    6248:			; <UNDEFINED> instruction: 0xf7fb9400
    624c:			; <UNDEFINED> instruction: 0xf7fbeefc
    6250:			; <UNDEFINED> instruction: 0xf06fee1c
    6254:	str	r0, [r4, fp, lsl #8]
    6258:	mrc	7, 2, APSR_nzcv, cr8, cr11, {7}
    625c:			; <UNDEFINED> instruction: 0xf7fbe757
    6260:			; <UNDEFINED> instruction: 0xe780ee56
    6264:	andeq	r2, r1, lr, ror sp
    6268:	andeq	r0, r0, r0, asr #3
    626c:	andeq	r1, r0, r0, lsr #14
    6270:	andeq	r2, r1, r8, ror pc
    6274:	andeq	r0, r0, sl, asr #26
    6278:	andeq	r0, r0, r6, ror #26
    627c:	andeq	r0, r0, sl, ror sp
    6280:	ldrdeq	r1, [r0], -ip
    6284:	andeq	r1, r0, r8, lsl #8
    6288:	andeq	r1, r0, sl, asr r4
    628c:			; <UNDEFINED> instruction: 0x00000eb2
    6290:	andeq	r2, r1, ip, asr ip
    6294:	ldrdeq	r1, [r0], -r4
    6298:	andeq	r1, r0, r8, asr #7
    629c:	ldrdeq	r0, [r0], -r4
    62a0:	andeq	r1, r0, r0, lsr #13
    62a4:	andeq	r0, r0, lr, lsr #3
    62a8:	andeq	r0, r0, r0, lsl #24
    62ac:	andeq	r0, r0, lr, lsl ip
    62b0:	andeq	r1, r0, r0, ror r6
    62b4:	andeq	r0, r0, lr, ror r1
    62b8:	ldrdeq	r0, [r0], -r4
    62bc:	mvnsmi	lr, #737280	; 0xb4000
    62c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    62c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    62c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    62cc:	stc	7, cr15, [r2], {251}	; 0xfb
    62d0:	blne	1d974cc <log_oom_internal@plt+0x1d953c4>
    62d4:	strhle	r1, [sl], -r6
    62d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    62dc:	svccc	0x0004f855
    62e0:	strbmi	r3, [sl], -r1, lsl #8
    62e4:	ldrtmi	r4, [r8], -r1, asr #12
    62e8:	adcmi	r4, r6, #152, 14	; 0x2600000
    62ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    62f0:	svclt	0x000083f8
    62f4:	andeq	r2, r1, lr, lsl #10
    62f8:	andeq	r2, r1, r4, lsl #10
    62fc:	svclt	0x00004770

Disassembly of section .fini:

00006300 <.fini>:
    6300:	push	{r3, lr}
    6304:	pop	{r3, pc}
