Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at bf_time_pcm_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at mic_clk_gen.sv(25): object "soft_reset" differs only in case from object "SOFT_RESET" in the same scope File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/mic_clk_gen.sv Line: 25
