{"vcs1":{"timestamp_begin":1729246626.827833850, "rt":1.32, "ut":0.25, "st":0.21}}
{"vcselab":{"timestamp_begin":1729246628.226531971, "rt":0.67, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1729246628.967809379, "rt":0.29, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729246626.253478535}
{"VCS_COMP_START_TIME": 1729246626.253478535}
{"VCS_COMP_END_TIME": 1729246630.699628789}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329872}}
{"stitch_vcselab": {"peak_mem": 215136}}
