
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035088                       # Number of seconds simulated
sim_ticks                                 35087887872                       # Number of ticks simulated
final_tick                               563136348543                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149804                       # Simulator instruction rate (inst/s)
host_op_rate                                   189184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2389901                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888172                       # Number of bytes of host memory used
host_seconds                                 14681.73                       # Real time elapsed on the host
sim_insts                                  2199382435                       # Number of instructions simulated
sim_ops                                    2777548128                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       767488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1150464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1921408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1231872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1231872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8988                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15011                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9624                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9624                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21873303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32788066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54759865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              98496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35108183                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35108183                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35108183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21873303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32788066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               89868048                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84143617                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31113256                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25363623                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077622                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13071516                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12155004                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351444                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31122943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170934637                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31113256                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15506448                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37971307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11047030                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5163989                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15361132                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83202088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45230781     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2512638      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4703795      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4663044      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908622      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2303078      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443356      1.73%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361376      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18075398     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83202088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369764                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031463                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32451528                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5105718                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476624                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224650                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8943560                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5265537                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205108479                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8943560                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34806107                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         980008                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       902083                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34301882                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3268440                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197798136                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1357777                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277707699                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922807407                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922807407                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       106003130                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35215                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9107295                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18311463                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9348496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117164                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3170008                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186438788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148483456                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290707                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63074217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192971834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83202088                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784612                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28394202     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18131799     21.79%     55.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950614     14.36%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7847846      9.43%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8275186      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3993234      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3157924      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717831      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733452      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83202088                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         923787     72.39%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177465     13.91%     86.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174841     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124203239     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994733      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358975      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7909603      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148483456                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764643                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276093                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008594                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381735800                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249547142                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145079947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149759549                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       462320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7118028                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2022                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2257454                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8943560                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         504651                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186472605                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18311463                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9348496                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454465                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146503770                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13698395                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979686                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21419693                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20774449                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7721298                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741116                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145121291                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145079947                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92465377                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265394727                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724194                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348407                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63343665                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102741                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74258528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28049610     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20861722     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8668880     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4321760      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4310297      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1738163      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1748183      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935751      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3624162      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74258528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3624162                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257107447                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381895559                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 941529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188444                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188444                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658115687                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201525707                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188389565                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84143617                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30791759                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25062059                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2057263                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13105753                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12135723                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3168989                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90723                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34037545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168220510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30791759                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15304712                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35346253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10561153                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5182921                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16639726                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       828689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83035733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47689480     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1910647      2.30%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2486701      2.99%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3740037      4.50%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3635290      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2765675      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1643945      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2458234      2.96%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16705724     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83035733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365943                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999207                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35161129                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5067353                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34072067                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       266439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8468744                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5212019                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201256115                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1306                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8468744                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37027387                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1013932                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1337701                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32428473                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2759490                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195389119                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          816                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1194772                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       865746                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272264787                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909976389                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909976389                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169254280                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103010407                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41337                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23307                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7807193                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18112024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9594743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185521                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2884462                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181597013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39295                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146273527                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       274352                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59067772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179628005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6247                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83035733                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761573                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28769714     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18277547     22.01%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11729033     14.13%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8083170      9.73%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7558359      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4022273      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2966789      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       887915      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       740933      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83035733                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         719611     69.04%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147812     14.18%     83.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174868     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121698985     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2066937      1.41%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16523      0.01%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14443250      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8047832      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146273527                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738379                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1042296                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007126                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    376899435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240704905                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142163014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147315823                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       494698                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6942767                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2435512                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          150                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8468744                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         592421                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97048                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181636311                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1243127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18112024                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9594743                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22771                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1260012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2418411                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143469333                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13594181                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2804194                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21458644                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20093164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7864463                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705053                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142200682                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142163014                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91339246                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256496091                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689528                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99124662                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121828380                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59808171                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2091178                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74566989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633811                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28641357     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21465140     28.79%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7925226     10.63%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4533139      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3774614      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1823776      2.45%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1870657      2.51%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       792547      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3740533      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74566989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99124662                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121828380                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18328475                       # Number of memory references committed
system.switch_cpus1.commit.loads             11169248                       # Number of loads committed
system.switch_cpus1.commit.membars              16524                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17472859                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109811960                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2485827                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3740533                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252463007                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          371746359                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1107884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99124662                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121828380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99124662                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848867                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848867                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178041                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178041                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645639709                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196340826                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185886840                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33048                       # number of misc regfile writes
system.l2.replacements                          15013                       # number of replacements
system.l2.tagsinuse                      16383.992149                       # Cycle average of tags in use
system.l2.total_refs                           894167                       # Total number of references to valid blocks.
system.l2.sampled_refs                          31397                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.479377                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           473.751041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.025455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2694.913516                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.853628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4021.384200                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3992.850579                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5180.213730                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000673                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.164484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.245446                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.243704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.316175                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32858                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42788                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   75646                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34238                       # number of Writeback hits
system.l2.Writeback_hits::total                 34238                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32858                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42788                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75646                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32858                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42788                       # number of overall hits
system.l2.overall_hits::total                   75646                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5996                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8987                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15010                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5996                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8988                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15011                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5996                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8988                       # number of overall misses
system.l2.overall_misses::total                 15011                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       653532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    338560537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       741426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    471423026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       811378521                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        61578                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         61578                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       653532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    338560537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       741426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    471484604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        811440099                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       653532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    338560537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       741426                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    471484604                       # number of overall miss cycles
system.l2.overall_miss_latency::total       811440099                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               90656                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34238                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34238                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38854                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51776                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90657                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38854                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51776                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90657                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.154321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.173578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.165571                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.154321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.173594                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165580                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.154321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.173594                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165580                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46680.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56464.399099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57032.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52456.106153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54055.864157                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        61578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        61578                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46680.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56464.399099                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57032.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52457.121050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54056.365265                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46680.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56464.399099                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57032.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52457.121050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54056.365265                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9624                       # number of writebacks
system.l2.writebacks::total                      9624                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5996                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8987                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15010                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15011                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       574048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    303947808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       667908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    419148043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    724337807                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        55296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        55296                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       574048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    303947808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       667908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    419203339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    724393103                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       574048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    303947808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       667908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    419203339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    724393103                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.154321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.173578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.165571                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.154321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.173594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165580                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.154321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.173594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165580                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41003.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50691.762508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51377.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46639.372761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48257.015789                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        55296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        55296                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41003.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50691.762508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51377.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46640.335892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48257.484711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41003.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50691.762508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51377.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46640.335892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48257.484711                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015368765                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193021.090713                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996373                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15361116                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15361116                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15361116                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15361116                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15361116                       # number of overall hits
system.cpu0.icache.overall_hits::total       15361116                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       817259                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       817259                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       817259                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       817259                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       817259                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       817259                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15361132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15361132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15361132                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15361132                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15361132                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15361132                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51078.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51078.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51078.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51078.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51078.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51078.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       668202                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       668202                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       668202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       668202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       668202                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       668202                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47728.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47728.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38854                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169193912                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39110                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.103605                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597760                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402240                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904679                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095321                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452036                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452036                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17509813                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17509813                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17509813                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17509813                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100852                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100852                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100852                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3253708328                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3253708328                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3253708328                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3253708328                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3253708328                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3253708328                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10552888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610665                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610665                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610665                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610665                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009557                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005727                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32262.209257                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32262.209257                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32262.209257                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32262.209257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32262.209257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32262.209257                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10234                       # number of writebacks
system.cpu0.dcache.writebacks::total            10234                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61998                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61998                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61998                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38854                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    568733135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    568733135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    568733135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    568733135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    568733135                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    568733135                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14637.698435                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14637.698435                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14637.698435                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14637.698435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14637.698435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14637.698435                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997197                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016905095                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050211.885081                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997197                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16639708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16639708                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16639708                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16639708                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16639708                       # number of overall hits
system.cpu1.icache.overall_hits::total       16639708                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1112563                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1112563                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1112563                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1112563                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1112563                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1112563                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16639726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16639726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16639726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16639726                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16639726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16639726                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61809.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61809.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61809.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61809.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61809.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61809.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       756723                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       756723                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       756723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       756723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       756723                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       756723                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58209.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58209.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58209.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58209.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58209.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58209.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51776                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173514509                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52032                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3334.765317                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.303705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.696295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911343                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088657                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10345336                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10345336                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7122293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7122293                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17467                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17467                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16524                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16524                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17467629                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17467629                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17467629                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17467629                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130790                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130790                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2885                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133675                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133675                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133675                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133675                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4299518865                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4299518865                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    164568077                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    164568077                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4464086942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4464086942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4464086942                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4464086942                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10476126                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10476126                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7125178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7125178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16524                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16524                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17601304                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17601304                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17601304                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17601304                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007595                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007595                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007595                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007595                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32873.452596                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32873.452596                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 57042.661005                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57042.661005                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33395.077180                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33395.077180                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33395.077180                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33395.077180                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       554623                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 30812.388889                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24004                       # number of writebacks
system.cpu1.dcache.writebacks::total            24004                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79015                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2884                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2884                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81899                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81899                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51775                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51775                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51776                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51776                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    842224373                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    842224373                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        62578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        62578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    842286951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    842286951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    842286951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    842286951                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16267.008653                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16267.008653                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        62578                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        62578                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16267.903102                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16267.903102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16267.903102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16267.903102                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
