-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Wed Sep 15 23:44:00 EDT 2021                        

Solution Settings: stockham_dit.v18
  Current state: extract
  Project: stockham
  
  Design Input Files Specified
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/stockham_DIT/directives.tcl
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/main.cpp
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_dit/core                     190  344159     344164            0  0          
    Design Total:                          190  344159     344164            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                          Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                    
    BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1)               0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1)               0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rwport(3,14,32,16384,16384,32,1)              0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(4,14,32,16384,16384,32,1)              0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(3,14,32,16384,16384,32,1)           0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,14,32,16384,16384,32,1)           0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_DPRAM_RBW_DUAL(10,11,32,2048,2048,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(11,11,32,2048,2048,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(12,11,32,2048,2048,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(13,11,32,2048,2048,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(6,11,32,2048,2048,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(7,11,32,2048,2048,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(8,11,32,2048,2048,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(9,11,32,2048,2048,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                     
    ccs_in(2,32)                                                 0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                      
    mgc_add(13,0,1,0,14)                                        13.000     0.000     13.000           12.000 1.080          0           1 
    mgc_add(13,0,1,1,13)                                        13.000     0.000     13.000           12.000 1.080          1           1 
    mgc_add(13,0,12,0,13)                                       13.000     0.000     13.000           12.000 1.080          1           1 
    mgc_add(13,0,13,0,14)                                       13.000     0.000     13.000           12.000 1.080          2           1 
    mgc_add(13,0,2,1,14)                                        13.000     0.000     13.000           12.000 1.080          1           0 
    mgc_add(14,0,14,0,14)                                       14.000     0.000     14.000           13.000 1.095          3           3 
    mgc_add(32,0,32,0,32)                                       32.000     0.000     32.000           31.000 1.365          6           4 
    mgc_add(33,0,32,0,33)                                       33.000     0.000     33.000           32.000 1.380          2           1 
    mgc_add(4,0,2,1,4)                                           4.000     0.000      4.000            3.000 0.945          2           2 
    mgc_add(4,0,4,0,4)                                           4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_and(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0         130 
    mgc_and(1,3)                                                 1.000     0.000      1.000            0.000 0.550          0          61 
    mgc_and(1,4)                                                 1.000     0.000      1.000            0.000 0.550          0          38 
    mgc_and(1,5)                                                 1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(13,2)                                               13.000     0.000     13.000            0.000 0.550          2           4 
    mgc_and(4,2)                                                 4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_mul(32,0,32,0,32)                                     1840.000     3.000     16.000            0.000 4.768          1           2 
    mgc_mul(32,0,32,0,64)                                     2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mux(1,1,2)                                               1.000     0.000      1.000            0.000 0.080          0          48 
    mgc_mux(11,1,2)                                             11.000     0.000     11.000            0.000 0.080          0          30 
    mgc_mux(13,1,2)                                             13.000     0.000     13.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                               2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                             32.000     0.000     32.000            0.000 0.080          3          25 
    mgc_mux(4,1,2)                                               4.000     0.000      4.000            0.000 0.080          0           1 
    mgc_mux1hot(1,3)                                             1.446     0.000      1.446            0.000 0.550          0           3 
    mgc_mux1hot(11,3)                                           15.910     0.000     15.910            0.000 0.550          0           1 
    mgc_mux1hot(32,16)                                         206.036     0.000    206.036            0.000 1.500          2           2 
    mgc_mux1hot(32,3)                                           46.282     0.000     46.282            0.000 0.550          0           1 
    mgc_nand(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_nand(1,3)                                                1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,4)                                                1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,5)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0          68 
    mgc_nor(1,3)                                                 1.000     0.000      1.000            0.000 0.550          0          19 
    mgc_nor(1,4)                                                 1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_not(1)                                                   0.000     0.000      0.000            0.000 0.000          0         242 
    mgc_not(13)                                                  0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                  0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_or(1,2)                                                  1.000     0.000      1.000            0.000 0.550          0          90 
    mgc_or(1,3)                                                  1.000     0.000      1.000            0.000 0.550          0          57 
    mgc_or(1,4)                                                  1.000     0.000      1.000            0.000 0.550          0          15 
    mgc_or(1,5)                                                  1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_reg_pos(1,0,0,0,0,0,0)                                   0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                   0.000     0.000      0.000            0.000 0.320          0          14 
    mgc_reg_pos(1,0,0,1,1,0,0)                                   0.000     0.000      0.000            0.000 0.320          0          30 
    mgc_reg_pos(1,0,0,1,1,1,1)                                   0.000     0.000      0.000            0.000 0.320          0          60 
    mgc_reg_pos(11,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           5 
    mgc_reg_pos(11,0,0,1,1,0,0)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(13,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(13,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(14,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,0,0)                                   0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                                   0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(3,0,0,1,1,0,0)                                   0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(3,0,0,1,1,1,1)                                   0.000     0.000      0.000            0.000 0.320          0           6 
    mgc_reg_pos(32,0,0,0,0,0,0)                                  0.000     0.000      0.000            0.000 0.320          0          17 
    mgc_reg_pos(32,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0          22 
    mgc_reg_pos(32,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                                   0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(13,0,4,14)                                      26.203     0.000     26.203            0.000 1.500          1           1 
    mgc_shift_r(13,0,4,13)                                      26.281     0.000     26.281            0.000 1.500          1           1 
    mgc_xnor(1,2)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_xor(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                     
    mgc_io_sync(0)                                               0.000     0.000      0.000            0.000 0.000         11          11 
                                                                                                                                          
    TOTAL AREA (After Assignment):                            8712.088    10.000   2632.000          249.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   5283.6         12618.6          8714.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           5283.6 (100%)  12616.6 (100%)   8712.1 (100%) 
      MUX:               508.1  (10%)   3629.1  (29%)   1675.6  (19%) 
      FUNC:             4749.5  (90%)   8416.5  (67%)   6475.5  (74%) 
      LOGIC:              26.0   (0%)    571.0   (5%)    561.0   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             2.0   (0%)      2.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             2.0 (100%)      2.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                          Size(bits) Gated Register CG Opt Done Variables                                                            
    ------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    for:for:w:asn#2.itm                                       32         Y           Y      for:for:w:asn#2.itm                                                  
    modulo_add:base.sva                                       32         Y           Y      modulo_add:base.sva                                                  
    modulo_sub:base.sva                                       32         Y           Y      modulo_sub:base.sva                                                  
    mult:res.lpi#3.dfm.1                                      32         Y           Y      mult:res.lpi#3.dfm.1                                                 
    mult:t:mul:cmp.a                                          32         Y           Y      mult:t:mul:cmp.a                                                     
    mult:t:mul:cmp.b                                          32                            mult:t:mul:cmp.b                                                     
    mult:t:mul:cmp.z.oreg:pconst(63:32)                       32                            mult:t:mul:cmp.z.oreg:pconst(63:32)                                  
    mult:z:mul.itm.1                                          32         Y           Y      mult:z:mul.itm.1                                                     
    mult:z_:mul.itm                                           32         Y           Y      mult:z_:mul.itm                                                      
    p.sva                                                     32         Y           Y      p.sva                                                                
    tmp#2.sva#1                                               32                            tmp#2.sva#1                                                          
                                                                                            tmp#2.sva#1.2                                                        
                                                                                            operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    tmp#2.sva#1.1                                             32         Y           Y      tmp#2.sva#1.1                                                        
    tmp#2.sva#2                                               32                            tmp#2.sva#2                                                          
                                                                                            tmp#2.sva#2.2                                                        
    tmp#2.sva#2.1                                             32         Y           Y      tmp#2.sva#2.1                                                        
    tmp#2.sva#3                                               32                            tmp#2.sva#3                                                          
                                                                                            tmp#2.sva#3.2                                                        
    tmp#2.sva#3.1                                             32         Y           Y      tmp#2.sva#3.1                                                        
    tmp#2.sva#4                                               32                            tmp#2.sva#4                                                          
                                                                                            tmp#2.sva#4.2                                                        
    tmp#2.sva#4.1                                             32         Y           Y      tmp#2.sva#4.1                                                        
    tmp#2.sva#5                                               32                            tmp#2.sva#5                                                          
                                                                                            tmp#2.sva#5.2                                                        
    tmp#2.sva#5.1                                             32         Y           Y      tmp#2.sva#5.1                                                        
    tmp#2.sva#6                                               32                            tmp#2.sva#6                                                          
                                                                                            tmp#2.sva#6.2                                                        
    tmp#2.sva#6.1                                             32         Y           Y      tmp#2.sva#6.1                                                        
    tmp#2.sva#7                                               32                            tmp#2.sva#7                                                          
                                                                                            tmp#2.sva#7.2                                                        
    tmp#2.sva#7.1                                             32         Y           Y      tmp#2.sva#7.1                                                        
    tmp.sva                                                   32                            tmp.sva                                                              
                                                                                            tmp.sva#1.2                                                          
    tmp.sva#1                                                 32                            tmp.sva#1                                                            
                                                                                            tmp.sva#2.2                                                          
    tmp.sva#1.1                                               32         Y           Y      tmp.sva#1.1                                                          
    tmp.sva#2                                                 32                            tmp.sva#2                                                            
                                                                                            tmp.sva#3.2                                                          
    tmp.sva#2.1                                               32         Y           Y      tmp.sva#2.1                                                          
    tmp.sva#3                                                 32                            tmp.sva#3                                                            
                                                                                            tmp.sva#4.2                                                          
    tmp.sva#3.1                                               32         Y           Y      tmp.sva#3.1                                                          
    tmp.sva#4                                                 32                            tmp.sva#4                                                            
                                                                                            tmp.sva#5.2                                                          
    tmp.sva#4.1                                               32         Y           Y      tmp.sva#4.1                                                          
    tmp.sva#5                                                 32                            tmp.sva#5                                                            
                                                                                            tmp.sva#6.2                                                          
    tmp.sva#5.1                                               32         Y           Y      tmp.sva#5.1                                                          
    tmp.sva#6                                                 32                            tmp.sva#6                                                            
                                                                                            tmp.sva#7.2                                                          
    tmp.sva#6.1                                               32         Y           Y      tmp.sva#6.1                                                          
    tmp.sva#7                                                 32                            tmp.sva#7                                                            
                                                                                            tmp.sva.2                                                            
    tmp.sva#7.1                                               32         Y           Y      tmp.sva#7.1                                                          
    tmp.sva.1                                                 32         Y           Y      tmp.sva.1                                                            
    for:for:mul.itm                                           14         Y           Y      for:for:mul.itm                                                      
    for:for:t(13:0).sva(12:0)                                 13         Y           Y      for:for:t(13:0).sva(12:0)                                            
    reg(s(13:0)).ftd#1                                        13         Y           Y      reg(s(13:0)).ftd#1                                                   
    for:for:a:acc.psp.sva(12:2)                               11         Y           Y      for:for:a:acc.psp.sva(12:2)                                          
    for:for:a:acc.psp.sva.1(12:2)                             11         Y           Y      for:for:a:acc.psp.sva.1(12:2)                                        
    for:for:acc.tdx#1(13:0).sva.1(13:3)                       11         Y           Y      for:for:acc.tdx#1(13:0).sva.1(13:3)                                  
    for:for:acc.tdx#1(13:0).sva.2(13:3)                       11         Y           Y      for:for:acc.tdx#1(13:0).sva.2(13:3)                                  
    for:for:acc.tdx(13:0).sva(13:3)                           11         Y           Y      for:for:acc.tdx(13:0).sva(13:3)                                      
    for:for:acc.tdx(13:0).sva.1(13:3)                         11         Y           Y      for:for:acc.tdx(13:0).sva.1(13:3)                                    
    for:for:acc.tdx(13:0).sva.2(13:3)                         11         Y           Y      for:for:acc.tdx(13:0).sva.2(13:3)                                    
    reg(for:for:acc.tdx#1(13:0)).ftd                          11                            reg(for:for:acc.tdx#1(13:0)).ftd                                     
    idx(3:0).sva                                               4         Y           Y      idx(3:0).sva                                                         
    shift(3:0).sva                                             4         Y           Y      shift(3:0).sva                                                       
    for:for:acc.tdx(13:0).sva(2:0)                             3                            for:for:acc.tdx(13:0).sva(2:0)                                       
    for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm            3         Y           Y      for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm                      
                                                                                            for:for:slc(for:for:acc.tdx#1(13:0))(2-0).itm                        
    for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.1          3         Y           Y      for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.1                    
                                                                                            for:for:slc(for:for:acc.tdx#1(13:0))(2-0).itm.1                      
    for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.2          3         Y           Y      for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.2                    
                                                                                            for:for:slc(for:for:acc.tdx#1(13:0))(2-0).itm.2                      
    for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm              3         Y           Y      for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm                        
                                                                                            for:for:slc(for:for:acc.tdx(13:0))(2-0).itm                          
    for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.1            3         Y           Y      for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.1                      
                                                                                            for:for:slc(for:for:acc.tdx(13:0))(2-0).itm.1                        
    for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.2            3         Y           Y      for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.2                      
                                                                                            for:for:slc(for:for:acc.tdx(13:0))(2-0).itm.2                        
    reg(for:for:acc.tdx#1(13:0)).ftd#1                         3                            reg(for:for:acc.tdx#1(13:0)).ftd#1                                   
    for:for:a:acc.psp.sva(1:0)                                 2                            for:for:a:acc.psp.sva(1:0)                                           
    for:for:a:conc#2.itm(2:1)                                  2         Y           Y      for:for:a:conc#2.itm(2:1)                                            
                                                                                            for:for:a:conc#2.itm.2(2:1)                                          
    for:for:a:conc#2.itm.1(2:1)                                2         Y           Y      for:for:a:conc#2.itm.1(2:1)                                          
    for:for.stage_0                                            1                            for:for.stage_0                                                      
    for:for.stage_0.1                                          1         Y           Y      for:for.stage_0.1                                                    
    for:for.stage_0.2                                          1         Y           Y      for:for.stage_0.2                                                    
    for:for.stage_0.3                                          1         Y           Y      for:for.stage_0.3                                                    
    for:for:a:asn.itm                                          1                            for:for:a:asn.itm                                                    
    for:for:a:asn.itm.1                                        1         Y           Y      for:for:a:asn.itm.1                                                  
    for:for:a:asn.itm.2                                        1         Y           Y      for:for:a:asn.itm.2                                                  
                                                                                            for:for:a:conc#2.itm(0)                                              
    for:for:a:conc#2.itm.1(0)                                  1         Y           Y      for:for:a:conc#2.itm.1(0)                                            
    for:for:a:for:for:a:and#1.itm                              1         Y           Y      for:for:a:for:for:a:and#1.itm                                        
    for:for:a:for:for:a:and#1.itm.1                            1         Y           Y      for:for:a:for:for:a:and#1.itm.1                                      
    for:for:a:for:for:a:and#1.itm.2                            1                            for:for:a:for:for:a:and#1.itm.2                                      
    for:for:a:for:for:a:and#10.itm                             1         Y           Y      for:for:a:for:for:a:and#10.itm                                       
    for:for:a:for:for:a:and#10.itm.1                           1         Y           Y      for:for:a:for:for:a:and#10.itm.1                                     
    for:for:a:for:for:a:and#10.itm.2                           1                            for:for:a:for:for:a:and#10.itm.2                                     
    for:for:a:for:for:a:and#11.itm                             1         Y           Y      for:for:a:for:for:a:and#11.itm                                       
    for:for:a:for:for:a:and#11.itm.1                           1         Y           Y      for:for:a:for:for:a:and#11.itm.1                                     
    for:for:a:for:for:a:and#11.itm.2                           1                            for:for:a:for:for:a:and#11.itm.2                                     
    for:for:a:for:for:a:and#12.itm                             1         Y           Y      for:for:a:for:for:a:and#12.itm                                       
    for:for:a:for:for:a:and#12.itm.1                           1         Y           Y      for:for:a:for:for:a:and#12.itm.1                                     
    for:for:a:for:for:a:and#12.itm.2                           1                            for:for:a:for:for:a:and#12.itm.2                                     
    for:for:a:for:for:a:and#13.itm                             1         Y           Y      for:for:a:for:for:a:and#13.itm                                       
    for:for:a:for:for:a:and#13.itm.1                           1         Y           Y      for:for:a:for:for:a:and#13.itm.1                                     
    for:for:a:for:for:a:and#13.itm.2                           1                            for:for:a:for:for:a:and#13.itm.2                                     
    for:for:a:for:for:a:and#2.itm                              1         Y           Y      for:for:a:for:for:a:and#2.itm                                        
    for:for:a:for:for:a:and#2.itm.1                            1         Y           Y      for:for:a:for:for:a:and#2.itm.1                                      
    for:for:a:for:for:a:and#2.itm.2                            1                            for:for:a:for:for:a:and#2.itm.2                                      
    for:for:a:for:for:a:and#3.itm                              1         Y           Y      for:for:a:for:for:a:and#3.itm                                        
    for:for:a:for:for:a:and#3.itm.1                            1         Y           Y      for:for:a:for:for:a:and#3.itm.1                                      
    for:for:a:for:for:a:and#3.itm.2                            1                            for:for:a:for:for:a:and#3.itm.2                                      
    for:for:a:for:for:a:and#4.itm                              1         Y           Y      for:for:a:for:for:a:and#4.itm                                        
    for:for:a:for:for:a:and#4.itm.1                            1         Y           Y      for:for:a:for:for:a:and#4.itm.1                                      
    for:for:a:for:for:a:and#4.itm.2                            1                            for:for:a:for:for:a:and#4.itm.2                                      
    for:for:a:for:for:a:and#5.itm                              1         Y           Y      for:for:a:for:for:a:and#5.itm                                        
    for:for:a:for:for:a:and#5.itm.1                            1         Y           Y      for:for:a:for:for:a:and#5.itm.1                                      
    for:for:a:for:for:a:and#5.itm.2                            1                            for:for:a:for:for:a:and#5.itm.2                                      
    for:for:a:for:for:a:and#6.itm                              1         Y           Y      for:for:a:for:for:a:and#6.itm                                        
    for:for:a:for:for:a:and#6.itm.1                            1         Y           Y      for:for:a:for:for:a:and#6.itm.1                                      
    for:for:a:for:for:a:and#6.itm.2                            1                            for:for:a:for:for:a:and#6.itm.2                                      
    for:for:a:for:for:a:and#7.itm                              1         Y           Y      for:for:a:for:for:a:and#7.itm                                        
    for:for:a:for:for:a:and#7.itm.1                            1         Y           Y      for:for:a:for:for:a:and#7.itm.1                                      
    for:for:a:for:for:a:and#7.itm.2                            1                            for:for:a:for:for:a:and#7.itm.2                                      
    for:for:a:for:for:a:and#8.itm                              1         Y           Y      for:for:a:for:for:a:and#8.itm                                        
    for:for:a:for:for:a:and#8.itm.1                            1         Y           Y      for:for:a:for:for:a:and#8.itm.1                                      
    for:for:a:for:for:a:and#8.itm.2                            1                            for:for:a:for:for:a:and#8.itm.2                                      
    for:for:a:for:for:a:and#9.itm                              1         Y           Y      for:for:a:for:for:a:and#9.itm                                        
    for:for:a:for:for:a:and#9.itm.1                            1         Y           Y      for:for:a:for:for:a:and#9.itm.1                                      
    for:for:a:for:for:a:and#9.itm.2                            1                            for:for:a:for:for:a:and#9.itm.2                                      
    for:for:a:for:for:a:and.itm                                1         Y           Y      for:for:a:for:for:a:and.itm                                          
    for:for:a:for:for:a:and.itm.1                              1         Y           Y      for:for:a:for:for:a:and.itm.1                                        
    for:for:a:for:for:a:and.itm.2                              1                            for:for:a:for:for:a:and.itm.2                                        
    for:for:a:for:for:a:nor#1.itm                              1         Y           Y      for:for:a:for:for:a:nor#1.itm                                        
    for:for:a:for:for:a:nor#1.itm.1                            1         Y           Y      for:for:a:for:for:a:nor#1.itm.1                                      
    for:for:a:for:for:a:nor#1.itm.2                            1                            for:for:a:for:for:a:nor#1.itm.2                                      
    for:for:a:for:for:a:nor.itm                                1         Y           Y      for:for:a:for:for:a:nor.itm                                          
    for:for:a:for:for:a:nor.itm.1                              1         Y           Y      for:for:a:for:for:a:nor.itm.1                                        
    for:for:a:for:for:a:nor.itm.2                              1                            for:for:a:for:for:a:nor.itm.2                                        
    for:for:asn#5.itm                                          1                            for:for:asn#5.itm                                                    
    for:for:asn#5.itm.1                                        1         Y           Y      for:for:asn#5.itm.1                                                  
    for:for:asn#5.itm.2                                        1         Y           Y      for:for:asn#5.itm.2                                                  
    for:for:asn.itm                                            1                            for:for:asn.itm                                                      
    for:for:asn.itm.1                                          1         Y           Y      for:for:asn.itm.1                                                    
    for:for:asn.itm.2                                          1         Y           Y      for:for:asn.itm.2                                                    
    for:for:b:for:for:b:and#1.itm                              1         Y           Y      for:for:b:for:for:b:and#1.itm                                        
    for:for:b:for:for:b:and#10.itm                             1         Y           Y      for:for:b:for:for:b:and#10.itm                                       
    for:for:b:for:for:b:and#11.itm                             1         Y           Y      for:for:b:for:for:b:and#11.itm                                       
    for:for:b:for:for:b:and#12.itm                             1         Y           Y      for:for:b:for:for:b:and#12.itm                                       
    for:for:b:for:for:b:and#13.itm                             1         Y           Y      for:for:b:for:for:b:and#13.itm                                       
    for:for:b:for:for:b:and#2.itm                              1         Y           Y      for:for:b:for:for:b:and#2.itm                                        
    for:for:b:for:for:b:and#3.itm                              1         Y           Y      for:for:b:for:for:b:and#3.itm                                        
    for:for:b:for:for:b:and#4.itm                              1         Y           Y      for:for:b:for:for:b:and#4.itm                                        
    for:for:b:for:for:b:and#5.itm                              1         Y           Y      for:for:b:for:for:b:and#5.itm                                        
    for:for:b:for:for:b:and#6.itm                              1         Y           Y      for:for:b:for:for:b:and#6.itm                                        
    for:for:b:for:for:b:and#7.itm                              1         Y           Y      for:for:b:for:for:b:and#7.itm                                        
    for:for:b:for:for:b:and#8.itm                              1         Y           Y      for:for:b:for:for:b:and#8.itm                                        
    for:for:b:for:for:b:and#9.itm                              1         Y           Y      for:for:b:for:for:b:and#9.itm                                        
    for:for:b:for:for:b:and.itm                                1         Y           Y      for:for:b:for:for:b:and.itm                                          
    for:for:b:for:for:b:nor#1.itm                              1         Y           Y      for:for:b:for:for:b:nor#1.itm                                        
    for:for:b:for:for:b:nor.itm                                1         Y           Y      for:for:b:for:for:b:nor.itm                                          
    nn(1).sva                                                  1         Y           Y      nn(1).sva                                                            
    nn(10).sva                                                 1         Y           Y      nn(10).sva                                                           
    nn(11).sva                                                 1         Y           Y      nn(11).sva                                                           
    nn(12).sva                                                 1         Y           Y      nn(12).sva                                                           
    nn(13).sva                                                 1         Y           Y      nn(13).sva                                                           
    nn(14).sva                                                 1                            nn(14).sva                                                           
    nn(2).sva                                                  1         Y           Y      nn(2).sva                                                            
    nn(3).sva                                                  1         Y           Y      nn(3).sva                                                            
    nn(4).sva                                                  1         Y           Y      nn(4).sva                                                            
    nn(5).sva                                                  1         Y           Y      nn(5).sva                                                            
    nn(6).sva                                                  1         Y           Y      nn(6).sva                                                            
    nn(7).sva                                                  1         Y           Y      nn(7).sva                                                            
    nn(8).sva                                                  1         Y           Y      nn(8).sva                                                            
    nn(9).sva                                                  1         Y           Y      nn(9).sva                                                            
    operator&<34,true>#1:and.psp.sva(0)                        1                            operator&<34,true>#1:and.psp.sva(0)                                  
    reg(s(13:0)).ftd                                           1         Y           Y      reg(s(13:0)).ftd                                                     
    reg(xt:rsc.triosy(0)(7):obj.ld).cse                        1                            reg(xt:rsc.triosy(0)(7):obj.ld).cse                                  
    reg(yt:rsc(0)(0).@.cgo).cse                                1                            reg(yt:rsc(0)(0).@.cgo).cse                                          
    reg(yt:rsc(0)(1).@.cgo).cse                                1                            reg(yt:rsc(0)(1).@.cgo).cse                                          
    reg(yt:rsc(0)(2).@.cgo).cse                                1                            reg(yt:rsc(0)(2).@.cgo).cse                                          
    reg(yt:rsc(0)(3).@.cgo).cse                                1                            reg(yt:rsc(0)(3).@.cgo).cse                                          
    reg(yt:rsc(0)(4).@.cgo).cse                                1                            reg(yt:rsc(0)(4).@.cgo).cse                                          
    reg(yt:rsc(0)(5).@.cgo).cse                                1                            reg(yt:rsc(0)(5).@.cgo).cse                                          
    reg(yt:rsc(0)(6).@.cgo).cse                                1                            reg(yt:rsc(0)(6).@.cgo).cse                                          
    reg(yt:rsc(0)(7).@.cgo).cse                                1                            reg(yt:rsc(0)(7).@.cgo).cse                                          
    x(3).sva                                                   1         Y           Y      x(3).sva                                                             
    y(3).sva                                                   1         Y           Y      y(3).sva                                                             
                                                                                                                                                                 
    Total:                                                  1551            957         957 (Total Gating Ratio: 0.62, CG Opt Gating Ratio: 0.62)                
    
  Timing Report
    Critical Path
      Max Delay:  7.390001
      Slack:      -0.7200009999999999
      
      Path                                                                                                         Startpoint                                   Endpoint                       Delay  Slack   
      ------------------------------------------------------------------------------------------------------------ -------------------------------------------- ------------------------------ ------ -------
      1                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(0).comp 7.3900 -0.7200 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(2)#12                                                                                                                   0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(2)#12.itm                                                                                                               0.0000 4.1400  
        stockham_dit:core/for:for:b:nor                                                                            mgc_nor_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                                  0.0000 4.6900  
        stockham_dit:core/and#63                                                                                   mgc_and_1_2                                                                 0.5500 5.2400  
        stockham_dit:core/and.dcpl#49                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#23                                                                                    mgc_or_1_2                                                                  0.0000 5.2400  
        stockham_dit:core/or#23.itm                                                                                                                                                            0.0000 5.2400  
        stockham_dit:core/and#361                                                                                  mgc_and_1_3                                                                 0.5500 5.7900  
        stockham_dit:core/and#361.itm                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core/or#248                                                                                   mgc_or_1_3                                                                  0.5500 6.3400  
        stockham_dit:core/or#248.rmff                                                                                                                                                          0.0000 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                       0.0000 6.3400  
        stockham_dit:core:wait_dp/for:for:b:or                                                                     mgc_or_1_2                                                                  0.5500 6.8900  
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                      0.0000 6.8900  
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                              0.0000 6.8900  
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                                   0.0000 6.8900  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.8900  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.8900  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.8900  
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                      0.0000 6.8900  
        stockham_dit/yt:rsc(0)(0).comp                                                                             BLOCK_DPRAM_RBW_DUAL_6_11_32_2048_2048_32_1                                 0.0000 7.3900  
                                                                                                                                                                                                              
      2                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(0).comp 7.3900 -0.7200 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(1)#12                                                                                                                   0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(1)#12.itm                                                                                                               0.0000 4.1400  
        stockham_dit:core/for:for:b:nor                                                                            mgc_nor_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                                  0.0000 4.6900  
        stockham_dit:core/and#63                                                                                   mgc_and_1_2                                                                 0.5500 5.2400  
        stockham_dit:core/and.dcpl#49                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#23                                                                                    mgc_or_1_2                                                                  0.0000 5.2400  
        stockham_dit:core/or#23.itm                                                                                                                                                            0.0000 5.2400  
        stockham_dit:core/and#361                                                                                  mgc_and_1_3                                                                 0.5500 5.7900  
        stockham_dit:core/and#361.itm                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core/or#248                                                                                   mgc_or_1_3                                                                  0.5500 6.3400  
        stockham_dit:core/or#248.rmff                                                                                                                                                          0.0000 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                       0.0000 6.3400  
        stockham_dit:core:wait_dp/for:for:b:or                                                                     mgc_or_1_2                                                                  0.5500 6.8900  
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                      0.0000 6.8900  
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                              0.0000 6.8900  
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                                   0.0000 6.8900  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.8900  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.8900  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.8900  
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                      0.0000 6.8900  
        stockham_dit/yt:rsc(0)(0).comp                                                                             BLOCK_DPRAM_RBW_DUAL_6_11_32_2048_2048_32_1                                 0.0000 7.3900  
                                                                                                                                                                                                              
      3                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(2).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5                                                                                                                      0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5.itm                                                                                                                  0.0000 4.1400  
        stockham_dit:core/not#314                                                                                  mgc_not_1                                                                   0.0000 4.1400  
        stockham_dit:core/not#314.itm                                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/and#103                                                                                  mgc_and_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/and.dcpl#86                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/and#104                                                                                  mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#104.itm                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/or#58                                                                                    mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#58.itm                                                                                                                                                            0.0000 4.6900  
        stockham_dit:core/and#409                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#409.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#270                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#270.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(2).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#2                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(2)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(2)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(2)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.3400  
        stockham_dit/yt:rsc(0)(2).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(2).comp                                                                             BLOCK_DPRAM_RBW_DUAL_8_11_32_2048_2048_32_1                                 0.0000 6.8400  
                                                                                                                                                                                                              
      4                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(4).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7                                                                                                                      0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7.itm                                                                                                                  0.0000 4.1400  
        stockham_dit:core/not#313                                                                                  mgc_not_1                                                                   0.0000 4.1400  
        stockham_dit:core/not#313.itm                                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/and#136                                                                                  mgc_and_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/and.dcpl#116                                                                                                                                                         0.0000 4.6900  
        stockham_dit:core/and#137                                                                                  mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#137.itm                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/or#89                                                                                    mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#89.itm                                                                                                                                                            0.0000 4.6900  
        stockham_dit:core/and#457                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#457.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#292                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#292.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(4).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#4                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(4)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(4)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(4)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                          0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                             0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1)gen/clkb_en                                                                                            0.0000 6.3400  
        stockham_dit/yt:rsc(0)(4).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(4).comp                                                                             BLOCK_DPRAM_RBW_DUAL_10_11_32_2048_2048_32_1                                0.0000 6.8400  
                                                                                                                                                                                                              
      5                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(3).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5                                                                                                                      0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5.itm                                                                                                                  0.0000 4.1400  
        stockham_dit:core/not#314                                                                                  mgc_not_1                                                                   0.0000 4.1400  
        stockham_dit:core/not#314.itm                                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/and#103                                                                                  mgc_and_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/and.dcpl#86                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/and#123                                                                                  mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#123.itm                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/or#74                                                                                    mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#74.itm                                                                                                                                                            0.0000 4.6900  
        stockham_dit:core/and#433                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#433.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#281                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#281.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(3).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#3                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(3)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(3)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(3)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.3400  
        stockham_dit/yt:rsc(0)(3).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(3).comp                                                                             BLOCK_DPRAM_RBW_DUAL_9_11_32_2048_2048_32_1                                 0.0000 6.8400  
                                                                                                                                                                                                              
      6                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(5).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7                                                                                                                      0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7.itm                                                                                                                  0.0000 4.1400  
        stockham_dit:core/not#313                                                                                  mgc_not_1                                                                   0.0000 4.1400  
        stockham_dit:core/not#313.itm                                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/and#136                                                                                  mgc_and_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/and.dcpl#116                                                                                                                                                         0.0000 4.6900  
        stockham_dit:core/and#155                                                                                  mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#155.itm                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/or#108                                                                                   mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#108.itm                                                                                                                                                           0.0000 4.6900  
        stockham_dit:core/and#481                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#481.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#303                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#303.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(5).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#5                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(5)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(5)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(5)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                          0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                             0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1)gen/clkb_en                                                                                            0.0000 6.3400  
        stockham_dit/yt:rsc(0)(5).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(5).comp                                                                             BLOCK_DPRAM_RBW_DUAL_11_11_32_2048_2048_32_1                                0.0000 6.8400  
                                                                                                                                                                                                              
      7                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(6).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)                                                                                                                        0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2).itm                                                                                                                    0.0000 4.1400  
        stockham_dit:core/and#168                                                                                  mgc_and_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/and.dcpl#147                                                                                                                                                         0.0000 4.6900  
        stockham_dit:core/and#169                                                                                  mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#169.itm                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/or#124                                                                                   mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#124.itm                                                                                                                                                           0.0000 4.6900  
        stockham_dit:core/and#505                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#505.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#314                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#314.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(6).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#6                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(6)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(6)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(6)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                          0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                             0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1)gen/clkb_en                                                                                            0.0000 6.3400  
        stockham_dit/yt:rsc(0)(6).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(6).comp                                                                             BLOCK_DPRAM_RBW_DUAL_12_11_32_2048_2048_32_1                                0.0000 6.8400  
                                                                                                                                                                                                              
      8                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(1).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(2)#12                                                                                                                   0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(2)#12.itm                                                                                                               0.0000 4.1400  
        stockham_dit:core/for:for:b:nor                                                                            mgc_nor_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                                  0.0000 4.6900  
        stockham_dit:core/and#87                                                                                   mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#87.itm                                                                                                                                                           0.0000 4.6900  
        stockham_dit:core/or#42                                                                                    mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#42.itm                                                                                                                                                            0.0000 4.6900  
        stockham_dit:core/and#385                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#385.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#259                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#259.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(1).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#1                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(1)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(1)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(1)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.3400  
        stockham_dit/yt:rsc(0)(1).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(1).comp                                                                             BLOCK_DPRAM_RBW_DUAL_7_11_32_2048_2048_32_1                                 0.0000 6.8400  
                                                                                                                                                                                                              
      9                                                                                                            stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(1).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(1)#12                                                                                                                   0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(1)#12.itm                                                                                                               0.0000 4.1400  
        stockham_dit:core/for:for:b:nor                                                                            mgc_nor_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                                  0.0000 4.6900  
        stockham_dit:core/and#87                                                                                   mgc_and_1_2                                                                 0.0000 4.6900  
        stockham_dit:core/and#87.itm                                                                                                                                                           0.0000 4.6900  
        stockham_dit:core/or#42                                                                                    mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#42.itm                                                                                                                                                            0.0000 4.6900  
        stockham_dit:core/and#385                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#385.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#259                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#259.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(1).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or#1                                                                   mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(1)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(1)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(1)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.3400  
        stockham_dit/yt:rsc(0)(1).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(1).comp                                                                             BLOCK_DPRAM_RBW_DUAL_7_11_32_2048_2048_32_1                                 0.0000 6.8400  
                                                                                                                                                                                                              
      10                                                                                                           stockham_dit:core/reg(s(13:0))#1             stockham_dit/yt:rsc(0)(0).comp 6.8400 -0.1700 
                                                                                                                                                                                                              
        Instance                                                                                                   Component                                                                   Delta  Delay   
        --------                                                                                                   ---------                                                                   -----  -----   
        stockham_dit:core/reg(s(13:0))#1                                                                           mgc_reg_pos_13_0_0_0_0_1_1                                                  0.3200 0.3200  
        stockham_dit:core/reg(s(13:0)).ftd#1                                                                                                                                                   0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                                  mgc_addc_13_0_1_1_13                                                        1.0800 1.4000  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                          0.0000 1.4000  
        stockham_dit:core/operator&<34,true>#1:and                                                                 mgc_and_13_2                                                                0.5500 1.9500  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                                   0.0000 1.9500  
        stockham_dit:core/for:for:b:acc                                                                            mgc_addc_14_0_14_0_14                                                       1.0950 3.0450  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                                    0.0000 3.0450  
        stockham_dit:core/for:for:b:for:for:b:acc                                                                  mgc_addc_14_0_14_0_14                                                       1.0950 4.1400  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(0)#9                                                                                                                      0.0000 4.1400  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(0)#9.itm                                                                                                                  0.0000 4.1400  
        stockham_dit:core/not#304                                                                                  mgc_not_1                                                                   0.0000 4.1400  
        stockham_dit:core/not#304.itm                                                                                                                                                          0.0000 4.1400  
        stockham_dit:core/and#63                                                                                   mgc_and_1_2                                                                 0.5500 4.6900  
        stockham_dit:core/and.dcpl#49                                                                                                                                                          0.0000 4.6900  
        stockham_dit:core/or#23                                                                                    mgc_or_1_2                                                                  0.0000 4.6900  
        stockham_dit:core/or#23.itm                                                                                                                                                            0.0000 4.6900  
        stockham_dit:core/and#361                                                                                  mgc_and_1_3                                                                 0.5500 5.2400  
        stockham_dit:core/and#361.itm                                                                                                                                                          0.0000 5.2400  
        stockham_dit:core/or#248                                                                                   mgc_or_1_3                                                                  0.5500 5.7900  
        stockham_dit:core/or#248.rmff                                                                                                                                                          0.0000 5.7900  
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                       0.0000 5.7900  
        stockham_dit:core:wait_dp/for:for:b:or                                                                     mgc_or_1_2                                                                  0.5500 6.3400  
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                      0.0000 6.3400  
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                              0.0000 6.3400  
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                                   0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/clkb_en_d                                                                                           0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/for:for:b:asn(clkb_en)                                                                              0.0000 6.3400  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1)gen/clkb_en                                                                                             0.0000 6.3400  
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                      0.0000 6.3400  
        stockham_dit/yt:rsc(0)(0).comp                                                                             BLOCK_DPRAM_RBW_DUAL_6_11_32_2048_2048_32_1                                 0.5500 6.8400  
                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 6.67
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                 Port                                                                  Slack (Delay) Messages                
      ------------------------------------------------------------------------ ------------------------------------------------------------------- ------- ------- -----------------------
      stockham_dit:core/reg(mult:res.lpi#3.dfm.1)                              mult:res:mux.itm                                                     3.3650  3.3050                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor.itm.2)                     for:for:a:for:for:a:nor.itm.1                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and.itm.2)                     for:for:a:for:for:a:and.itm.1                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#1.itm.2)                   for:for:a:for:for:a:and#1.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#2.itm.2)                   for:for:a:for:for:a:and#2.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#3.itm.2)                   for:for:a:for:for:a:and#3.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#4.itm.2)                   for:for:a:for:for:a:and#4.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#5.itm.2)                   for:for:a:for:for:a:and#5.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#6.itm.2)                   for:for:a:for:for:a:and#6.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1.itm.2)                   for:for:a:for:for:a:nor#1.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(y(3))                                              y:y:and.itm                                                          5.8000  0.8700                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#7.itm.2)                   for:for:a:for:for:a:and#7.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#8.itm.2)                   for:for:a:for:for:a:and#8.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#9.itm.2)                   for:for:a:for:for:a:and#9.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#10.itm.2)                  for:for:a:for:for:a:and#10.itm.1                                     6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#11.itm.2)                  for:for:a:for:for:a:and#11.itm.1                                     6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#12.itm.2)                  for:for:a:for:for:a:and#12.itm.1                                     6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#13.itm.2)                  for:for:a:for:for:a:and#13.itm.1                                     6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:asn.itm.2)                               for:for:a:for:for:a:mux.itm                                          6.6700  0.0000                         
      stockham_dit:core/reg(idx(3:0))                                          for:for:and.itm                                                      4.8550  1.8150                         
      stockham_dit:core/reg(for:for.stage_0)                                   for:for:for:for:and.itm                                              3.6950  2.9750                         
      stockham_dit:core/reg(for:for:t(13:0).sva(12:0))                         for:for:t:for:for:t:and.itm                                          3.6950  2.9750                         
      stockham_dit:core/reg(x(3))                                              x:x:or.itm                                                           5.8000  0.8700                         
      stockham_dit:core/reg(s(13:0))                                           s:s:s:not.itm                                                        6.6700  0.0000                         
      stockham_dit:core/reg(s(13:0))#1                                         s:s:s:and.itm                                                        5.8000  0.8700                         
      stockham_dit:core/reg(shift(3:0))                                        shift:shift:mux.itm                                                  5.3250  1.3450                         
      stockham_dit:core/reg(p)                                                 p:rsci.idat                                                          6.6700  0.0000                         
      stockham_dit:core/reg(for:for:acc.tdx(13:0).sva.2(13:3))                 for:for:acc.tdx(13:0).sva.1(13:3)                                    6.3500  0.3200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.2)   for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.1                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:acc.tdx#1(13:0).sva.2(13:3))               for:for:acc.tdx#1(13:0).sva.1(13:3)                                  6.3500  0.3200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.2) for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.1                    6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn#5.itm.2)                               for:for:asn#5.itm.1                                                  6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn.itm.2)                                 for:for:asn.itm.1                                                    6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:conc#2.itm.1(2:1))                       for:for:a:conc#2.itm(2:1)                                            6.6700  0.0000                         
      stockham_dit:core/reg(for:for:a:conc#2.itm.1(0))                         for:for:a:asn.itm.2                                                  6.6700  0.0000                         
      stockham_dit:core/reg(mult:z:mul.itm.1)                                  mult:z:mul.itm                                                       1.5825  5.0875                         
      stockham_dit:core/reg(for:for:a:asn.itm.1)                               for:for:a:asn.itm                                                    6.6700  0.0000                         
      stockham_dit:core/reg(for:for.stage_0.1)                                 for:for:mux#18.cse                                                   5.0200  1.6500                         
      stockham_dit:core/reg(for:for.stage_0.2)                                 for:for:for:for:for:for:and#1.itm                                    5.5700  1.1000                         
      stockham_dit:core/reg(for:for.stage_0.3)                                 for:for:for:for:for:for:and.itm                                      5.5700  1.1000                         
      stockham_dit:core/reg(yt:rsc(0)(0).@.cgo)                                or#248.rmff                                                         -0.2200  6.8900 (clock period exceeded) 
      stockham_dit:core/reg(yt:rsc(0)(1).@.cgo)                                or#259.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(yt:rsc(0)(2).@.cgo)                                or#270.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(yt:rsc(0)(3).@.cgo)                                or#281.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(yt:rsc(0)(4).@.cgo)                                or#292.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(yt:rsc(0)(5).@.cgo)                                or#303.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(yt:rsc(0)(6).@.cgo)                                or#314.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(yt:rsc(0)(7).@.cgo)                                or#325.rmff                                                          0.3300  6.3400                         
      stockham_dit:core/reg(xt:rsc.triosy(0)(7):obj.ld)                        and#711.itm                                                          3.6950  2.9750                         
      stockham_dit:core/reg(mult:t:mul:cmp.a)                                  for:for:b:for:for:b:mux1h.itm                                        2.7700  3.9000                         
      stockham_dit:core/reg(mult:t:mul:cmp.b)                                  twiddle_h:rsci.q_d                                                   4.2700  2.4000                         
      stockham_dit:core/reg(for:for:a:conc#2.itm(2:1))                         for:for:a:for:for:a:mux#1.itm                                        6.6700  0.0000                         
      stockham_dit:core/reg(for:for:a:asn)                                     for:for:a:and.itm                                                    6.6700  0.0000                         
      stockham_dit:core/reg(for:for:a:acc.psp.sva.1(12:2))                     for:for:a:acc.psp.sva(12:2)                                          6.3500  0.3200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm.1) for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1.itm                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn#5.itm.1)                               for:for:asn#5.itm                                                    5.2500  1.4200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm.1)   for:for:slc(for:for:acc.tdx(13:0))(2-0)#1.itm                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn.itm.1)                                 for:for:asn.itm                                                      5.2500  1.4200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#13.itm.1)                  for:for:a:for:for:a:and#13.itm                                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#12.itm.1)                  for:for:a:for:for:a:and#12.itm                                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#11.itm.1)                  for:for:a:for:for:a:and#11.itm                                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#10.itm.1)                  for:for:a:for:for:a:and#10.itm                                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#9.itm.1)                   for:for:a:for:for:a:and#9.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#8.itm.1)                   for:for:a:for:for:a:and#8.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#7.itm.1)                   for:for:a:for:for:a:and#7.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1.itm.1)                   for:for:a:for:for:a:nor#1.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#6.itm.1)                   for:for:a:for:for:a:and#6.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#5.itm.1)                   for:for:a:for:for:a:and#5.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#4.itm.1)                   for:for:a:for:for:a:and#4.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#3.itm.1)                   for:for:a:for:for:a:and#3.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#2.itm.1)                   for:for:a:for:for:a:and#2.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#1.itm.1)                   for:for:a:for:for:a:and#1.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and.itm.1)                     for:for:a:for:for:a:and.itm                                          6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor.itm.1)                     for:for:a:for:for:a:nor.itm                                          6.3500  0.3200                         
      stockham_dit:core/reg(for:for:acc.tdx#1(13:0).sva.1(13:3))               reg(for:for:acc.tdx#1(13:0)).ftd                                     6.3500  0.3200                         
      stockham_dit:core/reg(for:for:acc.tdx(13:0).sva.1(13:3))                 for:for:acc.tdx(13:0).sva(13:3)                                      5.2550  1.4150                         
      stockham_dit:core/reg(tmp#2.sva#1.1)                                     tmp#2.sva#1                                                          1.5025  5.1675                         
      stockham_dit:core/reg(tmp#2.sva#2.1)                                     tmp#2.sva#2                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#3.1)                                     tmp#2.sva#3                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#4.1)                                     tmp#2.sva#4                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#5.1)                                     tmp#2.sva#5                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#6.1)                                     tmp#2.sva#6                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#7.1)                                     tmp#2.sva#7                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva.1)                                         tmp.sva                                                              3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#1.1)                                       tmp.sva#1                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#2.1)                                       tmp.sva#2                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#3.1)                                       tmp.sva#3                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#4.1)                                       tmp.sva#4                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#5.1)                                       tmp.sva#5                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#6.1)                                       tmp.sva#6                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#7.1)                                       tmp.sva#7                                                            3.4850  3.1850                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1)       for:for:slc(for:for:acc.tdx#1(13:0).sva#1)(2-0).itm                  5.2550  1.4150                         
      stockham_dit:core/reg(for:for:asn#5)                                     for:for:or#3.itm                                                     5.0200  1.6500                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(13:0))(2-0)#1)         for:for:slc(for:for:acc.tdx(13:0).sva#1)(2-0).itm                    3.6400  3.0300                         
      stockham_dit:core/reg(for:for:asn)                                       for:for:or#4.itm                                                     5.0200  1.6500                         
      stockham_dit:core/reg(nn(14))                                            nn:nn:and.itm                                                        5.5700  1.1000                         
      stockham_dit:core/reg(nn(13))                                            nn:nn:and#1.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(12))                                            nn:nn:and#2.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(11))                                            nn:nn:and#3.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(10))                                            nn:nn:and#4.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(9))                                             nn:nn:and#5.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(8))                                             nn:nn:and#6.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(7))                                             nn:nn:and#7.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(6))                                             nn:nn:and#8.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(5))                                             nn:nn:and#9.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(4))                                             nn:nn:and#10.itm                                                     5.8000  0.8700                         
      stockham_dit:core/reg(nn(3))                                             nn:nn:and#11.itm                                                     5.8000  0.8700                         
      stockham_dit:core/reg(nn(2))                                             nn:nn:and#12.itm                                                     5.8000  0.8700                         
      stockham_dit:core/reg(nn(1))                                             slc(fsm_output)(0)#10.itm                                            6.6700  0.0000                         
      stockham_dit:core/reg                                                    for:for:a:mux1h#81.itm                                               3.7200  2.9500                         
      stockham_dit:core/reg#1                                                  for:for:a:mux#63.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#2                                                  for:for:a:mux#64.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#3                                                  for:for:a:mux#65.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#4                                                  for:for:a:mux#66.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#5                                                  for:for:a:mux#67.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#6                                                  for:for:a:mux#68.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#7                                                  for:for:a:mux#69.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#8                                                  for:for:a:mux#70.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#9                                                  for:for:a:mux#71.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#10                                                 for:for:a:mux#72.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#11                                                 for:for:a:mux#73.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#12                                                 for:for:a:mux#74.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#13                                                 for:for:a:mux#75.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#14                                                 for:for:a:mux#76.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg(modulo_sub:base)                                   for:for:acc#5.itm                                                    1.4050  5.2650                         
      stockham_dit:core/reg(modulo_add:base)                                   for:for:acc#2.itm                                                    1.4050  5.2650                         
      stockham_dit:core/reg(for:for:a:acc.psp)                                 slc(for:for:a:mux#77.rgt)(12-2).itm                                  3.6400  3.0300                         
      stockham_dit:core/reg(for:for:a:acc.psp)#1                               slc(for:for:a:mux#77.rgt)(1-0).itm                                   3.6400  3.0300                         
      stockham_dit:core/reg(operator&<34,true>#1:and.psp)                      operator&<34,true>#1:slc(operator&<34,true>#1:and.psp.sva#1)(0).itm  4.7200  1.9500                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#13)                        for:for:b:for:for:b:and#13.itm#4                                     1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#12)                        for:for:b:for:for:b:and#12.itm#4                                     1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#11)                        for:for:b:for:for:b:and#11.itm#4                                     1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#10)                        for:for:b:for:for:b:and#10.itm#4                                     1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#9)                         for:for:b:for:for:b:and#9.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#8)                         for:for:b:for:for:b:and#8.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#7)                         for:for:b:for:for:b:and#7.itm#4                                      1.4300  5.2400                         
      stockham_dit:core/reg(for:for:b:for:for:b:nor#1)                         for:for:b:for:for:b:nor#1.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#6)                         for:for:b:for:for:b:and#6.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#5)                         for:for:b:for:for:b:and#5.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#4)                         for:for:b:for:for:b:and#4.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#3)                         for:for:b:for:for:b:and#3.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#2)                         for:for:b:for:for:b:and#2.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#1)                         for:for:b:for:for:b:and#1.itm#4                                      1.9800  4.6900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and)                           for:for:b:for:for:b:and.itm#4                                        1.4300  5.2400                         
      stockham_dit:core/reg(for:for:b:for:for:b:nor)                           for:for:b:for:for:b:nor.itm#4                                        1.9800  4.6900                         
      stockham_dit:core/reg(for:for:acc.tdx(13:0))                             slc(for:for:mux#16.rgt)(13-3).itm                                    3.6400  3.0300                         
      stockham_dit:core/reg(for:for:acc.tdx(13:0))#1                           slc(for:for:mux#16.rgt)(2-0).itm                                     3.6400  3.0300                         
      stockham_dit:core/reg(for:for:mul)                                       for:for:slc(z.out#3)(13-0).itm                                       1.5025  5.1675                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#13)                        for:for:a:for:for:a:and#13.itm#3                                     3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#12)                        for:for:a:for:for:a:and#12.itm#3                                     3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#11)                        for:for:a:for:for:a:and#11.itm#3                                     3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#10)                        for:for:a:for:for:a:and#10.itm#3                                     3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#9)                         for:for:a:for:for:a:and#9.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#8)                         for:for:a:for:for:a:and#8.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#7)                         for:for:a:for:for:a:and#7.itm#3                                      2.5400  4.1300                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1)                         for:for:a:for:for:a:nor#1.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#6)                         for:for:a:for:for:a:and#6.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#5)                         for:for:a:for:for:a:and#5.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#4)                         for:for:a:for:for:a:and#4.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#3)                         for:for:a:for:for:a:and#3.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#2)                         for:for:a:for:for:a:and#2.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#1)                         for:for:a:for:for:a:and#1.itm#3                                      3.0900  3.5800                         
      stockham_dit:core/reg(for:for:a:for:for:a:and)                           for:for:a:for:for:a:and.itm#3                                        2.5400  4.1300                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor)                           for:for:a:for:for:a:nor.itm#3                                        3.0900  3.5800                         
      stockham_dit:core/reg(mult:z_:mul)                                       z.out#3                                                              1.5025  5.1675                         
      stockham_dit:core/reg(for:for:w:asn#2)                                   twiddle:rsci.q_d                                                     4.2700  2.4000                         
      stockham_dit:core/reg(for:for:acc.tdx#1(13:0))                           for:for:slc(for:for:acc.tdx#1(13:0).sva#1)(13-3).itm                 5.2550  1.4150                         
      stockham_dit:core/reg(for:for:acc.tdx#1(13:0))#1                         for:for:b:slc(for:for:b:acc.tdx(13:0).sva#1)(2-0).itm                2.5300  4.1400                         
      stockham_dit:core:wait_dp/reg(mult:t:mul:cmp.z.oreg)                     mult:t:slc(mult:t:mul:cmp.z)(63-32).itm                              0.2543  6.4157                         
      stockham_dit                                                             xt:rsc(0)(0).adra                                                    1.4800  5.1900                         
      stockham_dit                                                             xt:rsc(0)(0).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(0).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(0).adrb                                                    1.4800  5.1900                         
      stockham_dit                                                             xt:rsc(0)(0).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(0).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(0).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(1).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(1).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(1).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(1).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(1).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(1).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(1).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(2).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(2).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(2).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(2).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(2).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(2).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(2).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(3).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(3).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(3).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(3).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(3).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(3).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(3).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(4).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(4).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(4).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(4).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(4).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(4).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(4).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(5).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(5).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(5).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(5).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(5).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(5).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(5).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(6).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(6).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(6).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(6).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(6).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(6).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(6).lz                                               6.3500  0.3200                         
      stockham_dit                                                             xt:rsc(0)(7).adra                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(7).da                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(7).wea                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc(0)(7).adrb                                                    1.9500  4.7200                         
      stockham_dit                                                             xt:rsc(0)(7).db                                                      2.8650  3.8050                         
      stockham_dit                                                             xt:rsc(0)(7).web                                                     3.5700  3.1000                         
      stockham_dit                                                             xt:rsc.triosy(0)(7).lz                                               6.3500  0.3200                         
      stockham_dit                                                             p:rsc.triosy.lz                                                      6.3500  0.3200                         
      stockham_dit                                                             twiddle:rsc.radr                                                     1.2200  5.4500                         
      stockham_dit                                                             twiddle:rsc.triosy.lz                                                6.3500  0.3200                         
      stockham_dit                                                             twiddle_h:rsc.radr                                                   1.2200  5.4500                         
      stockham_dit                                                             twiddle_h:rsc.triosy.lz                                              6.3500  0.3200                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   4     2 
    -                  33     1 
    -                  32     4 
    -                  14     5 
    -                  13     2 
    and                         
    -                   4     1 
    -                  13     4 
    -                   1   231 
    lshift                      
    -                  14     1 
    mul                         
    -                  64     1 
    -                  32     2 
    mux                         
    -                   4     1 
    -                  32    25 
    -                   2     1 
    -                  13     1 
    -                  11    30 
    -                   1    48 
    mux1h                       
    -                  32     3 
    -                  11     1 
    -                   1     3 
    nand                        
    -                   1    17 
    nor                         
    -                   1    90 
    not                         
    -                  32     6 
    -                  13     1 
    -                   1   242 
    or                          
    -                   1   165 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     8 
    read_sync                   
    -                   0    11 
    reg                         
    -                   4     2 
    -                  32    40 
    -                   3     8 
    -                   2     3 
    -                  14     1 
    -                  13     2 
    -                  11     8 
    -                   1   105 
    rshift                      
    -                  13     1 
    xnor                        
    -                   1     1 
    xor                         
    -                   1     1 
    
  End of Report
