
# To build simv from RTL:
$ make
$ cd basejump_stl && git submodule update --init --recursive
$ cd bsg_manycore && make checkout_submodules
$ cd testing/rtl && make (5~10 minutes)
  (enable waveform: WAVE=1, default 0)
  (use CUDA-Lite instead of SPMD loader: CUDA=1, default 0)
  (faster iteration when debugging: OVERRIDE_PODS_X=1 OVERRIDE_PODS_Y=1, default 4x4)
  (use on-chip clock generator: USE_CLK_GEN=1, default 0)

# To run tests: (WAVE=1 flag must match generated simv)
$ cd bsg_manycore && make tools (takes long time)
>> update software/mk/Makefile.paths, set BSG_MACHINE_PATH?=$(BSG_MANYCORE_DIR)/../testing/rtl/out
>> run single test: cd software/spmd/hello; make bsg_pods_X=4 bsg_pods_Y=4
>> run regression: cd software/spmd; make -j16 recurse-all bsg_pods_X=4 bsg_pods_Y=4

# To run cuda-lite tests: (WAVE=1 flag must match generated simv)
# cd bsg_manycore && make tools (takes long time)
>> update bsg_replicant/machine.mk, set BSG_MACHINE_PATH=$(BSG_F1_DIR)/../testing/rtl/out
>> update bsg_replicant/platform.mk, set BSG_PLATFORM=tapeout-vcs
>> run single test: cd examples/cuda/test_vec_add; make main.exec.log
>> run regression: cd examples/cuda; make regression -j16