module control(opcode,BR,JP,DMwe,Rwe,Rwd,Rdst,ALUop,ALUinB);
input [5:0] opcode;
output BR;
output JP;
output DMwe;
output Rwe;
output Rwd;
output Rdst;
output ALUop;
output ALUinB;
assign BR = 1'b0;
assign JP = 1'b0;
assign DMwe = 1'b0;
assign Rwe = 1'b0;
assign Rwd = 1'b0;
assign Rdst = 1'b0;
assign ALUop = 1'b0;
assign ALUinB = 1'b0;

assign Rdst = 1'b1;

//case(opcode)
//		case: 5'b00000:begin
//		assign Rdst = 1'b1;
//		assign Rwe = 1'b1;
//		end
//		case: 5'b00001:begin
//		assign Rwe = 1'b1;
//		assign ALUinB = 1'b1;
//		end
//		default:
//endcase

endmodule