// Seed: 1152443494
module module_0 ();
  wire id_1, id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd87
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  logic [id_1  !=?  ~  id_2 : -1] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd90,
    parameter id_6 = 32'd8
) (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input uwire _id_4,
    output supply0 id_5,
    input tri1 _id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri id_9,
    input wand id_10,
    output tri1 id_11,
    input supply1 id_12,
    output wire id_13,
    output tri0 id_14,
    output wor id_15,
    output wand id_16
);
  assign id_15 = (id_4) - -1;
  assign id_13 = id_1;
  logic [id_4 : id_6] id_18;
  module_0 modCall_1 ();
endmodule
