{ "Error" "0" "" "Failed to restore D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/Resources/MAX1000NIOSII/max1000_nios_lab_completed/max1000_nios_lab_completed.qar" {  } {  } 0 0 "Failed to restore D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/Resources/MAX1000NIOSII/max1000_nios_lab_completed/max1000_nios_lab_completed.qar" 0 0 "Shell" 0 0 1615142331391 ""}
{ "Info" "0" "" "Generated report 'nios_lab_top.restore.rpt'" {  } {  } 0 0 "Generated report 'nios_lab_top.restore.rpt'" 0 0 "Shell" 0 0 1615142331397 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/apps/qpm/qar.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1615142331494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 93 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 93 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615142331494 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 07 19:38:51 2021 " "Processing ended: Sun Mar 07 19:38:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615142331494 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615142331494 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615142331494 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1615142331494 ""}
