<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 21 09:12:51 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>20419</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12120</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>56</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>psg1/env_reset </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_108m </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>411.534(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>76.376(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_env_reset</td>
<td>3.600(MHz)</td>
<td>366.787(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;" class = "error">93.576(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_reset!</h4>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>-1.427</td>
<td>1</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.427</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.652</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.113</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/io_state_r_s5/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>11.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.658</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>11.500</td>
</tr>
<tr>
<td>4</td>
<td>0.012</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_0_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>10.830</td>
</tr>
<tr>
<td>5</td>
<td>0.527</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>10.315</td>
</tr>
<tr>
<td>6</td>
<td>0.624</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>10.218</td>
</tr>
<tr>
<td>7</td>
<td>0.803</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>10.039</td>
</tr>
<tr>
<td>8</td>
<td>0.829</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.344</td>
</tr>
<tr>
<td>9</td>
<td>1.012</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.160</td>
</tr>
<tr>
<td>10</td>
<td>1.052</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.172</td>
</tr>
<tr>
<td>11</td>
<td>1.057</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.115</td>
</tr>
<tr>
<td>12</td>
<td>1.080</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.144</td>
</tr>
<tr>
<td>13</td>
<td>1.093</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.132</td>
</tr>
<tr>
<td>14</td>
<td>1.093</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.132</td>
</tr>
<tr>
<td>15</td>
<td>1.148</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>16</td>
<td>1.148</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>17</td>
<td>1.171</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.054</td>
</tr>
<tr>
<td>18</td>
<td>1.171</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.054</td>
</tr>
<tr>
<td>19</td>
<td>1.176</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.048</td>
</tr>
<tr>
<td>20</td>
<td>1.176</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.048</td>
</tr>
<tr>
<td>21</td>
<td>1.222</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.002</td>
</tr>
<tr>
<td>22</td>
<td>1.222</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.002</td>
</tr>
<tr>
<td>23</td>
<td>1.226</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.999</td>
</tr>
<tr>
<td>24</td>
<td>1.236</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.989</td>
</tr>
<tr>
<td>25</td>
<td>1.236</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.989</td>
</tr>
<tr>
<td>26</td>
<td>1.236</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.989</td>
</tr>
<tr>
<td>27</td>
<td>1.236</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.989</td>
</tr>
<tr>
<td>28</td>
<td>1.264</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.960</td>
</tr>
<tr>
<td>29</td>
<td>1.264</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.960</td>
</tr>
<tr>
<td>30</td>
<td>1.264</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.960</td>
</tr>
<tr>
<td>31</td>
<td>1.264</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.960</td>
</tr>
<tr>
<td>32</td>
<td>1.275</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.897</td>
</tr>
<tr>
<td>33</td>
<td>1.341</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>6.196</td>
</tr>
<tr>
<td>34</td>
<td>1.406</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.819</td>
</tr>
<tr>
<td>35</td>
<td>1.406</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.819</td>
</tr>
<tr>
<td>36</td>
<td>1.409</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.815</td>
</tr>
<tr>
<td>37</td>
<td>1.410</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
<td>cpu1/u0/IR_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>6.126</td>
</tr>
<tr>
<td>38</td>
<td>1.444</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.729</td>
</tr>
<tr>
<td>39</td>
<td>1.452</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.720</td>
</tr>
<tr>
<td>40</td>
<td>1.478</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.694</td>
</tr>
<tr>
<td>41</td>
<td>1.496</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.677</td>
</tr>
<tr>
<td>42</td>
<td>1.511</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>6.025</td>
</tr>
<tr>
<td>43</td>
<td>1.659</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.513</td>
</tr>
<tr>
<td>44</td>
<td>1.673</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.499</td>
</tr>
<tr>
<td>45</td>
<td>1.711</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.461</td>
</tr>
<tr>
<td>46</td>
<td>1.711</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.461</td>
</tr>
<tr>
<td>47</td>
<td>1.762</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.463</td>
</tr>
<tr>
<td>48</td>
<td>1.778</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.446</td>
</tr>
<tr>
<td>49</td>
<td>1.782</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.755</td>
</tr>
<tr>
<td>50</td>
<td>1.916</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.308</td>
</tr>
<tr>
<td>51</td>
<td>1.957</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.216</td>
</tr>
<tr>
<td>52</td>
<td>1.959</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.213</td>
</tr>
<tr>
<td>53</td>
<td>2.134</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.038</td>
</tr>
<tr>
<td>54</td>
<td>2.175</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.997</td>
</tr>
<tr>
<td>55</td>
<td>2.386</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.839</td>
</tr>
<tr>
<td>56</td>
<td>2.386</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.839</td>
</tr>
<tr>
<td>57</td>
<td>2.404</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.133</td>
</tr>
<tr>
<td>58</td>
<td>2.419</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.806</td>
</tr>
<tr>
<td>59</td>
<td>2.509</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.028</td>
</tr>
<tr>
<td>60</td>
<td>2.553</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.984</td>
</tr>
<tr>
<td>61</td>
<td>2.599</td>
<td>vdp4/u_v9958/IRAMADR_2_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.938</td>
</tr>
<tr>
<td>62</td>
<td>2.602</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.622</td>
</tr>
<tr>
<td>63</td>
<td>2.690</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
<td>cpu1/u0/IR_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.847</td>
</tr>
<tr>
<td>64</td>
<td>2.695</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.842</td>
</tr>
<tr>
<td>65</td>
<td>2.734</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
<td>cpu1/u0/IR_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.803</td>
</tr>
<tr>
<td>66</td>
<td>2.763</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.774</td>
</tr>
<tr>
<td>67</td>
<td>2.845</td>
<td>opll/u_pg/keycode_II_3_s0/Q</td>
<td>opll/u_eg/step_III_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.379</td>
</tr>
<tr>
<td>68</td>
<td>2.854</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
<td>cpu1/u0/IR_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.683</td>
</tr>
<tr>
<td>69</td>
<td>2.927</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.610</td>
</tr>
<tr>
<td>70</td>
<td>2.963</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
<td>cpu1/u0/IR_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.574</td>
</tr>
<tr>
<td>71</td>
<td>3.038</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.186</td>
</tr>
<tr>
<td>72</td>
<td>3.038</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.186</td>
</tr>
<tr>
<td>73</td>
<td>3.042</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.182</td>
</tr>
<tr>
<td>74</td>
<td>3.070</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.154</td>
</tr>
<tr>
<td>75</td>
<td>3.070</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.154</td>
</tr>
<tr>
<td>76</td>
<td>3.138</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
<td>cpu1/u0/IR_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.399</td>
</tr>
<tr>
<td>77</td>
<td>3.177</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.360</td>
</tr>
<tr>
<td>78</td>
<td>3.193</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.344</td>
</tr>
<tr>
<td>79</td>
<td>1.604</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>state_iso_1_s5/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.973</td>
</tr>
<tr>
<td>80</td>
<td>3.241</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
<td>cpu1/u0/IR_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.296</td>
</tr>
<tr>
<td>81</td>
<td>3.278</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>7.563</td>
</tr>
<tr>
<td>82</td>
<td>3.370</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
<td>cpu1/u0/IR_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.167</td>
</tr>
<tr>
<td>83</td>
<td>3.554</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/off_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.983</td>
</tr>
<tr>
<td>84</td>
<td>3.694</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>4.427</td>
</tr>
<tr>
<td>85</td>
<td>3.694</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>4.427</td>
</tr>
<tr>
<td>86</td>
<td>1.979</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>state_iso_0_s3/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.597</td>
</tr>
<tr>
<td>87</td>
<td>4.176</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.048</td>
</tr>
<tr>
<td>88</td>
<td>4.178</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_0_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.943</td>
</tr>
<tr>
<td>89</td>
<td>4.228</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.996</td>
</tr>
<tr>
<td>90</td>
<td>4.247</td>
<td>memory_ctrl/vram/u_sdram/n347_s15/I0</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/D</td>
<td>clock_VideoDLClk:[F]</td>
<td>clock_108m:[R]</td>
<td>9.260</td>
<td>-0.243</td>
<td>5.186</td>
</tr>
<tr>
<td>91</td>
<td>4.277</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.948</td>
</tr>
<tr>
<td>92</td>
<td>4.294</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.827</td>
</tr>
<tr>
<td>93</td>
<td>4.306</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/CE</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.815</td>
</tr>
<tr>
<td>94</td>
<td>4.336</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.745</td>
</tr>
<tr>
<td>95</td>
<td>4.336</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.745</td>
</tr>
<tr>
<td>96</td>
<td>4.336</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.745</td>
</tr>
<tr>
<td>97</td>
<td>4.338</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_12_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.199</td>
</tr>
<tr>
<td>98</td>
<td>2.169</td>
<td>cpu1/RD_s0/Q</td>
<td>ex_bus_rd_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.408</td>
</tr>
<tr>
<td>99</td>
<td>4.359</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.762</td>
</tr>
<tr>
<td>100</td>
<td>4.397</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.827</td>
</tr>
<tr>
<td>101</td>
<td>4.426</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.111</td>
</tr>
<tr>
<td>102</td>
<td>4.431</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.690</td>
</tr>
<tr>
<td>103</td>
<td>4.431</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.690</td>
</tr>
<tr>
<td>104</td>
<td>4.432</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.792</td>
</tr>
<tr>
<td>105</td>
<td>4.444</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_3_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.677</td>
</tr>
<tr>
<td>106</td>
<td>4.444</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_3_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.677</td>
</tr>
<tr>
<td>107</td>
<td>4.480</td>
<td>vdp4/u_v9958/IRAMADR_14_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_14_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.056</td>
</tr>
<tr>
<td>108</td>
<td>4.520</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.562</td>
</tr>
<tr>
<td>109</td>
<td>4.523</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.598</td>
</tr>
<tr>
<td>110</td>
<td>4.555</td>
<td>memory_ctrl/vram/u_sdram/n709_s0/I1</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.877</td>
</tr>
<tr>
<td>111</td>
<td>4.568</td>
<td>memory_ctrl/vram/u_sdram/n709_s0/I1</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.865</td>
</tr>
<tr>
<td>112</td>
<td>4.585</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.536</td>
</tr>
<tr>
<td>113</td>
<td>4.629</td>
<td>memory_ctrl/vram/n25_s0/I0</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/D</td>
<td>clock_VideoDLClk:[F]</td>
<td>clock_108m:[R]</td>
<td>9.260</td>
<td>-0.243</td>
<td>4.804</td>
</tr>
<tr>
<td>114</td>
<td>4.630</td>
<td>vdp4/u_v9958/IRAMADR_13_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_13_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.906</td>
</tr>
<tr>
<td>115</td>
<td>4.642</td>
<td>vdp4/u_v9958/U_SSG/ENAHSYNC_s0/Q</td>
<td>cpu1/u0/INT_s_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.895</td>
</tr>
<tr>
<td>116</td>
<td>4.651</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_3_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.470</td>
</tr>
<tr>
<td>117</td>
<td>4.651</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_5_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.470</td>
</tr>
<tr>
<td>118</td>
<td>4.670</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_6_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.451</td>
</tr>
<tr>
<td>119</td>
<td>4.670</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_7_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.451</td>
</tr>
<tr>
<td>120</td>
<td>4.707</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.374</td>
</tr>
<tr>
<td>121</td>
<td>4.707</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.374</td>
</tr>
<tr>
<td>122</td>
<td>4.708</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.828</td>
</tr>
<tr>
<td>123</td>
<td>4.711</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.371</td>
</tr>
<tr>
<td>124</td>
<td>4.711</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.371</td>
</tr>
<tr>
<td>125</td>
<td>4.711</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.371</td>
</tr>
<tr>
<td>126</td>
<td>4.711</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.371</td>
</tr>
<tr>
<td>127</td>
<td>4.711</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.371</td>
</tr>
<tr>
<td>128</td>
<td>4.734</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_8_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.803</td>
</tr>
<tr>
<td>129</td>
<td>4.743</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.339</td>
</tr>
<tr>
<td>130</td>
<td>4.743</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.339</td>
</tr>
<tr>
<td>131</td>
<td>2.375</td>
<td>cpu1/RD_s0/Q</td>
<td>megaram1/ff_ram_ena_s0/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.202</td>
</tr>
<tr>
<td>132</td>
<td>4.759</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.778</td>
</tr>
<tr>
<td>133</td>
<td>4.795</td>
<td>memory_ctrl/vram/n24_s0/I0</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/D</td>
<td>clock_VideoDLClk:[F]</td>
<td>clock_108m:[R]</td>
<td>9.260</td>
<td>-0.243</td>
<td>4.638</td>
</tr>
<tr>
<td>134</td>
<td>4.808</td>
<td>vdp4/u_v9958/n1462_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.729</td>
</tr>
<tr>
<td>135</td>
<td>4.825</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_15_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.712</td>
</tr>
<tr>
<td>136</td>
<td>4.892</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.189</td>
</tr>
<tr>
<td>137</td>
<td>4.892</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.189</td>
</tr>
<tr>
<td>138</td>
<td>4.892</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.189</td>
</tr>
<tr>
<td>139</td>
<td>4.892</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.189</td>
</tr>
<tr>
<td>140</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>141</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>142</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>143</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>144</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>145</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>146</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>147</td>
<td>4.894</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.187</td>
</tr>
<tr>
<td>148</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>149</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>150</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>151</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>152</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>153</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>154</td>
<td>4.898</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.183</td>
</tr>
<tr>
<td>155</td>
<td>4.926</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.155</td>
</tr>
<tr>
<td>156</td>
<td>4.926</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.155</td>
</tr>
<tr>
<td>157</td>
<td>4.941</td>
<td>vdp4/u_v9958/n1462_s0/Q</td>
<td>memory_ctrl/vram/MemDin_12_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.596</td>
</tr>
<tr>
<td>158</td>
<td>4.941</td>
<td>psg1/env_inc_s4/Q</td>
<td>psg1/env_vol_2_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.180</td>
</tr>
<tr>
<td>159</td>
<td>4.941</td>
<td>psg1/env_inc_s4/Q</td>
<td>psg1/env_vol_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.180</td>
</tr>
<tr>
<td>160</td>
<td>4.978</td>
<td>vdp4/u_v9958/n1460_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.559</td>
</tr>
<tr>
<td>161</td>
<td>4.978</td>
<td>vdp4/u_v9958/n1459_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.559</td>
</tr>
<tr>
<td>162</td>
<td>4.978</td>
<td>vdp4/u_v9958/n1460_s0/Q</td>
<td>memory_ctrl/vram/MemDin_14_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.559</td>
</tr>
<tr>
<td>163</td>
<td>4.978</td>
<td>vdp4/u_v9958/n1459_s0/Q</td>
<td>memory_ctrl/vram/MemDin_15_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.559</td>
</tr>
<tr>
<td>164</td>
<td>4.984</td>
<td>vdp4/u_v9958/n1463_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.552</td>
</tr>
<tr>
<td>165</td>
<td>4.997</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_11_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.540</td>
</tr>
<tr>
<td>166</td>
<td>5.018</td>
<td>psg1/env_inc_s4/Q</td>
<td>psg1/env_vol_1_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.103</td>
</tr>
<tr>
<td>167</td>
<td>5.018</td>
<td>psg1/env_inc_s4/Q</td>
<td>psg1/env_vol_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.068</td>
<td>3.103</td>
</tr>
<tr>
<td>168</td>
<td>5.024</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_8_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-1.383</td>
<td>5.548</td>
</tr>
<tr>
<td>169</td>
<td>5.040</td>
<td>vdp4/u_v9958/n1461_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.497</td>
</tr>
<tr>
<td>170</td>
<td>5.051</td>
<td>vdp4/u_v9958/n1461_s0/Q</td>
<td>memory_ctrl/vram/MemDin_13_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.486</td>
</tr>
<tr>
<td>171</td>
<td>5.057</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_12_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-1.383</td>
<td>5.514</td>
</tr>
<tr>
<td>172</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>173</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>174</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>175</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>176</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>177</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>178</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>179</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>180</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>181</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>182</td>
<td>5.076</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.006</td>
</tr>
<tr>
<td>183</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>184</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>185</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>186</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>187</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_12_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>188</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>189</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>190</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>191</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_12_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>192</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>193</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>194</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>195</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>196</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>197</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>198</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>199</td>
<td>5.082</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.000</td>
</tr>
<tr>
<td>200</td>
<td>2.884</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>1.693</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.351</td>
<td>vdp4/audioclkd/n126_s0/I0</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.802</td>
<td>audio_sample_4_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.791</td>
<td>audio_sample_3_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.626</td>
<td>audio_sample_0_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.776</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.480</td>
<td>audio_sample_11_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.480</td>
<td>audio_sample_6_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.480</td>
<td>audio_sample_1_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.465</td>
<td>audio_sample_10_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.465</td>
<td>audio_sample_7_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.465</td>
<td>audio_sample_2_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.378</td>
<td>vdp4/n639_s2/I1</td>
<td>vdp4/cs_latch_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>1.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.378</td>
<td>vdp4/n639_s2/I1</td>
<td>vdp4/cs_latch_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>1.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.370</td>
<td>audio_sample_5_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.343</td>
<td>audio_sample_15_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.343</td>
<td>audio_sample_12_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.328</td>
<td>audio_sample_14_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.328</td>
<td>audio_sample_13_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.328</td>
<td>audio_sample_9_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.328</td>
<td>audio_sample_8_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.252</td>
<td>cpu1/u0/DO_2_s0/Q</td>
<td>vdp4/CpuDbo_2_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.149</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.229</td>
<td>vdp4/u_v9958/U_SPRITE/n1938_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>1.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.229</td>
<td>vdp4/u_v9958/U_SPRITE/n1938_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>1.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.229</td>
<td>vdp4/u_v9958/U_SPRITE/n1938_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>1.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.219</td>
<td>cpu1/u0/DO_7_s0/Q</td>
<td>vdp4/CpuDbo_7_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.131</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-0.643</td>
<td>0.558</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.136</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>3.560</td>
</tr>
<tr>
<td>2</td>
<td>0.136</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>3.560</td>
</tr>
<tr>
<td>3</td>
<td>0.136</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>3.560</td>
</tr>
<tr>
<td>4</td>
<td>0.144</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>3.560</td>
</tr>
<tr>
<td>5</td>
<td>0.144</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>3.560</td>
</tr>
<tr>
<td>6</td>
<td>0.144</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>3.560</td>
</tr>
<tr>
<td>7</td>
<td>2.378</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/WR_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.234</td>
</tr>
<tr>
<td>8</td>
<td>2.378</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MREQ_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.234</td>
</tr>
<tr>
<td>9</td>
<td>2.378</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/IORQ_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.234</td>
</tr>
<tr>
<td>10</td>
<td>2.378</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/RD_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.234</td>
</tr>
<tr>
<td>11</td>
<td>2.378</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MReq_Inhibit_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.234</td>
</tr>
<tr>
<td>12</td>
<td>5.054</td>
<td>n41_s2/I0</td>
<td>megaram1/mega1/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>13</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_scc_ram_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>14</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_ram_ena_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>15</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[3]_0_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>16</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[3]_1_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>17</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[3]_2_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>18</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[3]_3_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>19</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[3]_4_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>20</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[3]_5_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>21</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[2]_0_s0/PRESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>22</td>
<td>5.063</td>
<td>n41_s2/I0</td>
<td>megaram1/ff_memreg[2]_1_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.369</td>
</tr>
<tr>
<td>23</td>
<td>7.403</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>3.560</td>
</tr>
<tr>
<td>24</td>
<td>7.403</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>3.560</td>
</tr>
<tr>
<td>25</td>
<td>7.403</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>3.560</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.359</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_1_s1/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.356</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_0_s3/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.356</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset3_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.046</td>
</tr>
<tr>
<td>4</td>
<td>0.046</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.240</td>
</tr>
<tr>
<td>5</td>
<td>0.046</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.240</td>
</tr>
<tr>
<td>6</td>
<td>0.046</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.240</td>
</tr>
<tr>
<td>7</td>
<td>0.049</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.240</td>
</tr>
<tr>
<td>8</td>
<td>0.049</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.240</td>
</tr>
<tr>
<td>9</td>
<td>0.049</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.240</td>
</tr>
<tr>
<td>10</td>
<td>0.469</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-0.896</td>
<td>1.376</td>
</tr>
<tr>
<td>11</td>
<td>0.512</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.240</td>
</tr>
<tr>
<td>12</td>
<td>0.512</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.240</td>
</tr>
<tr>
<td>13</td>
<td>0.512</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.240</td>
</tr>
<tr>
<td>14</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>15</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>16</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>17</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>18</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>19</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_5_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>20</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_7_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>21</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_0_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>22</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_3_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>23</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_4_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>24</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/DY_0_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
<tr>
<td>25</td>
<td>0.649</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/SY_6_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.235</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
<tr>
<td>3</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>psg1/O_AUDIO_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[2]_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/phinc_II_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/u_noise/poly_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_eg/rate_in_III_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_eg/eg_in_IV_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_eg/eg_in_IV_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>megaram1/cart_ena_ff_s2/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.895</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.056, 28.691%; route: 5.336, 50.092%; tC2Q: 2.260, 21.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.262</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>cpu1/u0/n1105_s1/I3</td>
</tr>
<tr>
<td>31.724</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>31.725</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cpu1/u0/n1105_s0/I0</td>
</tr>
<tr>
<td>32.280</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>33.168</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>33.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R29C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>34.818</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>35.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>36.051</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>vdp_csr_n_s3/I3</td>
</tr>
<tr>
<td>36.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s3/F</td>
</tr>
<tr>
<td>38.249</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>vdp4/io_state_r_s4/I1</td>
</tr>
<tr>
<td>38.702</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s4/F</td>
</tr>
<tr>
<td>38.856</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>vdp4/io_state_r_s6/I1</td>
</tr>
<tr>
<td>39.426</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s6/F</td>
</tr>
<tr>
<td>39.427</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td>vdp4/CpuDbo_7_s4/I1</td>
</tr>
<tr>
<td>39.976</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>39.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td>vdp4/io_state_r_s5/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C37[2][B]</td>
<td>vdp4/io_state_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.886, 32.505%; route: 5.809, 48.591%; tC2Q: 2.260, 18.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.262</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>cpu1/u0/n1105_s1/I3</td>
</tr>
<tr>
<td>31.724</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>31.725</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cpu1/u0/n1105_s0/I0</td>
</tr>
<tr>
<td>32.280</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>33.168</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>33.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R29C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>34.818</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>35.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>36.051</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>vdp_csr_n_s3/I3</td>
</tr>
<tr>
<td>36.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s3/F</td>
</tr>
<tr>
<td>38.249</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td>vdp_csr_n_s2/I0</td>
</tr>
<tr>
<td>38.798</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s2/F</td>
</tr>
<tr>
<td>39.521</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C37[1][B]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.863, 24.895%; route: 6.377, 55.453%; tC2Q: 2.260, 19.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.262</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>cpu1/u0/n1105_s1/I3</td>
</tr>
<tr>
<td>31.724</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>31.725</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cpu1/u0/n1105_s0/I0</td>
</tr>
<tr>
<td>32.280</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>33.168</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>33.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R29C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>34.818</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>35.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>36.051</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>38.245</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td>vdp_csw_n_s4/I2</td>
</tr>
<tr>
<td>38.707</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s4/F</td>
</tr>
<tr>
<td>38.851</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C37[0][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.776, 25.633%; route: 5.794, 53.499%; tC2Q: 2.260, 20.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.262</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>cpu1/u0/n1105_s1/I3</td>
</tr>
<tr>
<td>31.724</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>31.725</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cpu1/u0/n1105_s0/I0</td>
</tr>
<tr>
<td>32.280</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>33.168</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>33.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R29C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>34.818</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>35.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>36.051</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>37.965</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>vdp4/n78_s3/I2</td>
</tr>
<tr>
<td>38.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" background: #97FFFF;">vdp4/n78_s3/F</td>
</tr>
<tr>
<td>38.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.685, 26.031%; route: 5.370, 52.059%; tC2Q: 2.260, 21.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.422</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>31.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>31.964</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>32.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>33.722</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>34.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>38.239</td>
<td>4.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>vdp4/CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 13.751%; route: 6.553, 64.131%; tC2Q: 2.260, 22.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.262</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>cpu1/u0/n1105_s1/I3</td>
</tr>
<tr>
<td>31.724</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>31.725</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cpu1/u0/n1105_s0/I0</td>
</tr>
<tr>
<td>32.280</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>33.168</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>33.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R29C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>34.818</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>35.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>36.051</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>37.689</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>38.060</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>38.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.685, 26.746%; route: 5.094, 50.742%; tC2Q: 2.260, 22.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.587</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 18.565%; route: 4.535, 54.349%; tC2Q: 2.260, 27.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.403</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 18.983%; route: 4.351, 53.321%; tC2Q: 2.260, 27.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>megaram1/n339_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>8.416</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>megaram1/ff_memreg[3]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.424%; route: 3.916, 47.922%; tC2Q: 2.260, 27.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.359</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 19.087%; route: 4.306, 53.065%; tC2Q: 2.260, 27.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>megaram1/n339_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>8.387</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>megaram1/ff_memreg[3]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.509%; route: 3.888, 47.741%; tC2Q: 2.260, 27.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>megaram1/n339_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>8.375</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>megaram1/ff_memreg[3]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.546%; route: 3.876, 47.661%; tC2Q: 2.260, 27.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>megaram1/n339_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>8.375</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][A]</td>
<td>megaram1/ff_memreg[3]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[1][A]</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.546%; route: 3.876, 47.661%; tC2Q: 2.260, 27.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>megaram1/ff_memreg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 25.792%; route: 3.733, 46.224%; tC2Q: 2.260, 27.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>megaram1/ff_memreg[2]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 25.792%; route: 3.733, 46.224%; tC2Q: 2.260, 27.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>8.297</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>megaram1/ff_memreg[2]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>megaram1/ff_memreg[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 25.864%; route: 3.711, 46.075%; tC2Q: 2.260, 28.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>8.297</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>megaram1/ff_memreg[2]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 25.864%; route: 3.711, 46.075%; tC2Q: 2.260, 28.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>8.291</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>megaram1/ff_memreg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>megaram1/ff_memreg[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 25.883%; route: 3.705, 46.035%; tC2Q: 2.260, 28.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>8.291</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>megaram1/ff_memreg[2]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>megaram1/ff_memreg[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 25.883%; route: 3.705, 46.035%; tC2Q: 2.260, 28.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>megaram1/ff_memreg[1]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>megaram1/ff_memreg[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.943%; route: 3.746, 46.815%; tC2Q: 2.260, 28.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>megaram1/ff_memreg[1]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>megaram1/ff_memreg[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.943%; route: 3.746, 46.815%; tC2Q: 2.260, 28.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>megaram1/ff_memreg[1]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>megaram1/ff_memreg[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.954%; route: 3.743, 46.790%; tC2Q: 2.260, 28.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>megaram1/n339_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.985%; route: 3.733, 46.725%; tC2Q: 2.260, 28.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>megaram1/n339_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.985%; route: 3.733, 46.725%; tC2Q: 2.260, 28.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>megaram1/n315_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>megaram1/ff_memreg[0]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>megaram1/ff_memreg[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.985%; route: 3.733, 46.725%; tC2Q: 2.260, 28.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>megaram1/n315_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>megaram1/ff_memreg[0]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>megaram1/ff_memreg[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 24.985%; route: 3.733, 46.725%; tC2Q: 2.260, 28.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>megaram1/n315_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][B]</td>
<td>megaram1/ff_memreg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[0][B]</td>
<td>megaram1/ff_memreg[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.074%; route: 3.704, 46.536%; tC2Q: 2.260, 28.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>megaram1/n315_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>megaram1/ff_memreg[0]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>megaram1/ff_memreg[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.074%; route: 3.704, 46.536%; tC2Q: 2.260, 28.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>megaram1/n315_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>megaram1/ff_memreg[0]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>megaram1/ff_memreg[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.074%; route: 3.704, 46.536%; tC2Q: 2.260, 28.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>megaram1/n315_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>megaram1/ff_memreg[0]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>megaram1/ff_memreg[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.074%; route: 3.704, 46.536%; tC2Q: 2.260, 28.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.140</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 19.615%; route: 4.088, 51.766%; tC2Q: 2.260, 28.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_12_s1/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>memory_ctrl/sdram_address_12_s0/I0</td>
</tr>
<tr>
<td>4.306</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>4.724</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s16/I0</td>
</tr>
<tr>
<td>5.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s16/F</td>
</tr>
<tr>
<td>6.495</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I2</td>
</tr>
<tr>
<td>6.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>8.092</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 22.676%; route: 4.559, 73.580%; tC2Q: 0.232, 3.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>8.062</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>megaram1/ff_memreg[1]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>megaram1/ff_memreg[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.529%; route: 3.563, 45.565%; tC2Q: 2.260, 28.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>8.062</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>megaram1/ff_memreg[1]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>megaram1/ff_memreg[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.529%; route: 3.563, 45.565%; tC2Q: 2.260, 28.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.410</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>8.058</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>megaram1/ff_memreg[1]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>megaram1/ff_memreg[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.996, 25.541%; route: 3.559, 45.540%; tC2Q: 2.260, 28.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>cpu_din_1_s51/I1</td>
</tr>
<tr>
<td>4.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s51/F</td>
</tr>
<tr>
<td>4.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>cpu_din_1_s49/I0</td>
</tr>
<tr>
<td>4.999</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s49/F</td>
</tr>
<tr>
<td>5.000</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>cpu_din_1_s15/I2</td>
</tr>
<tr>
<td>5.371</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s15/F</td>
</tr>
<tr>
<td>5.784</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>cpu_din_1_s8/I3</td>
</tr>
<tr>
<td>6.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s8/F</td>
</tr>
<tr>
<td>6.758</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>cpu1/u0/n1142_s1/I1</td>
</tr>
<tr>
<td>7.313</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>7.560</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>cpu1/u0/n1142_s0/I0</td>
</tr>
<tr>
<td>8.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>8.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.041, 49.637%; route: 2.853, 46.576%; tC2Q: 0.232, 3.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.972</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.043%; route: 3.920, 50.715%; tC2Q: 2.260, 29.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.964</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.064%; route: 3.911, 50.663%; tC2Q: 2.260, 29.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.937</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_1_0_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.133%; route: 3.885, 50.492%; tC2Q: 2.260, 29.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.920</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.178%; route: 3.868, 50.382%; tC2Q: 2.260, 29.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>4.302</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.819</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>5.532</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s5/I1</td>
</tr>
<tr>
<td>6.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s5/F</td>
</tr>
<tr>
<td>7.921</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.551, 25.741%; route: 4.242, 70.409%; tC2Q: 0.232, 3.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.756</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.618%; route: 3.704, 49.300%; tC2Q: 2.260, 30.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.742</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.656%; route: 3.690, 49.208%; tC2Q: 2.260, 30.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.704</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.761%; route: 3.652, 48.947%; tC2Q: 2.260, 30.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.704</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 20.761%; route: 3.652, 48.947%; tC2Q: 2.260, 30.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.706</td>
<td>1.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">bios1/mem_r_ADAREG_G[14]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 20.556%; route: 3.669, 49.160%; tC2Q: 2.260, 30.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.419</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>5.956</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[3][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/I2</td>
</tr>
<tr>
<td>6.283</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C24[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/F</td>
</tr>
<tr>
<td>7.689</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.277, 44.011%; route: 3.937, 52.873%; tC2Q: 0.232, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>4.302</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.819</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>5.532</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n388_s5/I1</td>
</tr>
<tr>
<td>6.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n388_s5/F</td>
</tr>
<tr>
<td>7.650</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.551, 26.953%; route: 3.972, 69.016%; tC2Q: 0.232, 4.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>cpu1/u0/n1097_s2/I2</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu1/u0/n1097_s0/I1</td>
</tr>
<tr>
<td>4.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I1</td>
</tr>
<tr>
<td>6.434</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>7.181</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>megaram1/n506_s2/I0</td>
</tr>
<tr>
<td>7.552</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n506_s2/F</td>
</tr>
<tr>
<td>7.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.803, 24.671%; route: 3.245, 44.406%; tC2Q: 2.260, 30.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 21.468%; route: 3.407, 47.211%; tC2Q: 2.260, 31.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.456</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 21.475%; route: 3.404, 47.194%; tC2Q: 2.260, 31.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 22.008%; route: 3.229, 45.882%; tC2Q: 2.260, 32.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.241</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 22.137%; route: 3.188, 45.566%; tC2Q: 2.260, 32.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>7.082</td>
<td>1.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 42.494%; route: 3.701, 54.114%; tC2Q: 0.232, 3.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>7.082</td>
<td>1.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 42.494%; route: 3.701, 54.114%; tC2Q: 0.232, 3.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>2.916</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td>memory_ctrl/sdram_address_8_s0/I1</td>
</tr>
<tr>
<td>3.369</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_8_s0/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n356_s16/I0</td>
</tr>
<tr>
<td>4.845</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s16/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I2</td>
</tr>
<tr>
<td>6.046</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>7.029</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.487, 28.968%; route: 3.414, 66.513%; tC2Q: 0.232, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 42.700%; route: 3.668, 53.891%; tC2Q: 0.232, 3.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_9_s1/Q</td>
</tr>
<tr>
<td>2.916</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>memory_ctrl/sdram_address_9_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C25[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_9_s0/F</td>
</tr>
<tr>
<td>3.722</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n377_s16/I0</td>
</tr>
<tr>
<td>4.277</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s16/F</td>
</tr>
<tr>
<td>5.038</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I2</td>
</tr>
<tr>
<td>5.593</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>6.923</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 33.117%; route: 3.131, 62.269%; tC2Q: 0.232, 4.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>4.302</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>5.032</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I1</td>
</tr>
<tr>
<td>5.549</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>6.879</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.583, 31.765%; route: 3.169, 63.580%; tC2Q: 0.232, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_2_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_2_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>memory_ctrl/sdram_address_2_s0/I1</td>
</tr>
<tr>
<td>3.659</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_2_s0/F</td>
</tr>
<tr>
<td>3.661</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s15/I0</td>
</tr>
<tr>
<td>4.114</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s15/F</td>
</tr>
<tr>
<td>4.528</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s14/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s14/F</td>
</tr>
<tr>
<td>6.834</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 31.530%; route: 3.149, 63.772%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.865</td>
<td>1.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 43.884%; route: 3.484, 52.612%; tC2Q: 0.232, 3.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>cpu_din_2_s10/I1</td>
</tr>
<tr>
<td>4.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s10/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>cpu_din_2_s36/I3</td>
</tr>
<tr>
<td>4.895</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s36/F</td>
</tr>
<tr>
<td>4.897</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>5.350</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>cpu1/u0/n1141_s0/I0</td>
</tr>
<tr>
<td>6.743</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1141_s0/F</td>
</tr>
<tr>
<td>6.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.835, 37.858%; route: 2.780, 57.356%; tC2Q: 0.232, 4.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_5_s1/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>memory_ctrl/sdram_address_5_s0/I1</td>
</tr>
<tr>
<td>3.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_5_s0/F</td>
</tr>
<tr>
<td>3.909</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s15/I0</td>
</tr>
<tr>
<td>4.464</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s15/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I1</td>
</tr>
<tr>
<td>5.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>6.738</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 32.156%; route: 3.053, 63.053%; tC2Q: 0.232, 4.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>3.866</td>
<td>1.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td>cpu_din_5_s9/I0</td>
</tr>
<tr>
<td>4.415</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s9/F</td>
</tr>
<tr>
<td>4.416</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>cpu_din_5_s4/I3</td>
</tr>
<tr>
<td>4.878</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s4/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>5.606</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>cpu1/u0/n1138_s0/I0</td>
</tr>
<tr>
<td>6.698</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1138_s0/F</td>
</tr>
<tr>
<td>6.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>cpu1/u0/IR_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.136, 44.476%; route: 2.435, 50.693%; tC2Q: 0.232, 4.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>4.302</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>5.032</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n390_s5/I1</td>
</tr>
<tr>
<td>5.549</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n390_s5/F</td>
</tr>
<tr>
<td>6.670</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.583, 33.160%; route: 2.959, 61.980%; tC2Q: 0.232, 4.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll/u_pg/keycode_II_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td>opll/u_pg/keycode_II_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C15[0][A]</td>
<td style=" font-weight:bold;">opll/u_pg/keycode_II_3_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[2][A]</td>
<td>opll/u_eg/u_comb/u_step/n11_s/I0</td>
</tr>
<tr>
<td>1.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C18[2][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n11_s/F</td>
</tr>
<tr>
<td>2.246</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[0][B]</td>
<td>opll/u_eg/u_comb/u_step/n19_s/I1</td>
</tr>
<tr>
<td>2.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n19_s/COUT</td>
</tr>
<tr>
<td>2.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[1][A]</td>
<td>opll/u_eg/u_comb/u_step/n18_s/CIN</td>
</tr>
<tr>
<td>2.652</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n18_s/COUT</td>
</tr>
<tr>
<td>2.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[1][B]</td>
<td>opll/u_eg/u_comb/u_step/n17_s/CIN</td>
</tr>
<tr>
<td>3.122</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C20[1][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n17_s/SUM</td>
</tr>
<tr>
<td>3.548</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[3][B]</td>
<td>opll/u_eg/u_comb/u_step/rate_5_s4/I2</td>
</tr>
<tr>
<td>4.097</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C18[3][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/rate_5_s4/F</td>
</tr>
<tr>
<td>4.100</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C18[3][A]</td>
<td>opll/u_eg/u_comb/u_step/rate_5_s3/I1</td>
</tr>
<tr>
<td>4.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R36C18[3][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/rate_5_s3/F</td>
</tr>
<tr>
<td>5.043</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[3][B]</td>
<td>opll/u_eg/u_comb/u_step/step_s6/I0</td>
</tr>
<tr>
<td>5.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C20[3][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s6/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>opll/u_eg/u_comb/u_step/step_s1/I3</td>
</tr>
<tr>
<td>6.478</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s1/F</td>
</tr>
<tr>
<td>6.622</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" font-weight:bold;">opll/u_eg/step_III_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>opll/u_eg/step_III_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 53.493%; route: 2.735, 42.870%; tC2Q: 0.232, 3.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>cpu_din_6_s12/I0</td>
</tr>
<tr>
<td>4.265</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s12/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[3][A]</td>
<td>cpu_din_6_s5/I3</td>
</tr>
<tr>
<td>4.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s5/F</td>
</tr>
<tr>
<td>4.991</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>cpu_din_6_s1/I2</td>
</tr>
<tr>
<td>5.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>cpu1/u0/n1137_s0/I0</td>
</tr>
<tr>
<td>6.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1137_s0/F</td>
</tr>
<tr>
<td>6.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.846, 39.419%; route: 2.605, 55.627%; tC2Q: 0.232, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_11_s1/Q</td>
</tr>
<tr>
<td>3.053</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>memory_ctrl/sdram_address_11_s0/I1</td>
</tr>
<tr>
<td>3.570</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_11_s0/F</td>
</tr>
<tr>
<td>4.065</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n371_s16/I0</td>
</tr>
<tr>
<td>4.527</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s16/F</td>
</tr>
<tr>
<td>4.528</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n371_s14/I2</td>
</tr>
<tr>
<td>4.981</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s14/F</td>
</tr>
<tr>
<td>6.506</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 31.062%; route: 2.946, 63.905%; tC2Q: 0.232, 5.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>3.866</td>
<td>1.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>cpu_din_4_s11/I1</td>
</tr>
<tr>
<td>4.436</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s11/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu_din_4_s6/I3</td>
</tr>
<tr>
<td>4.980</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>cpu_din_4_s2/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s2/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>cpu1/u0/n1139_s0/I0</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s0/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>cpu1/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.765, 38.589%; route: 2.577, 56.339%; tC2Q: 0.232, 5.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.429</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 46.977%; route: 3.048, 49.273%; tC2Q: 0.232, 3.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.429</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 46.977%; route: 3.048, 49.273%; tC2Q: 0.232, 3.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.426</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 47.005%; route: 3.044, 49.243%; tC2Q: 0.232, 3.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.397</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 47.222%; route: 3.016, 49.008%; tC2Q: 0.232, 3.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.375</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.397</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 47.222%; route: 3.016, 49.008%; tC2Q: 0.232, 3.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>3.652</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>cpu_din_7_s8/I0</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s8/F</td>
</tr>
<tr>
<td>4.193</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>cpu_din_7_s3/I2</td>
</tr>
<tr>
<td>4.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s3/F</td>
</tr>
<tr>
<td>5.043</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>cpu_din_7_s1/I0</td>
</tr>
<tr>
<td>5.414</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>5.833</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td>cpu1/u0/n1136_s0/I0</td>
</tr>
<tr>
<td>6.295</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1136_s0/F</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[1][B]</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 37.667%; route: 2.510, 57.059%; tC2Q: 0.232, 5.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_7_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>memory_ctrl/sdram_address_7_s0/I1</td>
</tr>
<tr>
<td>3.936</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_7_s0/F</td>
</tr>
<tr>
<td>4.353</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s15/I0</td>
</tr>
<tr>
<td>4.923</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s15/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I1</td>
</tr>
<tr>
<td>5.378</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>6.256</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 36.192%; route: 2.550, 58.486%; tC2Q: 0.232, 5.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_6_s1/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>memory_ctrl/sdram_address_6_s0/I1</td>
</tr>
<tr>
<td>4.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_6_s0/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s10/I0</td>
</tr>
<tr>
<td>5.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s10/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I2</td>
</tr>
<tr>
<td>6.240</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>6.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 33.078%; route: 2.675, 61.581%; tC2Q: 0.232, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>33</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.035</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>megaram1/cart_ena_ff_s15/I2</td>
</tr>
<tr>
<td>6.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s15/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>n410_s19/I1</td>
</tr>
<tr>
<td>7.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">n410_s19/F</td>
</tr>
<tr>
<td>7.402</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>n410_s21/I1</td>
</tr>
<tr>
<td>7.864</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">n410_s21/F</td>
</tr>
<tr>
<td>7.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" font-weight:bold;">state_iso_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>state_iso_1_s5/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>state_iso_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.388, 46.693%; route: 1.353, 45.502%; tC2Q: 0.232, 7.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[3][B]</td>
<td>cpu_din_0_s4/I1</td>
</tr>
<tr>
<td>4.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>cpu_din_0_s1/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>5.643</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>cpu1/u0/n1143_s3/I0</td>
</tr>
<tr>
<td>6.192</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1143_s3/F</td>
</tr>
<tr>
<td>6.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.636, 38.081%; route: 2.428, 56.519%; tC2Q: 0.232, 5.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.450</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>cpu1/u0/n1111_s1/I3</td>
</tr>
<tr>
<td>31.912</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1111_s1/F</td>
</tr>
<tr>
<td>31.914</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>cpu1/u0/n1111_s0/I0</td>
</tr>
<tr>
<td>32.431</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1111_s0/F</td>
</tr>
<tr>
<td>32.926</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>33.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>35.584</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>vdp4/CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 19.780%; route: 3.807, 50.340%; tC2Q: 2.260, 29.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>3.623</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>cpu_din_3_s11/I0</td>
</tr>
<tr>
<td>4.172</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s11/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>cpu_din_3_s4/I2</td>
</tr>
<tr>
<td>4.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>5.261</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>cpu1/u0/n1140_s0/I1</td>
</tr>
<tr>
<td>6.063</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1140_s0/F</td>
</tr>
<tr>
<td>6.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>cpu1/u0/IR_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 48.305%; route: 1.922, 46.128%; tC2Q: 0.232, 5.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>4.302</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.819</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>5.879</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 25.959%; route: 2.717, 68.216%; tC2Q: 0.232, 5.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.436</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>psg1/n1354_s9/I1</td>
</tr>
<tr>
<td>142.006</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s9/F</td>
</tr>
<tr>
<td>142.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[3][A]</td>
<td>psg1/n1354_s12/I1</td>
</tr>
<tr>
<td>142.558</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C26[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s12/F</td>
</tr>
<tr>
<td>142.559</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][A]</td>
<td>psg1/n1354_s7/I0</td>
</tr>
<tr>
<td>143.021</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C26[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s7/F</td>
</tr>
<tr>
<td>143.024</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[1][A]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>143.477</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C26[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>143.724</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>144.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>144.628</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C28[0][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C28[0][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.776, 62.699%; route: 1.419, 32.061%; tC2Q: 0.232, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.436</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>psg1/n1354_s9/I1</td>
</tr>
<tr>
<td>142.006</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s9/F</td>
</tr>
<tr>
<td>142.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[3][A]</td>
<td>psg1/n1354_s12/I1</td>
</tr>
<tr>
<td>142.558</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C26[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s12/F</td>
</tr>
<tr>
<td>142.559</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][A]</td>
<td>psg1/n1354_s7/I0</td>
</tr>
<tr>
<td>143.021</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C26[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s7/F</td>
</tr>
<tr>
<td>143.024</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[1][A]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>143.477</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C26[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>143.724</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>144.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>144.628</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C28[1][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C28[1][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.776, 62.699%; route: 1.419, 32.061%; tC2Q: 0.232, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>33</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.035</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>megaram1/cart_ena_ff_s15/I2</td>
</tr>
<tr>
<td>6.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s15/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>n411_s16/I2</td>
</tr>
<tr>
<td>7.488</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">n411_s16/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">state_iso_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>state_iso_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>state_iso_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 39.157%; route: 1.348, 51.910%; tC2Q: 0.232, 8.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>5.292</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 40.510%; route: 2.771, 54.895%; tC2Q: 0.232, 4.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.880</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C24[2][B]</td>
<td>psg1/n1415_s125/I3</td>
</tr>
<tr>
<td>143.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C24[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1415_s125/F</td>
</tr>
<tr>
<td>143.573</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][B]</td>
<td>psg1/n1415_s123/I1</td>
</tr>
<tr>
<td>144.143</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1415_s123/F</td>
</tr>
<tr>
<td>144.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][B]</td>
<td>psg1/dac_amp_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[0][B]</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.943, 49.277%; route: 1.768, 44.839%; tC2Q: 0.232, 5.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>5.239</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 40.934%; route: 2.719, 54.422%; tC2Q: 0.232, 4.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/n347_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R11C38[0][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>20.387</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/n347_s15/I0</td>
</tr>
<tr>
<td>20.758</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s15/F</td>
</tr>
<tr>
<td>21.547</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n347_s14/I1</td>
</tr>
<tr>
<td>22.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s14/F</td>
</tr>
<tr>
<td>23.704</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td>27.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 17.857%; route: 2.390, 46.097%; tC2Q: 1.869, 36.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I2</td>
</tr>
<tr>
<td>5.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.579, 52.126%; route: 2.137, 43.185%; tC2Q: 0.232, 4.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.886</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C24[1][B]</td>
<td>psg1/n1414_s124/I3</td>
</tr>
<tr>
<td>143.456</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C24[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1414_s124/F</td>
</tr>
<tr>
<td>143.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][A]</td>
<td>psg1/n1414_s123/I0</td>
</tr>
<tr>
<td>144.027</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1414_s123/F</td>
</tr>
<tr>
<td>144.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][A]</td>
<td>psg1/dac_amp_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[0][A]</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.964, 51.322%; route: 1.631, 42.616%; tC2Q: 0.232, 6.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.611</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C26[0][B]</td>
<td>psg1/n1363_s4/I2</td>
</tr>
<tr>
<td>141.064</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s4/F</td>
</tr>
<tr>
<td>141.476</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][A]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>141.993</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C26[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>142.250</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C26[1][B]</td>
<td>psg1/env_hold_s5/I0</td>
</tr>
<tr>
<td>142.621</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s5/F</td>
</tr>
<tr>
<td>142.626</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C26[2][B]</td>
<td>psg1/env_hold_s4/I0</td>
</tr>
<tr>
<td>143.196</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s4/F</td>
</tr>
<tr>
<td>143.368</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[3][B]</td>
<td>psg1/env_hold_s3/I0</td>
</tr>
<tr>
<td>143.830</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C25[3][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s3/F</td>
</tr>
<tr>
<td>144.015</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.373, 62.206%; route: 1.210, 31.712%; tC2Q: 0.232, 6.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.302</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.304%; route: 4.083, 60.532%; tC2Q: 1.225, 18.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.302</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.304%; route: 4.083, 60.532%; tC2Q: 1.225, 18.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.302</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.304%; route: 4.083, 60.532%; tC2Q: 1.225, 18.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_12_s1/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>memory_ctrl/sdram_address_12_s0/I0</td>
</tr>
<tr>
<td>4.306</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>5.095</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>memory_ctrl/vram/MemAddr_12_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.160%; route: 2.450, 76.588%; tC2Q: 0.232, 7.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>6.026</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][B]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>6.575</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n401_s9/I0</td>
</tr>
<tr>
<td>7.299</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n401_s9/F</td>
</tr>
<tr>
<td>7.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" font-weight:bold;">ex_bus_rd_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>ex_bus_rd_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 45.603%; route: 1.078, 44.762%; tC2Q: 0.232, 9.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.436</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>psg1/n1354_s9/I1</td>
</tr>
<tr>
<td>142.006</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s9/F</td>
</tr>
<tr>
<td>142.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[3][A]</td>
<td>psg1/n1354_s12/I1</td>
</tr>
<tr>
<td>142.558</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C26[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s12/F</td>
</tr>
<tr>
<td>142.559</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][A]</td>
<td>psg1/n1354_s7/I0</td>
</tr>
<tr>
<td>143.012</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C26[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s7/F</td>
</tr>
<tr>
<td>143.413</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>psg1/n1354_s4/I3</td>
</tr>
<tr>
<td>143.962</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s4/F</td>
</tr>
<tr>
<td>143.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.492, 66.242%; route: 1.038, 27.591%; tC2Q: 0.232, 6.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>5.070</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 42.366%; route: 2.550, 52.828%; tC2Q: 0.232, 4.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_6_s1/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>memory_ctrl/sdram_address_6_s0/I1</td>
</tr>
<tr>
<td>4.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_6_s0/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>memory_ctrl/vram/MemAddr_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>memory_ctrl/vram/MemAddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.617%; route: 2.362, 75.926%; tC2Q: 0.232, 7.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][B]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.325</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>141.774</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td>psg1/n1363_s5/I3</td>
</tr>
<tr>
<td>142.236</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.238</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>142.787</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>142.789</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[3][B]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>143.344</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>143.890</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C26[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[1][A]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[1][A]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.019, 54.717%; route: 1.439, 38.995%; tC2Q: 0.232, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][B]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.325</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>141.774</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td>psg1/n1363_s5/I3</td>
</tr>
<tr>
<td>142.236</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.238</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>142.787</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>142.789</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[3][B]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>143.344</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>143.890</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[2][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[2][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.019, 54.717%; route: 1.439, 38.995%; tC2Q: 0.232, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C25[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s5/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s5/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s3/I3</td>
</tr>
<tr>
<td>2.018</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s3/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s4/I3</td>
</tr>
<tr>
<td>2.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s4/F</td>
</tr>
<tr>
<td>3.226</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>5.036</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 42.674%; route: 2.515, 52.485%; tC2Q: 0.232, 4.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][B]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.325</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>141.774</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td>psg1/n1363_s5/I3</td>
</tr>
<tr>
<td>142.236</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.238</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>142.787</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>142.789</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][B]</td>
<td>psg1/n1364_s1/I3</td>
</tr>
<tr>
<td>143.344</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s1/F</td>
</tr>
<tr>
<td>143.877</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.019, 54.907%; route: 1.426, 38.784%; tC2Q: 0.232, 6.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][B]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.325</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>141.774</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td>psg1/n1363_s5/I3</td>
</tr>
<tr>
<td>142.236</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.238</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>142.787</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>142.789</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][B]</td>
<td>psg1/n1364_s1/I3</td>
</tr>
<tr>
<td>143.344</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s1/F</td>
</tr>
<tr>
<td>143.877</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[1][A]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C26[1][A]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.019, 54.907%; route: 1.426, 38.784%; tC2Q: 0.232, 6.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_14_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_14_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>memory_ctrl/sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>3.936</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.159%; route: 2.269, 74.250%; tC2Q: 0.232, 7.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.119</td>
<td>1.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C43[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.900%; route: 3.899, 59.427%; tC2Q: 1.225, 18.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.699</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[3][B]</td>
<td>psg1/n1413_s123/I1</td>
</tr>
<tr>
<td>143.248</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C24[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s123/F</td>
</tr>
<tr>
<td>143.250</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>psg1/n1413_s121/I1</td>
</tr>
<tr>
<td>143.799</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1413_s121/F</td>
</tr>
<tr>
<td>143.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>psg1/dac_amp_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.922, 53.414%; route: 1.444, 40.138%; tC2Q: 0.232, 6.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/n709_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.768</td>
<td>2.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[3][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/n709_s0/I1</td>
</tr>
<tr>
<td>142.317</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n709_s0/F</td>
</tr>
<tr>
<td>143.766</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 11.257%; route: 1.449, 29.704%; tC2Q: 2.879, 59.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/n709_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.768</td>
<td>2.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[3][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/n709_s0/I1</td>
</tr>
<tr>
<td>142.317</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n709_s0/F</td>
</tr>
<tr>
<td>143.754</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 11.286%; route: 1.436, 29.523%; tC2Q: 2.879, 59.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.637</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C26[2][B]</td>
<td>psg1/n1411_s126/I1</td>
</tr>
<tr>
<td>143.186</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C26[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s126/F</td>
</tr>
<tr>
<td>143.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[2][A]</td>
<td>psg1/n1411_s122/I3</td>
</tr>
<tr>
<td>143.737</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C26[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s122/F</td>
</tr>
<tr>
<td>143.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[2][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[2][A]</td>
<td>psg1/dac_amp_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C26[2][A]</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.922, 54.349%; route: 1.382, 39.090%; tC2Q: 0.232, 6.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R11C38[0][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>20.399</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/n25_s0/I0</td>
</tr>
<tr>
<td>20.770</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n25_s0/F</td>
</tr>
<tr>
<td>23.322</td>
<td>2.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
<tr>
<td>27.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.723%; route: 2.552, 53.127%; tC2Q: 1.881, 39.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>vdp4/u_v9958/IRAMADR_13_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_13_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>3.936</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>4.802</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.095%; route: 2.119, 72.922%; tC2Q: 0.232, 7.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/ENAHSYNC_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>vdp4/u_v9958/U_SSG/ENAHSYNC_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/ENAHSYNC_s0/Q</td>
</tr>
<tr>
<td>3.353</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>cpu1/u0/n2335_s2/I1</td>
</tr>
<tr>
<td>3.724</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2335_s2/F</td>
</tr>
<tr>
<td>4.242</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>cpu1/u0/n2335_s1/I2</td>
</tr>
<tr>
<td>4.791</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2335_s1/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/INT_s_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>cpu1/u0/INT_s_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 31.782%; route: 1.743, 60.203%; tC2Q: 0.232, 8.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.637</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[2][A]</td>
<td>psg1/n1412_s123/I0</td>
</tr>
<tr>
<td>143.207</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1412_s123/F</td>
</tr>
<tr>
<td>143.209</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>psg1/n1412_s122/I1</td>
</tr>
<tr>
<td>143.671</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1412_s122/F</td>
</tr>
<tr>
<td>143.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>psg1/dac_amp_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.856, 53.481%; route: 1.382, 39.834%; tC2Q: 0.232, 6.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.637</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[3][A]</td>
<td>psg1/n1410_s123/I1</td>
</tr>
<tr>
<td>143.207</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C25[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1410_s123/F</td>
</tr>
<tr>
<td>143.209</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>psg1/n1410_s122/I0</td>
</tr>
<tr>
<td>143.671</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1410_s122/F</td>
</tr>
<tr>
<td>143.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>psg1/dac_amp_5_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.856, 53.481%; route: 1.382, 39.834%; tC2Q: 0.232, 6.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.637</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C26[3][A]</td>
<td>psg1/n1409_s125/I2</td>
</tr>
<tr>
<td>143.186</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C26[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1409_s125/F</td>
</tr>
<tr>
<td>143.189</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][A]</td>
<td>psg1/n1409_s124/I0</td>
</tr>
<tr>
<td>143.651</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1409_s124/F</td>
</tr>
<tr>
<td>143.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][A]</td>
<td>psg1/dac_amp_6_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C26[0][A]</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.835, 53.177%; route: 1.384, 40.099%; tC2Q: 0.232, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>140.872</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>141.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>141.746</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>142.637</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C26[3][A]</td>
<td>psg1/n1409_s125/I2</td>
</tr>
<tr>
<td>143.186</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C26[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1409_s125/F</td>
</tr>
<tr>
<td>143.189</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][B]</td>
<td>psg1/n1408_s126/I0</td>
</tr>
<tr>
<td>143.651</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1408_s126/F</td>
</tr>
<tr>
<td>143.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C26[0][B]</td>
<td>psg1/dac_amp_7_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_7_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C26[0][B]</td>
<td>psg1/dac_amp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.835, 53.177%; route: 1.384, 40.099%; tC2Q: 0.232, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.931</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C43[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.544%; route: 3.712, 58.234%; tC2Q: 1.225, 19.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.931</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C43[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.544%; route: 3.712, 58.234%; tC2Q: 1.225, 19.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_7_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>memory_ctrl/sdram_address_7_s0/I1</td>
</tr>
<tr>
<td>3.936</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_7_s0/F</td>
</tr>
<tr>
<td>4.724</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>memory_ctrl/vram/MemAddr_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>memory_ctrl/vram/MemAddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.622%; route: 2.041, 72.175%; tC2Q: 0.232, 8.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.928</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.557%; route: 3.708, 58.210%; tC2Q: 1.225, 19.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.928</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.557%; route: 3.708, 58.210%; tC2Q: 1.225, 19.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.928</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C43[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.557%; route: 3.708, 58.210%; tC2Q: 1.225, 19.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.928</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.557%; route: 3.708, 58.210%; tC2Q: 1.225, 19.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.928</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C43[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.557%; route: 3.708, 58.210%; tC2Q: 1.225, 19.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>2.916</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td>memory_ctrl/sdram_address_8_s0/I1</td>
</tr>
<tr>
<td>3.369</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_8_s0/F</td>
</tr>
<tr>
<td>4.699</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>memory_ctrl/vram/MemAddr_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>memory_ctrl/vram/MemAddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.161%; route: 2.118, 75.563%; tC2Q: 0.232, 8.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.896</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C54[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.671%; route: 3.676, 57.999%; tC2Q: 1.225, 19.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.896</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C54[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.671%; route: 3.676, 57.999%; tC2Q: 1.225, 19.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>6.026</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][B]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>6.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.481%; route: 1.453, 65.982%; tC2Q: 0.232, 10.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>memory_ctrl/vram/MemAddr_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>memory_ctrl/vram/MemAddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.613%; route: 2.029, 73.035%; tC2Q: 0.232, 8.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/n24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R11C38[0][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>20.399</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/n24_s0/I0</td>
</tr>
<tr>
<td>20.770</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n24_s0/F</td>
</tr>
<tr>
<td>23.156</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
<tr>
<td>27.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 8.000%; route: 2.386, 51.449%; tC2Q: 1.881, 40.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1462_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>vdp4/u_v9958/n1462_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1462_s0/Q</td>
</tr>
<tr>
<td>3.353</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[3][A]</td>
<td>memory_ctrl/sdram_din_12_s0/I1</td>
</tr>
<tr>
<td>3.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C24[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_12_s0/F</td>
</tr>
<tr>
<td>4.075</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>memory_ctrl/vram/n52_s0/I0</td>
</tr>
<tr>
<td>4.624</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n52_s0/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 40.241%; route: 1.399, 51.256%; tC2Q: 0.232, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_15_s1/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>3.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>4.607</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.706%; route: 2.027, 74.738%; tC2Q: 0.232, 8.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.746</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.218%; route: 3.527, 56.985%; tC2Q: 1.225, 19.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.746</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.218%; route: 3.527, 56.985%; tC2Q: 1.225, 19.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.746</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.218%; route: 3.527, 56.985%; tC2Q: 1.225, 19.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.746</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_19_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_19_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.218%; route: 3.527, 56.985%; tC2Q: 1.225, 19.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C44[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C44[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.744</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C44[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.226%; route: 3.525, 56.970%; tC2Q: 1.225, 19.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_10_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_10_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_10_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_10_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_10_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_10_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_10_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_10_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.740</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C44[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.240%; route: 3.521, 56.944%; tC2Q: 1.225, 19.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.712</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C54[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.347%; route: 3.493, 56.746%; tC2Q: 1.225, 19.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.712</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C54[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.347%; route: 3.493, 56.746%; tC2Q: 1.225, 19.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1462_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>vdp4/u_v9958/n1462_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1462_s0/Q</td>
</tr>
<tr>
<td>3.353</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[3][A]</td>
<td>memory_ctrl/sdram_din_12_s0/I1</td>
</tr>
<tr>
<td>3.870</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C24[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_12_s0/F</td>
</tr>
<tr>
<td>4.492</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.914%; route: 1.847, 71.150%; tC2Q: 0.232, 8.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R48C27[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/Q</td>
</tr>
<tr>
<td>140.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][B]</td>
<td>psg1/n1369_s3/I2</td>
</tr>
<tr>
<td>141.303</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C28[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>141.575</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>psg1/n1365_s1/I2</td>
</tr>
<tr>
<td>142.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>142.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[2][B]</td>
<td>psg1/n1365_s0/I0</td>
</tr>
<tr>
<td>142.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s0/F</td>
</tr>
<tr>
<td>143.380</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 48.430%; route: 1.408, 44.274%; tC2Q: 0.232, 7.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R48C27[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/Q</td>
</tr>
<tr>
<td>140.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][B]</td>
<td>psg1/n1369_s3/I2</td>
</tr>
<tr>
<td>141.303</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C28[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>141.575</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>psg1/n1365_s1/I2</td>
</tr>
<tr>
<td>142.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>142.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[2][B]</td>
<td>psg1/n1365_s0/I0</td>
</tr>
<tr>
<td>142.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s0/F</td>
</tr>
<tr>
<td>143.380</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 48.430%; route: 1.408, 44.274%; tC2Q: 0.232, 7.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1460_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>vdp4/u_v9958/n1460_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1460_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>memory_ctrl/sdram_din_14_s0/I1</td>
</tr>
<tr>
<td>3.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_14_s0/F</td>
</tr>
<tr>
<td>4.084</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td>memory_ctrl/vram/n50_s0/I0</td>
</tr>
<tr>
<td>4.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n50_s0/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C24[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 36.188%; route: 1.401, 54.746%; tC2Q: 0.232, 9.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1459_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>vdp4/u_v9958/n1459_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1459_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>memory_ctrl/sdram_din_15_s0/I1</td>
</tr>
<tr>
<td>3.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_15_s0/F</td>
</tr>
<tr>
<td>4.084</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td>memory_ctrl/vram/n49_s0/I0</td>
</tr>
<tr>
<td>4.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n49_s0/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 36.188%; route: 1.401, 54.746%; tC2Q: 0.232, 9.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1460_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>vdp4/u_v9958/n1460_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1460_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>memory_ctrl/sdram_din_14_s0/I1</td>
</tr>
<tr>
<td>3.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_14_s0/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 21.689%; route: 1.772, 69.244%; tC2Q: 0.232, 9.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1459_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>vdp4/u_v9958/n1459_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1459_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>memory_ctrl/sdram_din_15_s0/I1</td>
</tr>
<tr>
<td>3.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_15_s0/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td>memory_ctrl/vram/MemDin_15_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C23[2][B]</td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 21.689%; route: 1.772, 69.244%; tC2Q: 0.232, 9.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1463_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>vdp4/u_v9958/n1463_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1463_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td>memory_ctrl/sdram_din_11_s0/I1</td>
</tr>
<tr>
<td>3.627</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C24[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_11_s0/F</td>
</tr>
<tr>
<td>3.878</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td>memory_ctrl/vram/n53_s0/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n53_s0/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[1][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 42.586%; route: 1.233, 48.325%; tC2Q: 0.232, 9.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_11_s1/Q</td>
</tr>
<tr>
<td>3.053</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>memory_ctrl/sdram_address_11_s0/I1</td>
</tr>
<tr>
<td>3.570</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_11_s0/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>memory_ctrl/vram/MemAddr_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>memory_ctrl/vram/MemAddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.355%; route: 1.791, 70.511%; tC2Q: 0.232, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R48C27[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/Q</td>
</tr>
<tr>
<td>140.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][B]</td>
<td>psg1/n1369_s3/I2</td>
</tr>
<tr>
<td>141.303</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C28[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>141.575</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[1][B]</td>
<td>psg1/n1366_s1/I2</td>
</tr>
<tr>
<td>142.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s1/F</td>
</tr>
<tr>
<td>142.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td>psg1/n1366_s0/I0</td>
</tr>
<tr>
<td>142.770</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s0/F</td>
</tr>
<tr>
<td>143.303</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[0][B]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C25[0][B]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.476, 47.565%; route: 1.395, 44.958%; tC2Q: 0.232, 7.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.200</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.432</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R48C27[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/Q</td>
</tr>
<tr>
<td>140.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][B]</td>
<td>psg1/n1369_s3/I2</td>
</tr>
<tr>
<td>141.303</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C28[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>141.575</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[1][B]</td>
<td>psg1/n1366_s1/I2</td>
</tr>
<tr>
<td>142.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s1/F</td>
</tr>
<tr>
<td>142.317</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td>psg1/n1366_s0/I0</td>
</tr>
<tr>
<td>142.770</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s0/F</td>
</tr>
<tr>
<td>143.303</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[1][B]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C25[1][B]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.476, 47.565%; route: 1.395, 44.958%; tC2Q: 0.232, 7.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>11.294</td>
<td>1.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C55[1][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_8_s/I2</td>
</tr>
<tr>
<td>11.849</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C55[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_8_s/F</td>
</tr>
<tr>
<td>13.891</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_8_s/I0</td>
</tr>
<tr>
<td>14.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_8_s/F</td>
</tr>
<tr>
<td>15.051</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R11C38[0][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>20.144</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_8_s0/G</td>
</tr>
<tr>
<td>20.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 16.690%; route: 4.390, 79.129%; tC2Q: 0.232, 4.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 100.000%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1461_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>vdp4/u_v9958/n1461_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1461_s0/Q</td>
</tr>
<tr>
<td>3.276</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td>memory_ctrl/sdram_din_13_s0/I1</td>
</tr>
<tr>
<td>3.846</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C24[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_13_s0/F</td>
</tr>
<tr>
<td>4.022</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>memory_ctrl/vram/n51_s0/I0</td>
</tr>
<tr>
<td>4.392</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n51_s0/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 37.690%; route: 1.324, 53.018%; tC2Q: 0.232, 9.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1461_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>vdp4/u_v9958/n1461_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1461_s0/Q</td>
</tr>
<tr>
<td>3.276</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td>memory_ctrl/sdram_din_13_s0/I1</td>
</tr>
<tr>
<td>3.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C24[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_13_s0/F</td>
</tr>
<tr>
<td>4.381</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>memory_ctrl/vram/MemDin_13_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 22.329%; route: 1.699, 68.337%; tC2Q: 0.232, 9.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>11.333</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_12_s/I2</td>
</tr>
<tr>
<td>11.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C55[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_12_s/F</td>
</tr>
<tr>
<td>13.581</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_12_s/I0</td>
</tr>
<tr>
<td>14.034</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_12_s/F</td>
</tr>
<tr>
<td>15.017</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R11C38[0][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>20.144</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_12_s0/G</td>
</tr>
<tr>
<td>20.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
<tr>
<td>20.074</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 14.942%; route: 4.458, 80.850%; tC2Q: 0.232, 4.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 100.000%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_22_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_22_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_22_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_22_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C48[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_22_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_22_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.563</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_22_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_22_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.928%; route: 3.343, 55.670%; tC2Q: 1.225, 20.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_12_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_12_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C49[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_12_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_12_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.782</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1807.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1808.926</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1809.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C52[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.176</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.503</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R42C53[0][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.557</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 23.951%; route: 3.337, 55.626%; tC2Q: 1.225, 20.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>33</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.035</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>n403_s7/I2</td>
</tr>
<tr>
<td>6.584</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">n403_s7/F</td>
</tr>
<tr>
<td>6.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 32.432%; route: 0.912, 53.863%; tC2Q: 0.232, 13.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R29C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>audio_sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" font-weight:bold;">audio_sample_4_s0/Q</td>
</tr>
<tr>
<td>37.822</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>audio_sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">audio_sample_3_s0/Q</td>
</tr>
<tr>
<td>37.833</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C11[1][A]</td>
<td>audio_sample_0_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C11[1][A]</td>
<td style=" font-weight:bold;">audio_sample_0_s0/Q</td>
</tr>
<tr>
<td>37.997</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 73.971%; tC2Q: 0.202, 26.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>audio_sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td style=" font-weight:bold;">audio_sample_11_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][A]</td>
<td>audio_sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][A]</td>
<td style=" font-weight:bold;">audio_sample_6_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td>audio_sample_1_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td style=" font-weight:bold;">audio_sample_1_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>audio_sample_10_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">audio_sample_10_s0/Q</td>
</tr>
<tr>
<td>38.159</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.735, 78.451%; tC2Q: 0.202, 21.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][B]</td>
<td>audio_sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][B]</td>
<td style=" font-weight:bold;">audio_sample_7_s0/Q</td>
</tr>
<tr>
<td>38.159</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.735, 78.451%; tC2Q: 0.202, 21.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][B]</td>
<td>audio_sample_2_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][B]</td>
<td style=" font-weight:bold;">audio_sample_2_s0/Q</td>
</tr>
<tr>
<td>38.159</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.735, 78.451%; tC2Q: 0.202, 21.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/n639_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.688</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/n639_s2/I1</td>
</tr>
<tr>
<td>1.079</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n639_s2/F</td>
</tr>
<tr>
<td>1.207</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C37[0][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 32.394%; route: 0.128, 10.566%; tC2Q: 0.688, 57.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/n639_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.688</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/n639_s2/I1</td>
</tr>
<tr>
<td>1.079</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n639_s2/F</td>
</tr>
<tr>
<td>1.207</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C37[1][B]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 32.394%; route: 0.128, 10.566%; tC2Q: 0.688, 57.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][B]</td>
<td>audio_sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][B]</td>
<td style=" font-weight:bold;">audio_sample_5_s0/Q</td>
</tr>
<tr>
<td>38.253</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.830, 80.429%; tC2Q: 0.202, 19.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][B]</td>
<td>audio_sample_15_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][B]</td>
<td style=" font-weight:bold;">audio_sample_15_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.933%; tC2Q: 0.202, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>audio_sample_12_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" font-weight:bold;">audio_sample_12_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.933%; tC2Q: 0.202, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][A]</td>
<td>audio_sample_14_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][A]</td>
<td style=" font-weight:bold;">audio_sample_14_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][B]</td>
<td>audio_sample_13_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][B]</td>
<td style=" font-weight:bold;">audio_sample_13_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[2][B]</td>
<td>audio_sample_9_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C6[2][B]</td>
<td style=" font-weight:bold;">audio_sample_9_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[2][A]</td>
<td>audio_sample_8_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C6[2][A]</td>
<td style=" font-weight:bold;">audio_sample_8_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>cpu1/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R22C11[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_2_s0/Q</td>
</tr>
<tr>
<td>38.370</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>vdp4/CpuDbo_2_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_2_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>vdp4/CpuDbo_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 82.416%; tC2Q: 0.202, 17.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1938_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.688</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1938_s3/I0</td>
</tr>
<tr>
<td>1.079</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R27C41[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1938_s3/F</td>
</tr>
<tr>
<td>1.357</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 28.818%; route: 0.277, 20.439%; tC2Q: 0.688, 50.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1938_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.688</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1938_s3/I0</td>
</tr>
<tr>
<td>1.079</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R27C41[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1938_s3/F</td>
</tr>
<tr>
<td>1.357</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 28.818%; route: 0.277, 20.439%; tC2Q: 0.688, 50.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1938_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.688</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1938_s3/I0</td>
</tr>
<tr>
<td>1.079</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R27C41[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1938_s3/F</td>
</tr>
<tr>
<td>1.357</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_6_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_6_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 28.818%; route: 0.277, 20.439%; tC2Q: 0.688, 50.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>cpu1/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_7_s0/Q</td>
</tr>
<tr>
<td>38.403</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>vdp4/CpuDbo_7_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_7_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>vdp4/CpuDbo_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.980, 82.910%; tC2Q: 0.202, 17.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R29C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.097</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C37[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C38[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.109</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>140.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>142.449</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.109</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>140.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>142.449</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.109</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>140.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>142.449</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>417.887</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>418.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>417.887</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>418.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>417.887</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>418.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>262</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 89.616%; tC2Q: 0.232, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>262</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 89.616%; tC2Q: 0.232, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>262</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 89.616%; tC2Q: 0.232, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>262</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 89.616%; tC2Q: 0.232, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>262</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 89.616%; tC2Q: 0.232, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>megaram1/ff_memreg[3]_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>megaram1/ff_memreg[3]_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][A]</td>
<td>megaram1/ff_memreg[3]_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[1][A]</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>megaram1/ff_memreg[3]_5_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>megaram1/ff_memreg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n41_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.766</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" font-weight:bold;">n41_s2/I0</td>
</tr>
<tr>
<td>141.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>143.258</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>megaram1/ff_memreg[2]_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.833%; route: 1.975, 45.206%; tC2Q: 1.877, 42.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.777</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1807.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.117</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.777</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1807.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.117</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1806.777</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1807.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.117</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.591%; route: 1.785, 50.151%; tC2Q: 1.220, 34.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>37.854</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>38.264</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td style=" font-weight:bold;">rst_seq_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>rst_seq_1_s1/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>rst_seq_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.734%; route: 0.532, 50.987%; tC2Q: 0.201, 19.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>37.854</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>38.267</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">rst_seq_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>rst_seq_0_s3/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>rst_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.648%; route: 0.535, 51.128%; tC2Q: 0.201, 19.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>37.854</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>38.267</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>reset3_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.648%; route: 0.535, 51.128%; tC2Q: 0.201, 19.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.464</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>278.854</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.018</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.464</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>278.854</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.018</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.464</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>278.854</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.018</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>140.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>139.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>139.899</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[3][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>140.134</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>140.265</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R42C27[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>139.785</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>139.796</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C26[2][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.075%; route: 0.131, 9.544%; tC2Q: 1.010, 73.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.458%; route: 1.163, 51.936%; tC2Q: 0.685, 30.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C52[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CLR_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_5_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_5_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CLR_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_7_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_7_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CLR_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/NY_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_0_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_0_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C53[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/NY_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_3_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_3_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/NY_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_4_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_4_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C51[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/NY_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/DY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/DY_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/DY_0_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/DY_0_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C50[2][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/DY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/SY_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R29C28[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.076</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.235</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/SY_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/SY_6_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/SY_6_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C52[2][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/SY_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.497%; route: 1.158, 51.829%; tC2Q: 0.685, 30.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/O_AUDIO_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/O_AUDIO_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/O_AUDIO_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[2]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[2]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[2]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/phinc_II_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/phinc_II_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/phinc_II_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/u_noise/poly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/u_noise/poly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/u_noise/poly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_eg/rate_in_III_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_eg/rate_in_III_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_eg/rate_in_III_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_eg/eg_in_IV_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_eg/eg_in_IV_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_eg/eg_in_IV_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_eg/eg_in_IV_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_eg/eg_in_IV_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_eg/eg_in_IV_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2542</td>
<td>ex_clk_27m_d</td>
<td>0.300</td>
<td>1.621</td>
</tr>
<tr>
<td>2205</td>
<td>clk_108m</td>
<td>-1.427</td>
<td>0.261</td>
</tr>
<tr>
<td>979</td>
<td>reset_w</td>
<td>0.136</td>
<td>1.793</td>
</tr>
<tr>
<td>975</td>
<td>n41_6</td>
<td>5.054</td>
<td>1.975</td>
</tr>
<tr>
<td>497</td>
<td>cenop_Z</td>
<td>5.446</td>
<td>2.641</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.521</td>
<td>1.633</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.486</td>
<td>1.415</td>
</tr>
<tr>
<td>262</td>
<td>Reset_s</td>
<td>1.372</td>
<td>2.772</td>
</tr>
<tr>
<td>166</td>
<td>clk_enable_3m6</td>
<td>5.146</td>
<td>2.391</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>5.248</td>
<td>1.448</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R41C49</td>
<td>91.67%</td>
</tr>
<tr>
<td>R16C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R51C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C43</td>
<td>88.89%</td>
</tr>
<tr>
<td>R43C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R35C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R49C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R48C9</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>cpu1/u0/n1097_s2/I2</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu1/u0/n1097_s0/I1</td>
</tr>
<tr>
<td>4.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I1</td>
</tr>
<tr>
<td>6.434</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>7.181</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[0][B]</td>
<td>megaram1/cart_ena_ff_s11/I1</td>
</tr>
<tr>
<td>7.736</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s11/F</td>
</tr>
<tr>
<td>8.191</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>ex_bus_mreq_n_d_s7/I3</td>
</tr>
<tr>
<td>8.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s7/F</td>
</tr>
<tr>
<td>9.273</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>ex_bus_mreq_n_d_s0/I1</td>
</tr>
<tr>
<td>9.828</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s0/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td>cpu_din_5_s7/I1</td>
</tr>
<tr>
<td>10.780</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s7/F</td>
</tr>
<tr>
<td>11.436</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>cpu_din_5_s3/I0</td>
</tr>
<tr>
<td>11.898</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s3/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>cpu_din_5_s1/I0</td>
</tr>
<tr>
<td>12.416</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>13.104</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>13.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>13.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.871, 36.561%; route: 6.192, 46.476%; tC2Q: 2.260, 16.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>cpu1/u0/n1097_s2/I2</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu1/u0/n1097_s0/I1</td>
</tr>
<tr>
<td>4.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>5.981</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I1</td>
</tr>
<tr>
<td>6.434</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>7.181</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[0][B]</td>
<td>megaram1/cart_ena_ff_s11/I1</td>
</tr>
<tr>
<td>7.736</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s11/F</td>
</tr>
<tr>
<td>8.191</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>ex_bus_mreq_n_d_s7/I3</td>
</tr>
<tr>
<td>8.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s7/F</td>
</tr>
<tr>
<td>8.984</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>cpu_din_0_s7/I1</td>
</tr>
<tr>
<td>9.539</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s7/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>cpu_din_6_s13/I0</td>
</tr>
<tr>
<td>10.708</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s13/F</td>
</tr>
<tr>
<td>11.392</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>cpu_din_6_s6/I3</td>
</tr>
<tr>
<td>11.962</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s6/F</td>
</tr>
<tr>
<td>11.964</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>cpu_din_6_s1/I3</td>
</tr>
<tr>
<td>12.417</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>13.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.760, 36.044%; route: 6.186, 46.843%; tC2Q: 2.260, 17.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>cpu_din_4_s3/I1</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>11.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>11.831</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>cpu_din_7_s1/I2</td>
</tr>
<tr>
<td>12.348</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>12.766</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>13.228</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>13.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.473, 34.447%; route: 6.252, 48.148%; tC2Q: 2.260, 17.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>cpu_din_4_s3/I1</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>11.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>11.822</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>cpu_din_4_s2/I3</td>
</tr>
<tr>
<td>12.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s2/F</td>
</tr>
<tr>
<td>12.854</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu_din_4_s0/I2</td>
</tr>
<tr>
<td>13.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.236, 32.630%; route: 6.486, 49.961%; tC2Q: 2.260, 17.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>cpu_din_4_s3/I1</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>11.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>11.661</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>cpu_din_3_s2/I2</td>
</tr>
<tr>
<td>12.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>12.840</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>cpu_din_3_s0/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>13.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 33.792%; route: 6.326, 48.780%; tC2Q: 2.260, 17.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.711</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>22.266</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.653, 38.134%; route: 11.779, 51.907%; tC2Q: 2.260, 9.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.566</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>22.019</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>22.712</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.551, 38.059%; route: 11.657, 51.882%; tC2Q: 2.260, 10.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.711</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>22.266</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>22.692</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.653, 38.546%; route: 11.536, 51.387%; tC2Q: 2.260, 10.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.711</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>22.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>22.455</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.668, 39.026%; route: 11.283, 50.799%; tC2Q: 2.260, 10.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.566</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>22.019</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>22.441</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.551, 38.523%; route: 11.386, 51.295%; tC2Q: 2.260, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>22.274</td>
<td>1.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td>cpu1/u0/n1486_s4/I0</td>
</tr>
<tr>
<td>22.844</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1486_s4/F</td>
</tr>
<tr>
<td>22.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td>cpu1/u0/SP_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[2][B]</td>
<td>cpu1/u0/SP_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.668, 38.354%; route: 11.672, 51.646%; tC2Q: 2.260, 10.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>22.179</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>cpu1/u0/n1494_s4/I0</td>
</tr>
<tr>
<td>22.641</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1494_s4/F</td>
</tr>
<tr>
<td>22.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>cpu1/u0/SP_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>cpu1/u0/SP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 38.219%; route: 11.578, 51.691%; tC2Q: 2.260, 10.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ACC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.837</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>cpu1/u0/n1470_s3/I0</td>
</tr>
<tr>
<td>22.299</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s3/F</td>
</tr>
<tr>
<td>22.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/ACC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>cpu1/u0/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>cpu1/u0/ACC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 38.812%; route: 11.235, 50.941%; tC2Q: 2.260, 10.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cpu1/u0/n1478_s6/I1</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s6/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>cpu1/u0/n1470_s6/I1</td>
</tr>
<tr>
<td>20.345</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.561</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>cpu1/u0/n1502_s6/I0</td>
</tr>
<tr>
<td>22.023</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1502_s6/F</td>
</tr>
<tr>
<td>22.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>cpu1/u0/F_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 39.304%; route: 10.959, 50.319%; tC2Q: 2.260, 10.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.429</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>4.701</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s16/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s16/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n2220_s0/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2220_s0/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>cpu1/u0/BusB_0_s343/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s343/F</td>
</tr>
<tr>
<td>8.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.135</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu1/u0/BusB_0_s335/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s335/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu1/u0/BusB_0_s336/I3</td>
</tr>
<tr>
<td>12.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s336/F</td>
</tr>
<tr>
<td>12.920</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.613</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.090</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.653</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>cpu1/u0/n1478_s15/I1</td>
</tr>
<tr>
<td>17.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s15/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu1/u0/n1478_s10/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.275</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cpu1/u0/n1359_s14/I2</td>
</tr>
<tr>
<td>18.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.125</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>cpu1/u0/n1359_s7/I2</td>
</tr>
<tr>
<td>19.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s7/F</td>
</tr>
<tr>
<td>19.743</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>cpu1/u0/n1359_s3/I0</td>
</tr>
<tr>
<td>20.260</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s3/F</td>
</tr>
<tr>
<td>21.324</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>cpu1/u0/n1852_s0/I2</td>
</tr>
<tr>
<td>21.873</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s0/F</td>
</tr>
<tr>
<td>21.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.469, 39.155%; route: 10.900, 50.396%; tC2Q: 2.260, 10.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.703</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu1/u0/n1145_s1/I2</td>
</tr>
<tr>
<td>4.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s1/F</td>
</tr>
<tr>
<td>4.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>7.498</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>cpu1/u0/n241_s2/I1</td>
</tr>
<tr>
<td>7.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s2/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>cpu1/IORQ_n_i_s6/I2</td>
</tr>
<tr>
<td>9.315</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>cpu1/IORQ_n_i_s4/I3</td>
</tr>
<tr>
<td>10.005</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>10.936</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>11.398</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>11.401</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>11.971</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>12.115</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.140, 34.873%; route: 5.472, 46.089%; tC2Q: 2.260, 19.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.703</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu1/u0/n1145_s1/I2</td>
</tr>
<tr>
<td>4.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s1/F</td>
</tr>
<tr>
<td>4.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>7.498</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>cpu1/u0/n241_s2/I1</td>
</tr>
<tr>
<td>7.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s2/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>cpu1/IORQ_n_i_s6/I2</td>
</tr>
<tr>
<td>9.315</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>cpu1/IORQ_n_i_s4/I3</td>
</tr>
<tr>
<td>10.005</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>10.936</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>cpu1/MREQ_s5/I0</td>
</tr>
<tr>
<td>11.506</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.678, 32.244%; route: 5.469, 47.944%; tC2Q: 2.260, 19.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.703</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu1/u0/n1145_s1/I2</td>
</tr>
<tr>
<td>4.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s1/F</td>
</tr>
<tr>
<td>4.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>7.498</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>cpu1/u0/n241_s2/I1</td>
</tr>
<tr>
<td>7.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s2/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>cpu1/IORQ_n_i_s6/I2</td>
</tr>
<tr>
<td>9.315</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>cpu1/IORQ_n_i_s4/I3</td>
</tr>
<tr>
<td>10.005</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>10.936</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>11.398</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.570, 31.592%; route: 5.470, 48.408%; tC2Q: 2.260, 20.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.703</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu1/u0/n1145_s1/I2</td>
</tr>
<tr>
<td>4.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s1/F</td>
</tr>
<tr>
<td>4.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.490</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>7.453</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>cpu1/n216_s1/I0</td>
</tr>
<tr>
<td>8.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n216_s1/F</td>
</tr>
<tr>
<td>8.179</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>8.641</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>9.105</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>9.250</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.062, 33.999%; route: 3.684, 40.908%; tC2Q: 2.260, 25.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>1.439</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>cpu1/u0/n1223_s2/I1</td>
</tr>
<tr>
<td>1.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1223_s2/F</td>
</tr>
<tr>
<td>2.765</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td>cpu1/n328_s1/I2</td>
</tr>
<tr>
<td>3.314</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n328_s1/F</td>
</tr>
<tr>
<td>3.650</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 27.006%; route: 2.255, 66.184%; tC2Q: 0.232, 6.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.660</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>sdram_addr_20_s4/I3</td>
</tr>
<tr>
<td>8.230</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s4/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>sdram_addr_20_s3/I3</td>
</tr>
<tr>
<td>8.920</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s3/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>sdram_addr_20_s2/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s2/F</td>
</tr>
<tr>
<td>10.615</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n347_s15/I1</td>
</tr>
<tr>
<td>11.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s15/F</td>
</tr>
<tr>
<td>11.959</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n347_s14/I1</td>
</tr>
<tr>
<td>12.514</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s14/F</td>
</tr>
<tr>
<td>14.115</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.248, 30.623%; route: 7.364, 53.085%; tC2Q: 2.260, 16.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.603</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>4.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>cpu1/u0/n1099_s0/I1</td>
</tr>
<tr>
<td>4.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>7.232</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>megaram1/page_w_0_s6/I2</td>
</tr>
<tr>
<td>7.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s6/F</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>megaram1/page_w_0_s5/I0</td>
</tr>
<tr>
<td>7.890</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s5/O</td>
</tr>
<tr>
<td>8.309</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>memory_ctrl/sdram_address_12_s1/I1</td>
</tr>
<tr>
<td>8.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s1/F</td>
</tr>
<tr>
<td>9.287</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>memory_ctrl/sdram_address_12_s0/I1</td>
</tr>
<tr>
<td>9.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>10.260</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s16/I0</td>
</tr>
<tr>
<td>10.777</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s16/F</td>
</tr>
<tr>
<td>12.031</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>13.628</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.784, 28.272%; route: 7.340, 54.843%; tC2Q: 2.260, 16.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.372</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>memory_ctrl/sdram_address_9_s0/I0</td>
</tr>
<tr>
<td>9.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C25[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_9_s0/F</td>
</tr>
<tr>
<td>10.140</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n377_s16/I0</td>
</tr>
<tr>
<td>10.695</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s16/F</td>
</tr>
<tr>
<td>11.456</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I2</td>
</tr>
<tr>
<td>12.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>13.342</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.494, 26.675%; route: 7.344, 56.070%; tC2Q: 2.260, 17.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>sdram_addr_21_s3/I3</td>
</tr>
<tr>
<td>7.982</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>8.154</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>sdram_addr_21_s2/I3</td>
</tr>
<tr>
<td>8.607</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s2/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sdram_addr_21_s1/I1</td>
</tr>
<tr>
<td>9.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s1/F</td>
</tr>
<tr>
<td>10.012</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>memory_ctrl/vram/n25_s0/I1</td>
</tr>
<tr>
<td>10.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n25_s0/F</td>
</tr>
<tr>
<td>13.081</td>
<td>2.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.591, 27.973%; route: 6.986, 54.422%; tC2Q: 2.260, 17.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.581</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s6/I0</td>
</tr>
<tr>
<td>10.034</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s6/F</td>
</tr>
<tr>
<td>10.567</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I0</td>
</tr>
<tr>
<td>11.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>12.452</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.413, 19.764%; route: 7.536, 61.725%; tC2Q: 2.260, 18.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>cpu_din_4_s3/I1</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>11.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[2][B]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C4[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>13.332</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>13.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 32.367%; route: 6.963, 51.061%; tC2Q: 2.260, 16.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>cpu_din_4_s3/I1</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>11.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[2][B]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C4[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>13.332</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>13.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 32.367%; route: 6.963, 51.061%; tC2Q: 2.260, 16.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>exp_slot3_req_w_s4/I1</td>
</tr>
<tr>
<td>10.623</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>10.625</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I0</td>
</tr>
<tr>
<td>11.142</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C4[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>11.803</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>12.174</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>12.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.187, 35.094%; route: 5.484, 45.964%; tC2Q: 2.260, 18.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>exp_slot3_req_w_s4/I1</td>
</tr>
<tr>
<td>10.623</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>10.625</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I0</td>
</tr>
<tr>
<td>11.142</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C4[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>11.803</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>12.174</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>12.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.187, 35.094%; route: 5.484, 45.964%; tC2Q: 2.260, 18.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/n222_s13/I3</td>
</tr>
<tr>
<td>2.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>2.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 30.500%; route: 1.067, 57.086%; tC2Q: 0.232, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>memory_ctrl/sdram_address_14_s3/I3</td>
</tr>
<tr>
<td>7.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s3/F</td>
</tr>
<tr>
<td>7.962</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[3][B]</td>
<td>memory_ctrl/sdram_address_14_s2/I3</td>
</tr>
<tr>
<td>8.424</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C3[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s2/F</td>
</tr>
<tr>
<td>8.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I0</td>
</tr>
<tr>
<td>9.113</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>9.769</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>memory_ctrl/sdram_address_14_s0/I1</td>
</tr>
<tr>
<td>10.222</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.515, 31.968%; route: 5.220, 47.478%; tC2Q: 2.260, 20.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.660</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>sdram_addr_20_s4/I3</td>
</tr>
<tr>
<td>8.230</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s4/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>sdram_addr_20_s3/I3</td>
</tr>
<tr>
<td>8.920</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s3/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>sdram_addr_20_s2/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s2/F</td>
</tr>
<tr>
<td>11.124</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>memory_ctrl/vram/MemAddr_19_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>memory_ctrl/vram/MemAddr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.138, 28.841%; route: 5.482, 50.388%; tC2Q: 2.260, 20.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.394</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>memory_ctrl/sdram_address_15_s3/I3</td>
</tr>
<tr>
<td>7.964</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>8.136</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>memory_ctrl/sdram_address_15_s2/I3</td>
</tr>
<tr>
<td>8.706</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s2/F</td>
</tr>
<tr>
<td>8.707</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I0</td>
</tr>
<tr>
<td>9.224</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I1</td>
</tr>
<tr>
<td>9.989</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>10.762</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.708, 35.251%; route: 4.551, 43.264%; tC2Q: 2.260, 21.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.603</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>4.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>cpu1/u0/n1099_s0/I1</td>
</tr>
<tr>
<td>4.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>7.232</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>megaram1/page_w_0_s6/I2</td>
</tr>
<tr>
<td>7.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s6/F</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>megaram1/page_w_0_s5/I0</td>
</tr>
<tr>
<td>7.890</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s5/O</td>
</tr>
<tr>
<td>8.309</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>memory_ctrl/sdram_address_12_s1/I1</td>
</tr>
<tr>
<td>8.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s1/F</td>
</tr>
<tr>
<td>9.287</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>memory_ctrl/sdram_address_12_s0/I1</td>
</tr>
<tr>
<td>9.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>10.631</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>memory_ctrl/vram/MemAddr_12_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.896, 27.879%; route: 5.232, 50.364%; tC2Q: 2.260, 21.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.603</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>4.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>cpu1/u0/n1099_s0/I1</td>
</tr>
<tr>
<td>4.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>7.232</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>megaram1/page_w_1_s6/I2</td>
</tr>
<tr>
<td>7.749</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s6/F</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>megaram1/page_w_1_s5/I0</td>
</tr>
<tr>
<td>7.852</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>8.348</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>8.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>9.291</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I1</td>
</tr>
<tr>
<td>9.744</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>10.610</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.838, 27.376%; route: 5.269, 50.824%; tC2Q: 2.260, 21.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.484</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td>cpu1/u0/n1106_s1/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/A_i_6_s7/I1</td>
</tr>
<tr>
<td>5.630</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>6.909</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>ppi_req_s5/I0</td>
</tr>
<tr>
<td>7.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s5/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>ppi_req_s3/I3</td>
</tr>
<tr>
<td>8.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>9.350</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.084</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.884, 29.307%; route: 4.697, 47.727%; tC2Q: 2.260, 22.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.484</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td>cpu1/u0/n1106_s1/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/A_i_6_s7/I1</td>
</tr>
<tr>
<td>5.630</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>6.909</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>ppi_req_s5/I0</td>
</tr>
<tr>
<td>7.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s5/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>ppi_req_s3/I3</td>
</tr>
<tr>
<td>8.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>9.350</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.084</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.884, 29.307%; route: 4.697, 47.727%; tC2Q: 2.260, 22.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.484</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td>cpu1/u0/n1106_s1/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/A_i_6_s7/I1</td>
</tr>
<tr>
<td>5.630</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>6.909</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>ppi_req_s5/I0</td>
</tr>
<tr>
<td>7.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s5/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>ppi_req_s3/I3</td>
</tr>
<tr>
<td>8.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>9.350</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.884, 29.865%; route: 4.513, 46.732%; tC2Q: 2.260, 23.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.484</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td>cpu1/u0/n1106_s1/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/A_i_6_s7/I1</td>
</tr>
<tr>
<td>5.630</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>6.909</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>ppi_req_s5/I0</td>
</tr>
<tr>
<td>7.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s5/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>ppi_req_s3/I3</td>
</tr>
<tr>
<td>8.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>9.350</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.884, 29.865%; route: 4.513, 46.732%; tC2Q: 2.260, 23.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.484</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td>cpu1/u0/n1106_s1/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/A_i_6_s7/I1</td>
</tr>
<tr>
<td>5.630</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>6.909</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>ppi_req_s5/I0</td>
</tr>
<tr>
<td>7.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s5/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>ppi_req_s3/I3</td>
</tr>
<tr>
<td>8.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>9.350</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>9.681</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.884, 30.559%; route: 4.293, 45.494%; tC2Q: 2.260, 23.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>cpu_din_1_s51/I1</td>
</tr>
<tr>
<td>4.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s51/F</td>
</tr>
<tr>
<td>4.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>cpu_din_1_s49/I0</td>
</tr>
<tr>
<td>4.999</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s49/F</td>
</tr>
<tr>
<td>5.000</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>cpu_din_1_s15/I2</td>
</tr>
<tr>
<td>5.371</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s15/F</td>
</tr>
<tr>
<td>5.784</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>cpu_din_1_s8/I3</td>
</tr>
<tr>
<td>6.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s8/F</td>
</tr>
<tr>
<td>6.758</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>cpu_din_1_s2/I3</td>
</tr>
<tr>
<td>7.328</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s2/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>cpu_din_1_s0/I1</td>
</tr>
<tr>
<td>7.872</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.965, 49.616%; route: 2.779, 46.501%; tC2Q: 0.232, 3.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>3.866</td>
<td>1.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td>cpu_din_5_s9/I0</td>
</tr>
<tr>
<td>4.415</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s9/F</td>
</tr>
<tr>
<td>4.416</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>cpu_din_5_s4/I3</td>
</tr>
<tr>
<td>4.878</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s4/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>5.606</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>6.294</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>6.756</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>6.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 41.723%; route: 2.601, 53.504%; tC2Q: 0.232, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>cpu_din_6_s12/I0</td>
</tr>
<tr>
<td>4.265</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s12/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[3][A]</td>
<td>cpu_din_6_s5/I3</td>
</tr>
<tr>
<td>4.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s5/F</td>
</tr>
<tr>
<td>4.991</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>cpu_din_6_s1/I2</td>
</tr>
<tr>
<td>5.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>6.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>6.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.846, 39.419%; route: 2.605, 55.627%; tC2Q: 0.232, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>cpu_din_2_s10/I1</td>
</tr>
<tr>
<td>4.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s10/F</td>
</tr>
<tr>
<td>4.346</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>cpu_din_2_s36/I3</td>
</tr>
<tr>
<td>4.895</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s36/F</td>
</tr>
<tr>
<td>4.897</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>5.350</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>6.038</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>6.500</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>6.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.835, 39.854%; route: 2.537, 55.108%; tC2Q: 0.232, 5.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>3.866</td>
<td>1.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>cpu_din_4_s11/I1</td>
</tr>
<tr>
<td>4.436</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s11/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu_din_4_s6/I3</td>
</tr>
<tr>
<td>4.980</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>cpu_din_4_s2/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s2/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu_din_4_s0/I2</td>
</tr>
<tr>
<td>6.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.765, 38.589%; route: 2.577, 56.339%; tC2Q: 0.232, 5.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 28.849%; route: 5.025, 49.079%; tC2Q: 2.260, 22.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>exp_slot3_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>exp_slot3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 28.849%; route: 5.025, 49.079%; tC2Q: 2.260, 22.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" font-weight:bold;">exp_slot3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>exp_slot3_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>exp_slot3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 28.849%; route: 5.025, 49.079%; tC2Q: 2.260, 22.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>exp_slot3_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>exp_slot3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 28.849%; route: 5.025, 49.079%; tC2Q: 2.260, 22.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.772</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I2</td>
</tr>
<tr>
<td>9.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>10.479</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>exp_slot3_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>exp_slot3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 28.860%; route: 5.022, 49.061%; tC2Q: 2.260, 22.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.073</td>
<td>3.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 14.293%; route: 6.165, 62.716%; tC2Q: 2.260, 22.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.676</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.794%; route: 5.305, 56.246%; tC2Q: 2.260, 23.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.625</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 14.976%; route: 5.717, 60.934%; tC2Q: 2.260, 24.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.623</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.905%; route: 5.253, 56.001%; tC2Q: 2.260, 24.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.457</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 20.264%; route: 5.087, 55.208%; tC2Q: 2.260, 24.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>4.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 13.620%; route: 6.650, 64.471%; tC2Q: 2.260, 21.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>10.028</td>
<td>2.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_5_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>subrom1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.081%; route: 5.658, 57.822%; tC2Q: 2.260, 23.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.951</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.231%; route: 5.581, 57.489%; tC2Q: 2.260, 23.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.714</td>
<td>1.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.713%; route: 5.344, 56.425%; tC2Q: 2.260, 23.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.651</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.845%; route: 5.281, 56.132%; tC2Q: 2.260, 24.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>4.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>logo1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 13.620%; route: 6.650, 64.471%; tC2Q: 2.260, 21.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.956</td>
<td>2.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.222%; route: 5.586, 57.510%; tC2Q: 2.260, 23.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.849</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 14.628%; route: 5.940, 61.844%; tC2Q: 2.260, 23.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_4_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>logo1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.634%; route: 5.382, 56.599%; tC2Q: 2.260, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.507</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][B]</td>
<td>cpu1/u0/n1101_s3/I2</td>
</tr>
<tr>
<td>3.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.952</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>cpu1/u0/n1102_s2/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s2/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>cpu1/u0/n1102_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s0/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>9.685</td>
<td>1.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_6_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>logo1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 19.773%; route: 5.315, 56.291%; tC2Q: 2.260, 23.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>cpu1/u0/n1110_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu1/u0/n1110_s0/I0</td>
</tr>
<tr>
<td>4.508</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s0/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>5.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>7.139</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>n910_s4/I0</td>
</tr>
<tr>
<td>7.656</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">n910_s4/F</td>
</tr>
<tr>
<td>7.903</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>n910_s2/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">n910_s2/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td>n918_s1/I2</td>
</tr>
<tr>
<td>9.268</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[2][A]</td>
<td style=" background: #97FFFF;">n918_s1/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>mapper_reg2_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>mapper_reg2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.749, 28.184%; route: 4.745, 48.645%; tC2Q: 2.260, 23.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>cpu1/u0/n1110_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu1/u0/n1110_s0/I0</td>
</tr>
<tr>
<td>4.508</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s0/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>5.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>7.139</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>n910_s4/I0</td>
</tr>
<tr>
<td>7.656</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">n910_s4/F</td>
</tr>
<tr>
<td>7.903</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>n910_s2/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">n910_s2/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I2</td>
</tr>
<tr>
<td>9.268</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>mapper_reg3_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>mapper_reg3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.749, 28.685%; route: 4.575, 47.733%; tC2Q: 2.260, 23.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>cpu1/u0/n1110_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu1/u0/n1110_s0/I0</td>
</tr>
<tr>
<td>4.508</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s0/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>5.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>7.139</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>n910_s4/I0</td>
</tr>
<tr>
<td>7.656</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">n910_s4/F</td>
</tr>
<tr>
<td>7.903</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>n910_s2/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">n910_s2/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I2</td>
</tr>
<tr>
<td>9.268</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>9.814</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>mapper_reg3_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>mapper_reg3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.749, 28.722%; route: 4.562, 47.666%; tC2Q: 2.260, 23.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>cpu1/u0/n1110_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu1/u0/n1110_s0/I0</td>
</tr>
<tr>
<td>4.508</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s0/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>5.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>7.139</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>n910_s4/I0</td>
</tr>
<tr>
<td>7.656</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">n910_s4/F</td>
</tr>
<tr>
<td>7.903</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>n910_s2/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">n910_s2/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I2</td>
</tr>
<tr>
<td>9.268</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>9.814</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>mapper_reg3_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>mapper_reg3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.749, 28.722%; route: 4.562, 47.666%; tC2Q: 2.260, 23.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>cpu1/u0/n1110_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu1/u0/n1110_s0/I0</td>
</tr>
<tr>
<td>4.508</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s0/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>5.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>7.139</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>n910_s4/I0</td>
</tr>
<tr>
<td>7.656</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">n910_s4/F</td>
</tr>
<tr>
<td>7.903</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>n910_s2/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">n910_s2/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>n934_s1/I2</td>
</tr>
<tr>
<td>9.268</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[1][B]</td>
<td style=" background: #97FFFF;">n934_s1/F</td>
</tr>
<tr>
<td>9.814</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>mapper_reg0_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>mapper_reg0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.749, 28.722%; route: 4.562, 47.665%; tC2Q: 2.260, 23.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.453</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>memory_ctrl/n90_s0/I2</td>
</tr>
<tr>
<td>9.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.310%; route: 4.545, 51.887%; tC2Q: 2.260, 25.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.453</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>memory_ctrl/n88_s0/I2</td>
</tr>
<tr>
<td>9.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.310%; route: 4.545, 51.887%; tC2Q: 2.260, 25.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.453</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>memory_ctrl/n87_s0/I2</td>
</tr>
<tr>
<td>9.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n87_s0/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.310%; route: 4.545, 51.887%; tC2Q: 2.260, 25.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.441</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>memory_ctrl/n91_s0/I2</td>
</tr>
<tr>
<td>8.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n91_s0/F</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.339%; route: 4.533, 51.824%; tC2Q: 2.260, 25.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.644</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>cpu1/u0/n1112_s1/I3</td>
</tr>
<tr>
<td>4.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s1/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu1/u0/n1112_s0/I0</td>
</tr>
<tr>
<td>4.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>5.944</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>6.461</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.396</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>memory_ctrl/n89_s0/I2</td>
</tr>
<tr>
<td>8.966</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>8.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.975, 22.642%; route: 4.488, 51.449%; tC2Q: 2.260, 25.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.599</td>
<td>1.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.924, 29.380%; route: 7.172, 53.698%; tC2Q: 2.260, 16.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.503</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.924, 29.593%; route: 7.076, 53.364%; tC2Q: 2.260, 17.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.475</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.924, 29.656%; route: 7.048, 53.265%; tC2Q: 2.260, 17.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.252</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.924, 30.165%; route: 6.824, 52.461%; tC2Q: 2.260, 17.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>11.929</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>megaram1/mega1/SccCh/n171_s1/I2</td>
</tr>
<tr>
<td>12.478</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>13.242</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 31.556%; route: 6.637, 51.058%; tC2Q: 2.260, 17.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>12.204</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>12.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 31.187%; route: 6.804, 51.655%; tC2Q: 2.260, 17.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>12.204</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>13.389</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.070, 30.960%; route: 6.816, 51.848%; tC2Q: 2.260, 17.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>12.210</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>12.765</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>13.328</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 31.395%; route: 6.717, 51.333%; tC2Q: 2.260, 17.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>12.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>13.314</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.006, 30.649%; route: 6.804, 52.060%; tC2Q: 2.260, 17.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>11.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>12.210</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>12.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>13.290</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.070, 31.195%; route: 6.717, 51.482%; tC2Q: 2.260, 17.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>megaram1/cart_ena_ff_s2/I3</td>
</tr>
<tr>
<td>10.581</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>megaram1/mega1/n319_s1/I1</td>
</tr>
<tr>
<td>11.160</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s1/F</td>
</tr>
<tr>
<td>11.712</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.670, 31.999%; route: 5.539, 48.295%; tC2Q: 2.260, 19.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>megaram1/cart_ena_ff_s2/I3</td>
</tr>
<tr>
<td>10.581</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>megaram1/mega1/n319_s1/I1</td>
</tr>
<tr>
<td>11.160</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s1/F</td>
</tr>
<tr>
<td>11.712</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.670, 31.999%; route: 5.539, 48.295%; tC2Q: 2.260, 19.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>megaram1/cart_ena_ff_s2/I3</td>
</tr>
<tr>
<td>10.581</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>megaram1/mega1/n319_s1/I1</td>
</tr>
<tr>
<td>11.160</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s1/F</td>
</tr>
<tr>
<td>11.712</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>megaram1/mega1/SccBank2_2_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>megaram1/mega1/SccBank2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.670, 31.999%; route: 5.539, 48.295%; tC2Q: 2.260, 19.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>megaram1/cart_ena_ff_s2/I3</td>
</tr>
<tr>
<td>10.581</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>megaram1/mega1/n319_s1/I1</td>
</tr>
<tr>
<td>11.160</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s1/F</td>
</tr>
<tr>
<td>11.712</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>megaram1/mega1/SccBank2_3_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.670, 31.999%; route: 5.539, 48.295%; tC2Q: 2.260, 19.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.412</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>3.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>cpu1/u0/n1098_s0/I1</td>
</tr>
<tr>
<td>4.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>6.106</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>6.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>ex_bus_mreq_n_d_s4/I3</td>
</tr>
<tr>
<td>7.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>8.248</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>ex_bus_mreq_n_d_s1/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][B]</td>
<td>megaram1/cart_ena_ff_s6/I2</td>
</tr>
<tr>
<td>9.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>megaram1/cart_ena_ff_s2/I3</td>
</tr>
<tr>
<td>10.581</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>megaram1/mega1/n319_s1/I1</td>
</tr>
<tr>
<td>11.160</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s1/F</td>
</tr>
<tr>
<td>11.706</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][B]</td>
<td>megaram1/mega1/SccBank2_4_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[2][B]</td>
<td>megaram1/mega1/SccBank2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.670, 32.016%; route: 5.533, 48.269%; tC2Q: 2.260, 19.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.603</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>4.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>cpu1/u0/n1099_s0/I1</td>
</tr>
<tr>
<td>4.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>7.571</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>megaram1/n664_s1/I0</td>
</tr>
<tr>
<td>8.088</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s1/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>megaram1/n664_s0/I2</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s0/F</td>
</tr>
<tr>
<td>9.209</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 26.523%; route: 4.328, 48.270%; tC2Q: 2.260, 25.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[5]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.490</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>cpu1/u0/n1110_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s1/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu1/u0/n1110_s0/I0</td>
</tr>
<tr>
<td>4.508</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1110_s0/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>5.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>7.300</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>megaram1/ff_ram_ena_s5/I0</td>
</tr>
<tr>
<td>7.870</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s5/F</td>
</tr>
<tr>
<td>7.873</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>megaram1/ff_ram_ena_s3/I2</td>
</tr>
<tr>
<td>8.422</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>8.566</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>27.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.653, 31.878%; route: 3.409, 40.967%; tC2Q: 2.260, 27.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.549</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.784</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/n227_s3/I1</td>
</tr>
<tr>
<td>15.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n227_s3/F</td>
</tr>
<tr>
<td>15.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 52.841%; route: 0.267, 26.827%; tC2Q: 0.202, 20.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R21C23[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/Q</td>
</tr>
<tr>
<td>10.327</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[3][A]</td>
<td>cpu1/n247_s1/I2</td>
</tr>
<tr>
<td>10.562</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R20C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/n247_s1/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][A]</td>
<td>cpu1/n249_s0/I1</td>
</tr>
<tr>
<td>10.858</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n249_s0/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 27.325%; route: 1.194, 62.161%; tC2Q: 0.202, 10.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/ISet_1_s84</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>cpu1/u0/ISet_1_s84/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s84/Q</td>
</tr>
<tr>
<td>9.907</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>cpu1/u0/ISet_1_s138/I1</td>
</tr>
<tr>
<td>10.217</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>10.484</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>cpu1/n216_s1/I3</td>
</tr>
<tr>
<td>10.719</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n216_s1/F</td>
</tr>
<tr>
<td>11.383</td>
<td>0.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 28.094%; route: 1.193, 61.493%; tC2Q: 0.202, 10.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>14.715</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>ex_bus_mreq_n_d_s7/I2</td>
</tr>
<tr>
<td>15.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s7/F</td>
</tr>
<tr>
<td>15.023</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>cpu_din_6_s20/I1</td>
</tr>
<tr>
<td>15.333</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s20/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>cpu_din_1_s1/I0</td>
</tr>
<tr>
<td>15.844</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>15.847</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>16.211</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>16.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.196, 56.211%; route: 0.730, 34.296%; tC2Q: 0.202, 9.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>14.715</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>ex_bus_mreq_n_d_s7/I2</td>
</tr>
<tr>
<td>15.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s7/F</td>
</tr>
<tr>
<td>15.023</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>cpu_din_6_s20/I1</td>
</tr>
<tr>
<td>15.333</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s20/F</td>
</tr>
<tr>
<td>15.618</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>cpu_din_2_s3/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>15.965</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>16.309</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 57.869%; route: 0.736, 33.055%; tC2Q: 0.202, 9.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>cpu1/u0/RegBusA_r_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_7_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>9.879</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I3</td>
</tr>
<tr>
<td>10.114</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>10.243</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 58.010%; route: 0.134, 16.736%; tC2Q: 0.202, 25.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>cpu1/u0/RegBusA_r_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_7_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>9.879</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I3</td>
</tr>
<tr>
<td>10.117</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 49.856%; route: 0.268, 28.579%; tC2Q: 0.202, 21.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>cpu1/u0/RegBusA_r_15_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_15_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>cpu1/u0/RegDIH_7_s2/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>10.109</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>10.467</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 56.299%; route: 0.246, 24.055%; tC2Q: 0.201, 19.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/RegBusA_r_10_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_10_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][A]</td>
<td>cpu1/u0/RegDIH_2_s1/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>10.195</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>cpu1/u0/RegDIH_2_s0/I0</td>
</tr>
<tr>
<td>10.485</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 57.238%; route: 0.247, 23.587%; tC2Q: 0.201, 19.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>cpu1/u0/RegBusA_r_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_7_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>9.879</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I3</td>
</tr>
<tr>
<td>10.117</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C10</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 43.004%; route: 0.417, 38.395%; tC2Q: 0.202, 18.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/ISet_1_s91</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ISet_1_s90</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>cpu1/u0/ISet_1_s91/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s91/Q</td>
</tr>
<tr>
<td>9.774</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s90/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>cpu1/u0/ISet_1_s90/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>cpu1/u0/ISet_1_s90</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>cpu1/u0/R_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_6_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>cpu1/u0/n1113_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1113_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>cpu1/u0/R_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>cpu1/u0/R_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>cpu1/u0/update_addr_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/update_addr_s1/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>cpu1/u0/n324_s4/I0</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n324_s4/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/update_addr_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>cpu1/u0/update_addr_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>cpu1/u0/n1117_s0/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1117_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>cpu1/u0/n1115_s0/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1115_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.284</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.413</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>14.797</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>14.924</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 45.677%; route: 0.256, 30.414%; tC2Q: 0.201, 23.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.549</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.784</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>15.097</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>15.224</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 47.774%; route: 0.394, 34.518%; tC2Q: 0.202, 17.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.377</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>clk_enable_3m6_s3/I1</td>
</tr>
<tr>
<td>10.761</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>166</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.915</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 15.536%; route: 1.886, 76.292%; tC2Q: 0.202, 8.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.377</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>clk_enable_3m6_s3/I1</td>
</tr>
<tr>
<td>10.761</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>166</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.915</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 15.536%; route: 1.886, 76.292%; tC2Q: 0.202, 8.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.377</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>clk_enable_3m6_s3/I1</td>
</tr>
<tr>
<td>10.761</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>166</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.915</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 15.536%; route: 1.886, 76.292%; tC2Q: 0.202, 8.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n573_s2/I0</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n573_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n570_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n570_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n566_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n566_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n564_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n564_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n560_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n560_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/n222_s13/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/n180_s13/I0</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/n202_s12/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/Q</td>
</tr>
<tr>
<td>9.771</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>memory_ctrl/n201_s14/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s14/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>memory_ctrl/enable_write_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>memory_ctrl/enable_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.432%; route: 0.127, 22.672%; tC2Q: 0.201, 35.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>memory_ctrl/n181_s12/I0</td>
</tr>
<tr>
<td>10.005</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>10.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>memory_ctrl/vram/n117_s5/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n117_s5/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>memory_ctrl/vram/n118_s1/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n118_s1/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.658</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>memory_ctrl/vram/n338_s6/I0</td>
</tr>
<tr>
<td>9.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s6/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.992%; route: 0.012, 2.739%; tC2Q: 0.202, 45.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.782</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>memory_ctrl/vram/n119_s1/I2</td>
</tr>
<tr>
<td>10.014</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n119_s1/F</td>
</tr>
<tr>
<td>10.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.677%; route: 0.137, 24.082%; tC2Q: 0.201, 35.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.800</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>memory_ctrl/vram/n358_s2/I0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n358_s2/F</td>
</tr>
<tr>
<td>10.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/r_read_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>memory_ctrl/vram/r_read_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 39.452%; route: 0.154, 26.197%; tC2Q: 0.202, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.968</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.240%; route: 0.949, 53.445%; tC2Q: 0.201, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.968</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>ppi_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>ppi_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.240%; route: 0.949, 53.445%; tC2Q: 0.201, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.968</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.240%; route: 0.949, 53.445%; tC2Q: 0.201, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.968</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][B]</td>
<td>ppi_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[0][B]</td>
<td>ppi_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.240%; route: 0.949, 53.445%; tC2Q: 0.201, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.968</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.372</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 32.458%; route: 1.102, 57.120%; tC2Q: 0.201, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>cpu_din_3_s11/I0</td>
</tr>
<tr>
<td>2.943</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s11/F</td>
</tr>
<tr>
<td>3.065</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>cpu_din_3_s4/I2</td>
</tr>
<tr>
<td>3.355</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>3.358</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>4.139</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>4.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 49.552%; route: 1.109, 42.677%; tC2Q: 0.202, 7.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>2.748</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[3][B]</td>
<td>cpu_din_0_s4/I1</td>
</tr>
<tr>
<td>3.112</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>cpu_din_0_s1/I1</td>
</tr>
<tr>
<td>3.500</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>cpu_din_0_s0/I1</td>
</tr>
<tr>
<td>4.143</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>4.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.980, 37.647%; route: 1.421, 54.593%; tC2Q: 0.202, 7.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>2.626</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>cpu_din_7_s8/I0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s8/F</td>
</tr>
<tr>
<td>2.980</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>cpu_din_7_s3/I2</td>
</tr>
<tr>
<td>3.270</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s3/F</td>
</tr>
<tr>
<td>3.536</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>cpu_din_7_s1/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>4.325</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.047, 37.589%; route: 1.536, 55.159%; tC2Q: 0.202, 7.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>2.611</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>cpu_din_2_s10/I1</td>
</tr>
<tr>
<td>2.846</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s10/F</td>
</tr>
<tr>
<td>2.969</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>cpu_din_2_s36/I3</td>
</tr>
<tr>
<td>3.313</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s36/F</td>
</tr>
<tr>
<td>3.317</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>3.627</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>4.038</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>4.328</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.179, 42.285%; route: 1.407, 50.470%; tC2Q: 0.202, 7.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>2.721</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>cpu_din_4_s11/I1</td>
</tr>
<tr>
<td>3.085</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s11/F</td>
</tr>
<tr>
<td>3.207</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu_din_4_s6/I3</td>
</tr>
<tr>
<td>3.439</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>cpu_din_4_s2/I1</td>
</tr>
<tr>
<td>3.752</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s2/F</td>
</tr>
<tr>
<td>4.138</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu_din_4_s0/I2</td>
</tr>
<tr>
<td>4.370</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.138, 40.205%; route: 1.490, 52.658%; tC2Q: 0.202, 7.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s441</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>cpu1/u0/A_i_14_s441/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s441/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I0</td>
</tr>
<tr>
<td>10.007</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 45.953%; route: 0.900, 44.179%; tC2Q: 0.201, 9.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s441</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>cpu1/u0/A_i_14_s441/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s441/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I0</td>
</tr>
<tr>
<td>10.007</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>exp_slot3_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>exp_slot3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 45.635%; route: 0.914, 44.566%; tC2Q: 0.201, 9.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s441</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>cpu1/u0/A_i_14_s441/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s441/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I0</td>
</tr>
<tr>
<td>10.007</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>exp_slot3_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>exp_slot3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 45.635%; route: 0.914, 44.566%; tC2Q: 0.201, 9.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s441</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>cpu1/u0/A_i_14_s441/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s441/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I0</td>
</tr>
<tr>
<td>10.007</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>exp_slot3_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>exp_slot3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 45.635%; route: 0.914, 44.566%; tC2Q: 0.201, 9.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s441</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>cpu1/u0/A_i_14_s441/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s441/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>ex_bus_mp_d_7_s0/I0</td>
</tr>
<tr>
<td>10.007</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mp_d_7_s0/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>exp_slot3_req_w_s2/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>exp_slot3_req_w_s9/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s9/F</td>
</tr>
<tr>
<td>11.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 45.568%; route: 0.917, 44.647%; tC2Q: 0.201, 9.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[2][B]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I0</td>
</tr>
<tr>
<td>10.051</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.215</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 37.589%; route: 0.280, 36.357%; tC2Q: 0.201, 26.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>10.051</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.219</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 37.387%; route: 0.285, 36.700%; tC2Q: 0.201, 25.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.973%; route: 0.375, 46.246%; tC2Q: 0.201, 24.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s451</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[0][B]</td>
<td>cpu1/u0/A_i_14_s451/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s451/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>cpu1/u0/A_i_12_s7/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R29C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 41.995%; route: 0.274, 33.468%; tC2Q: 0.201, 24.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 41.148%; route: 0.291, 34.809%; tC2Q: 0.201, 24.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.585</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.580%; route: 0.706, 61.818%; tC2Q: 0.201, 17.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s481</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td>cpu1/u0/A_i_14_s481/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s481/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.655</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 25.596%; route: 0.700, 57.808%; tC2Q: 0.201, 16.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s481</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td>cpu1/u0/A_i_14_s481/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s481/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.655</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 25.596%; route: 0.700, 57.808%; tC2Q: 0.201, 16.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[1][B]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C15[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][A]</td>
<td>cpu1/u0/A_i_7_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R29C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 25.274%; route: 0.716, 58.339%; tC2Q: 0.201, 16.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.502%; route: 0.834, 65.673%; tC2Q: 0.201, 15.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[2][A]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R29C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.405</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.446%; route: 0.525, 54.645%; tC2Q: 0.201, 20.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.426</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 23.911%; route: 0.547, 55.638%; tC2Q: 0.201, 20.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.438</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 23.620%; route: 0.559, 56.177%; tC2Q: 0.201, 20.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.470</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.188%; route: 0.516, 50.239%; tC2Q: 0.201, 19.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.474</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 22.805%; route: 0.594, 57.689%; tC2Q: 0.201, 19.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I1</td>
</tr>
<tr>
<td>11.091</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>mapper_reg3_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>mapper_reg3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 34.840%; route: 0.957, 53.847%; tC2Q: 0.201, 11.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I1</td>
</tr>
<tr>
<td>11.091</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>mapper_reg3_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>mapper_reg3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 34.840%; route: 0.957, 53.847%; tC2Q: 0.201, 11.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>n934_s1/I1</td>
</tr>
<tr>
<td>11.098</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C2[1][B]</td>
<td style=" background: #97FFFF;">n934_s1/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>mapper_reg0_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>mapper_reg0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.077%; route: 0.958, 53.660%; tC2Q: 0.201, 11.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I1</td>
</tr>
<tr>
<td>11.091</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>11.342</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>mapper_reg3_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>mapper_reg3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 32.602%; route: 1.079, 56.812%; tC2Q: 0.201, 10.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n910_s1/I1</td>
</tr>
<tr>
<td>11.091</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n910_s1/F</td>
</tr>
<tr>
<td>11.343</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>mapper_reg3_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>mapper_reg3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 32.585%; route: 1.080, 56.834%; tC2Q: 0.201, 10.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>memory_ctrl/vram/data_14_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_14_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_14_s/I1</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_14_s/F</td>
</tr>
<tr>
<td>10.113</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>memory_ctrl/n86_s0/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n86_s0/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 63.930%; route: 0.124, 13.761%; tC2Q: 0.201, 22.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>memory_ctrl/vram/data_13_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_13_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_13_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_13_s/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>memory_ctrl/n87_s0/I1</td>
</tr>
<tr>
<td>10.365</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n87_s0/F</td>
</tr>
<tr>
<td>10.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 64.713%; route: 0.124, 13.462%; tC2Q: 0.201, 21.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>memory_ctrl/vram/data_12_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_12_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_12_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_12_s/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>memory_ctrl/n88_s0/I1</td>
</tr>
<tr>
<td>10.423</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>10.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 66.804%; route: 0.124, 12.665%; tC2Q: 0.201, 20.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>memory_ctrl/vram/data_7_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_7_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_7_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_7_s/F</td>
</tr>
<tr>
<td>10.253</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>memory_ctrl/n85_s0/I0</td>
</tr>
<tr>
<td>10.485</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n85_s0/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 57.213%; route: 0.245, 23.492%; tC2Q: 0.201, 19.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>memory_ctrl/vram/data_0_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_0_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>memory_ctrl/vram/sdram_dout16_0_s/I1</td>
</tr>
<tr>
<td>10.051</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_0_s/F</td>
</tr>
<tr>
<td>10.321</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>memory_ctrl/n92_s0/I0</td>
</tr>
<tr>
<td>10.553</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n92_s0/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 47.042%; route: 0.387, 34.844%; tC2Q: 0.201, 18.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>megaram1/mega1/SccCh/n571_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n571_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>megaram1/mega1/SccCh/n339_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n339_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C16[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>megaram1/mega1/SccCh/n601_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n601_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>megaram1/mega1/SccCh/n596_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n596_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>megaram1/mega1/SccCh/n593_s0/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n593_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>cpu1/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_7_s0/Q</td>
</tr>
<tr>
<td>10.201</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 73.327%; tC2Q: 0.202, 26.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>cpu1/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_6_s0/Q</td>
</tr>
<tr>
<td>10.204</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 73.422%; tC2Q: 0.202, 26.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>cpu1/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_4_s0/Q</td>
</tr>
<tr>
<td>10.205</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.471%; tC2Q: 0.202, 26.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>10.206</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 73.507%; tC2Q: 0.202, 26.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>cpu1/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_5_s0/Q</td>
</tr>
<tr>
<td>10.227</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 74.228%; tC2Q: 0.202, 25.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>megaram1/mega1/n12_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.916</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>megaram1/mega1/n16_s3/I0</td>
</tr>
<tr>
<td>10.280</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.512%; route: 0.271, 32.342%; tC2Q: 0.202, 24.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.765</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td>megaram1/mega1/WavCpy_s4/I0</td>
</tr>
<tr>
<td>10.156</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s4/F</td>
</tr>
<tr>
<td>10.283</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 46.576%; route: 0.247, 29.481%; tC2Q: 0.201, 23.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>cpu1/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_5_s0/Q</td>
</tr>
<tr>
<td>10.315</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][A]</td>
<td>megaram1/mega1/SccBank2_5_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[2][A]</td>
<td>megaram1/mega1/SccBank2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.670, 76.829%; tC2Q: 0.202, 23.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>10.323</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>megaram1/mega1/SccBank2_3_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.678, 77.045%; tC2Q: 0.202, 22.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.248</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>megaram1/n664_s0/I1</td>
</tr>
<tr>
<td>10.558</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s0/F</td>
</tr>
<tr>
<td>10.685</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 24.961%; route: 0.730, 58.774%; tC2Q: 0.202, 16.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.329</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>megaram1/ff_ram_ena_s3/I1</td>
</tr>
<tr>
<td>10.639</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2205</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.442%; route: 0.810, 61.283%; tC2Q: 0.202, 15.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 3</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_VideoDLClk -period 37.037 -waveform {0 18.518} [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>    create_clock -name clock_env_reset -period 277.778 -waveform {0 138.889} [get_nets {psg1/env_reset}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 4 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/?*?/AD*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/D*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/SET}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 2</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_27m}] -to [get_pins {vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer?*?/D}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 200 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
