{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-385,-224",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk:true|/pcie_bridge/util_ds_buf_0_IBUF_DS_ODIV2:true|/pcie_bridge/pcie_bridge_axi_aclk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/pcie_bridge/util_ds_buf_0_IBUF_OUT:true|/pcie_bridge/pcie_bridge_axi_aresetn:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/control_resetn_out:true|/control_resetn_out1:true|/qsfp/ethernet/cmac_usplus_gt_txusrclk2:true|/qsfp/ethernet/cmac_control_reset_rx_datapath:true|/qsfp/ethernet/cmac_control_rx_resetn_out:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 6 -x 2040 -y 60 -defaultsOSRD -right
preplace port pcie_mgt -pg 1 -lvl 6 -x 2040 -y 80 -defaultsOSRD
preplace port ddr4_bank0_clk -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port m0_ddr4 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD -left
preplace port m1_ddr4 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD -left
preplace port ddr4_bank1_clk -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD -left
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD -left
preplace portBus qsfp_rst_l -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD -left
preplace portBus led_green_l -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD -left
preplace portBus led_orange_l -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD -left
preplace inst pcie_bridge -pg 1 -lvl 5 -x 1870 -y 60 -swap {5 1 2 3 4 0 6 7 44 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93} -defaultsOSRD -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir pcie_refclk right -pinY pcie_refclk 0R -pinDir M_AXI_B left -pinY M_AXI_B 140L -pinDir AXIS_RDMX left -pinY AXIS_RDMX 0L -pinDir S_AXI_ABM left -pinY S_AXI_ABM 400L -pinDir axi_aclk left -pinY axi_aclk 420L -pinDir axi_aresetn left -pinY axi_aresetn 440L -pinDir resetn_in left -pinY resetn_in 460L -pinDir pci_range_err_strb left -pinY pci_range_err_strb 480L -pinDir pause_pci left -pinY pause_pci 500L -pinBusDir pci_base left -pinBusY pci_base 520L -pinBusDir pci_size left -pinBusY pci_size 540L
preplace inst packet_buffer -pg 1 -lvl 2 -x 560 -y 120 -swap {48 1 2 3 4 5 6 25 8 9 10 11 12 13 14 15 16 17 18 19 20 21 7 23 24 0 26 27 22 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 28 49 50 51 52 53 54 60 61 57 58 62 63 59 56 55} -defaultsOSRD -pinDir axis_in left -pinY axis_in 250L -pinDir ddr4_0 left -pinY ddr4_0 170L -pinDir ddr4_clk_0 left -pinY ddr4_clk_0 20L -pinDir ddr4_clk_1 left -pinY ddr4_clk_1 0L -pinDir ddr4_1 left -pinY ddr4_1 40L -pinDir axis_pcie_out right -pinY axis_pcie_out 0R -pinDir axis_qsfp_out left -pinY axis_qsfp_out 230L -pinDir clk left -pinY clk 270L -pinDir resetn left -pinY resetn 290L -pinBusDir hwm_0 right -pinBusY hwm_0 120R -pinBusDir hwm_1 right -pinBusY hwm_1 140R -pinDir loopback_mode left -pinY loopback_mode 310L -pinDir overflow_0 right -pinY overflow_0 80R -pinDir overflow_1 right -pinY overflow_1 160R -pinDir ddr_calib_complete_0 right -pinY ddr_calib_complete_0 180R -pinDir ddr_calib_complete_1 right -pinY ddr_calib_complete_1 100R -pinDir bad_packet_strb right -pinY bad_packet_strb 60R -pinDir good_packet_strb right -pinY good_packet_strb 40R
preplace inst qsfp -pg 1 -lvl 1 -x 180 -y 350 -swap {13 1 2 3 4 8 6 7 5 9 10 11 12 0 14 15 16 17 18 19 20 21 23 24 22 26 33 27 28 29 30 32 31 25} -defaultsOSRD -pinDir axis_rx right -pinY axis_rx 20R -pinDir gt_ref_clk left -pinY gt_ref_clk 20L -pinDir gt_serial_port left -pinY gt_serial_port 0L -pinDir axis_loopback right -pinY axis_loopback 0R -pinDir axis_xmit right -pinY axis_xmit 170R -pinDir clk right -pinY clk 210R -pinDir resetn right -pinY resetn 230R -pinDir gen_packets right -pinY gen_packets 190R -pinBusDir max_packets right -pinBusY max_packets 270R -pinDir gen_idle right -pinY gen_idle 310R -pinDir init_clk left -pinY init_clk 40L -pinDir rx_aligned right -pinY rx_aligned 290R -pinBusDir qsfp_rst_l left -pinBusY qsfp_rst_l 60L -pinBusDir qsfp_lp left -pinBusY qsfp_lp 80L -pinBusDir led_green_l left -pinBusY led_green_l 120L -pinBusDir led_orange_l left -pinBusY led_orange_l 100L -pinDir loopback_mode right -pinY loopback_mode 250R
preplace inst system_interconnect -pg 1 -lvl 4 -x 1540 -y 200 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 0L -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst host_ram_to_rdmx -pg 1 -lvl 3 -x 1030 -y 520 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 43 46 44 48 42 45 47} -defaultsOSRD -pinDir SRC_AXI right -pinY SRC_AXI 0R -pinDir AXIS_TX left -pinY AXIS_TX 0L -pinDir clk left -pinY clk 40L -pinDir src_resetn left -pinY src_resetn 60L -pinBusDir src_address right -pinBusY src_address 20R -pinDir start right -pinY start 80R -pinDir idle left -pinY idle 20L -pinBusDir dst_address right -pinBusY dst_address 40R -pinBusDir byte_count right -pinBusY byte_count 60R
preplace inst control -pg 1 -lvl 3 -x 1030 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 36 26 40 25 42 39 28 27 29 34 35 31 41 38 30 37 32 33 43 44 48 47 46 45 49} -defaultsOSRD -pinDir seq_axis left -pinY seq_axis 0L -pinDir S_AXI right -pinY S_AXI 80R -pinDir clk left -pinY clk 200L -pinDir resetn right -pinY resetn 120R -pinBusDir packet_count left -pinBusY packet_count 240L -pinDir gen_packets left -pinY gen_packets 20L -pinDir generator_idle left -pinY generator_idle 280L -pinDir pause_pci right -pinY pause_pci 180R -pinDir bad_packet_strb left -pinY bad_packet_strb 60L -pinDir good_packet_strb left -pinY good_packet_strb 40L -pinDir overflow_0 left -pinY overflow_0 80L -pinDir overflow_1 left -pinY overflow_1 160L -pinDir async_ddr_cal_0 left -pinY async_ddr_cal_0 180L -pinDir async_ddr_cal_1 left -pinY async_ddr_cal_1 100L -pinDir async_pcs_aligned left -pinY async_pcs_aligned 260L -pinDir pci_range_err_strb right -pinY pci_range_err_strb 160R -pinDir resetn_out right -pinY resetn_out 140R -pinDir loopback left -pinY loopback 220L -pinBusDir hwm_0 left -pinBusY hwm_0 120L -pinBusDir hwm_1 left -pinBusY hwm_1 140L -pinBusDir pci_base right -pinBusY pci_base 200R -pinBusDir pci_size right -pinBusY pci_size 220R -pinBusDir xmit_src_addr right -pinBusY xmit_src_addr 300R -pinBusDir xmit_dst_addr right -pinBusY xmit_dst_addr 280R -pinBusDir xmit_byte_count right -pinBusY xmit_byte_count 260R -pinDir xmit_start right -pinY xmit_start 240R -pinDir xmit_idle left -pinY xmit_idle 300L
preplace netloc abm_sender_idle 1 2 1 840 420n
preplace netloc byte_count_1 1 3 1 1260 380n
preplace netloc control_gen_packets 1 1 2 340J 60 740J
preplace netloc control_loopback 1 1 2 400 540 720J
preplace netloc control_packet_count 1 1 2 NJ 620 800J
preplace netloc control_resetn_out1 1 1 4 380 500 780J 650 1340 500 1660J
preplace netloc dst_address_1 1 3 1 1240 400n
preplace netloc init_clk_0_1 1 0 1 N 390
preplace netloc packet_buffer_bad_packet_strb 1 2 1 N 180
preplace netloc packet_buffer_ddr_calib_complete_0 1 2 1 N 300
preplace netloc packet_buffer_ddr_calib_complete_1 1 2 1 N 220
preplace netloc packet_buffer_good_packet_strb 1 2 1 N 160
preplace netloc packet_buffer_hwm_0 1 2 1 NJ 240
preplace netloc packet_buffer_hwm_1 1 2 1 NJ 260
preplace netloc packet_buffer_overflow_0 1 2 1 N 200
preplace netloc packet_buffer_overflow_1 1 2 1 N 280
preplace netloc pause_pci_1 1 3 2 1360J 560 NJ
preplace netloc pci_base_1 1 3 2 1320J 580 NJ
preplace netloc pci_size_1 1 3 2 1300J 600 NJ
preplace netloc pcie_bridge_axi_aclk 1 1 4 360 480 820J 40 1400 460 1700
preplace netloc pcie_bridge_axi_aresetn 1 3 2 1420 480 1680
preplace netloc pcie_bridge_pci_range_err_strb 1 3 2 1380J 540 NJ
preplace netloc qsfp_gen_idle 1 1 2 NJ 660 760J
preplace netloc qsfp_led_green_l_0 1 0 1 N 470
preplace netloc qsfp_led_orange_l_0 1 0 1 N 450
preplace netloc qsfp_qsfp_lp 1 0 1 N 430
preplace netloc qsfp_qsfp_rst_l 1 0 1 N 410
preplace netloc qsfp_rx_aligned 1 1 2 NJ 640 740J
preplace netloc src_address_1 1 3 1 1220 420n
preplace netloc start_1 1 3 1 1280 360n
preplace netloc AXIS_IN_1 1 2 3 760 60 NJ 60 NJ
preplace netloc CLK_IN_D_0_1 1 5 1 N 60
preplace netloc data_gen_axis 1 1 1 N 370
preplace netloc ddr4_clk_0_0_1 1 0 2 NJ 140 N
preplace netloc ddr4_clk_1_0_1 1 0 2 NJ 120 N
preplace netloc dma_abm_to_rdmx_SRC_AXI 1 3 2 NJ 520 1720
preplace netloc gt_ref_clk_0_1 1 0 1 N 370
preplace netloc packet_buffer_axis_qsfp_out 1 1 1 N 350
preplace netloc packet_buffer_ddr4_0 1 0 2 NJ 290 N
preplace netloc packet_buffer_ddr4_1 1 0 2 NJ 160 N
preplace netloc pcie_bridge_M_AXI_B 1 4 1 NJ 200
preplace netloc pcie_bridge_pcie_mgt 1 5 1 N 80
preplace netloc qsfp_gt_serial_port_0 1 0 1 N 350
preplace netloc rdmx_xmit_AXIS_TX 1 1 2 NJ 520 NJ
preplace netloc system_interconnect_M01_AXI 1 3 1 N 200
levelinfo -pg 1 0 180 560 1030 1540 1870 2040
pagesize -pg 1 -db -bbox -sgen -180 0 2170 710
",
   "No Loops_ScaleFactor":"0.640598",
   "No Loops_TopLeft":"-172,-204",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst blk_mem_gen -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 70
preplace netloc resetn_1 1 0 1 NJ 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N 70
preplace netloc stream_to_ram_0_M_AXI 1 0 1 NJ 50
levelinfo -pg 1 -10 150 430 570
pagesize -pg 1 -db -bbox -sgen -110 -10 570 150
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"2"
}
