<profile>

<section name = "Vitis HLS Report for 'interStage1'" level="0">
<item name = "Date">Wed Mar  5 03:43:40 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s100-fgga676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.773 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 535000, 10.000 ns, 5.350 ms, 1, 535000, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- inter1">999, 534999, 2 ~ 107, -, -, 500 ~ 5000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 26394, 20077, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 626, -</column>
<column name="Register">-, -, 623, -, -</column>
<specialColumn name="Available">240, 160, 128000, 64000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 9, 21, 32, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64s_64s_96_5_1_U22">mul_64s_64s_96_5_1, 0, 15, 441, 256, 0</column>
<column name="sdiv_66ns_64s_64_70_1_U25">sdiv_66ns_64s_64_70_1, 0, 0, 8651, 6607, 0</column>
<column name="sdiv_96ns_64s_64_100_1_U23">sdiv_96ns_64s_64_100_1, 0, 0, 8651, 6607, 0</column>
<column name="sdiv_96ns_64s_64_100_1_U24">sdiv_96ns_64s_64_100_1, 0, 0, 8651, 6607, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_predicate_op413_write_state108">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_64_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln103_fu_128_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state108">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SDiv1_blk_n">9, 2, 1, 2</column>
<column name="SxDivS_blk_n">9, 2, 1, 2</column>
<column name="SxSquaredDivS_blk_n">9, 2, 1, 2</column>
<column name="SyDivS_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">545, 109, 1, 109</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="last1_blk_n">9, 2, 1, 2</column>
<column name="partialS_blk_n">9, 2, 1, 2</column>
<column name="partialSx_blk_n">9, 2, 1, 2</column>
<column name="partialSy_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SxDivSTemp_reg_263">64, 0, 64, 0</column>
<column name="ap_CS_fsm">108, 0, 108, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="icmp_ln103_reg_223">1, 0, 1, 0</column>
<column name="partialS_read_reg_206">64, 0, 64, 0</column>
<column name="partialSx_read_reg_212">64, 0, 64, 0</column>
<column name="partialSy_read_reg_218">64, 0, 64, 0</column>
<column name="sdiv_ln105_reg_273">64, 0, 64, 0</column>
<column name="sdiv_ln107_reg_248">64, 0, 64, 0</column>
<column name="sdiv_ln111_reg_253">64, 0, 64, 0</column>
<column name="tmp_reg_202">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_278">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, interStage1, return value</column>
<column name="partialS_dout">in, 64, ap_fifo, partialS, pointer</column>
<column name="partialS_num_data_valid">in, 5, ap_fifo, partialS, pointer</column>
<column name="partialS_fifo_cap">in, 5, ap_fifo, partialS, pointer</column>
<column name="partialS_empty_n">in, 1, ap_fifo, partialS, pointer</column>
<column name="partialS_read">out, 1, ap_fifo, partialS, pointer</column>
<column name="partialSx_dout">in, 64, ap_fifo, partialSx, pointer</column>
<column name="partialSx_num_data_valid">in, 5, ap_fifo, partialSx, pointer</column>
<column name="partialSx_fifo_cap">in, 5, ap_fifo, partialSx, pointer</column>
<column name="partialSx_empty_n">in, 1, ap_fifo, partialSx, pointer</column>
<column name="partialSx_read">out, 1, ap_fifo, partialSx, pointer</column>
<column name="partialSy_dout">in, 64, ap_fifo, partialSy, pointer</column>
<column name="partialSy_num_data_valid">in, 5, ap_fifo, partialSy, pointer</column>
<column name="partialSy_fifo_cap">in, 5, ap_fifo, partialSy, pointer</column>
<column name="partialSy_empty_n">in, 1, ap_fifo, partialSy, pointer</column>
<column name="partialSy_read">out, 1, ap_fifo, partialSy, pointer</column>
<column name="last1_dout">in, 2, ap_fifo, last1, pointer</column>
<column name="last1_num_data_valid">in, 5, ap_fifo, last1, pointer</column>
<column name="last1_fifo_cap">in, 5, ap_fifo, last1, pointer</column>
<column name="last1_empty_n">in, 1, ap_fifo, last1, pointer</column>
<column name="last1_read">out, 1, ap_fifo, last1, pointer</column>
<column name="SDiv1_din">out, 64, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_num_data_valid">in, 5, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_fifo_cap">in, 5, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_full_n">in, 1, ap_fifo, SDiv1, pointer</column>
<column name="SDiv1_write">out, 1, ap_fifo, SDiv1, pointer</column>
<column name="SxDivS_din">out, 64, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_num_data_valid">in, 5, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_fifo_cap">in, 5, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_full_n">in, 1, ap_fifo, SxDivS, pointer</column>
<column name="SxDivS_write">out, 1, ap_fifo, SxDivS, pointer</column>
<column name="SxSquaredDivS_din">out, 64, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_num_data_valid">in, 5, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_fifo_cap">in, 5, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_full_n">in, 1, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SxSquaredDivS_write">out, 1, ap_fifo, SxSquaredDivS, pointer</column>
<column name="SyDivS_din">out, 64, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_num_data_valid">in, 5, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_fifo_cap">in, 5, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_full_n">in, 1, ap_fifo, SyDivS, pointer</column>
<column name="SyDivS_write">out, 1, ap_fifo, SyDivS, pointer</column>
</table>
</item>
</section>
</profile>
