Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 21 16:54:34 2024
| Host         : Kristian-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_circuit_timing_summary_routed.rpt -pb top_circuit_timing_summary_routed.pb -rpx top_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             29          
XDCH-2     Warning   Same min and max delay values on IO port  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.074        0.000                      0                 1392        0.158        0.000                      0                 1392        4.500        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.074        0.000                      0                 1392        0.158        0.000                      0                 1392        4.500        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 2.454ns (56.264%)  route 1.908ns (43.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.908     9.493    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 2.454ns (56.264%)  route 1.908ns (43.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.908     9.493    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 2.454ns (58.141%)  route 1.767ns (41.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.767     9.353    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 2.454ns (58.141%)  route 1.767ns (41.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.767     9.353    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.454ns (61.047%)  route 1.566ns (38.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.566     9.152    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.454ns (61.047%)  route 1.566ns (38.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.566     9.152    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.454ns (61.223%)  route 1.554ns (38.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.554     9.140    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.454ns (64.315%)  route 1.362ns (35.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[18]
                         net (fo=4, routed)           1.362     8.947    circuit_1/inst_datapath/DOADO[14]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r4_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.454ns (64.541%)  route 1.348ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[27]
                         net (fo=52, routed)          1.348     8.934    circuit_1/inst_datapath/DOADO[23]
    DSP48_X0Y2           DSP48E1                                      r  circuit_1/inst_datapath/r4_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.541    14.882    circuit_1/inst_datapath/CLK
    DSP48_X0Y2           DSP48E1                                      r  circuit_1/inst_datapath/r4_reg/CLK
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536    11.570    circuit_1/inst_datapath/r4_reg
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r2_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 2.454ns (64.903%)  route 1.327ns (35.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.611     5.132    MemIn_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y1          RAMB36E1                                     r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     7.586 r  MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DOADO[20]
                         net (fo=4, routed)           1.327     8.913    circuit_1/inst_datapath/DOADO[16]
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.538    14.879    circuit_1/inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  circuit_1/inst_datapath/r2_reg/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    11.567    circuit_1/inst_datapath/r2_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 debouncer_1/sig_cntrs_ary_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_1/sig_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.590     1.473    debouncer_1/CLK
    SLICE_X0Y16          FDRE                                         r  debouncer_1/sig_cntrs_ary_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  debouncer_1/sig_cntrs_ary_reg[0][2]/Q
                         net (fo=4, routed)           0.076     1.690    debouncer_1/sig_cntrs_ary_reg[0]_0[2]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.735 r  debouncer_1/sig_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    debouncer_1/sig_out_reg[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  debouncer_1/sig_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.859     1.986    debouncer_1/CLK
    SLICE_X1Y16          FDRE                                         r  debouncer_1/sig_out_reg_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    debouncer_1/sig_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r7_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r9_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.541%)  route 0.064ns (20.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.566     1.449    circuit_1/inst_datapath/CLK
    SLICE_X9Y5           FDRE                                         r  circuit_1/inst_datapath/r7_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  circuit_1/inst_datapath/r7_reg[11]/Q
                         net (fo=2, routed)           0.064     1.654    circuit_1/inst_datapath/r7[11]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.699 r  circuit_1/inst_datapath/sub3_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.699    circuit_1/inst_datapath/sub3_out_carry__1_i_1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.763 r  circuit_1/inst_datapath/sub3_out_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.763    circuit_1/inst_datapath/sub3_out[11]
    SLICE_X8Y5           FDRE                                         r  circuit_1/inst_datapath/r9_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.836     1.963    circuit_1/inst_datapath/CLK
    SLICE_X8Y5           FDRE                                         r  circuit_1/inst_datapath/r9_reg[11]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.134     1.596    circuit_1/inst_datapath/r9_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r6_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.541%)  route 0.064ns (20.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.565     1.448    circuit_1/inst_datapath/CLK
    SLICE_X13Y7          FDRE                                         r  circuit_1/inst_datapath/r6_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  circuit_1/inst_datapath/r6_reg[11]/Q
                         net (fo=2, routed)           0.064     1.653    circuit_1/inst_datapath/r6[11]
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.698 r  circuit_1/inst_datapath/sub2_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.698    circuit_1/inst_datapath/sub2_out_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.762 r  circuit_1/inst_datapath/sub2_out_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.762    circuit_1/inst_datapath/sub2_out[11]
    SLICE_X12Y7          FDRE                                         r  circuit_1/inst_datapath/r8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.835     1.962    circuit_1/inst_datapath/CLK
    SLICE_X12Y7          FDRE                                         r  circuit_1/inst_datapath/r8_reg[11]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.134     1.595    circuit_1/inst_datapath/r8_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r7_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.566     1.449    circuit_1/inst_datapath/CLK
    SLICE_X9Y5           FDRE                                         r  circuit_1/inst_datapath/r7_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  circuit_1/inst_datapath/r7_reg[8]/Q
                         net (fo=2, routed)           0.068     1.658    circuit_1/inst_datapath/r7[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.703 r  circuit_1/inst_datapath/sub3_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.703    circuit_1/inst_datapath/sub3_out_carry__1_i_4_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.773 r  circuit_1/inst_datapath/sub3_out_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.773    circuit_1/inst_datapath/sub3_out[8]
    SLICE_X8Y5           FDRE                                         r  circuit_1/inst_datapath/r9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.836     1.963    circuit_1/inst_datapath/CLK
    SLICE_X8Y5           FDRE                                         r  circuit_1/inst_datapath/r9_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.134     1.596    circuit_1/inst_datapath/r9_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r8_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.565     1.448    circuit_1/inst_datapath/CLK
    SLICE_X13Y7          FDRE                                         r  circuit_1/inst_datapath/r6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  circuit_1/inst_datapath/r6_reg[8]/Q
                         net (fo=2, routed)           0.068     1.657    circuit_1/inst_datapath/r6[8]
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.702 r  circuit_1/inst_datapath/sub2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.702    circuit_1/inst_datapath/sub2_out_carry__1_i_4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.772 r  circuit_1/inst_datapath/sub2_out_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.772    circuit_1/inst_datapath/sub2_out[8]
    SLICE_X12Y7          FDRE                                         r  circuit_1/inst_datapath/r8_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.835     1.962    circuit_1/inst_datapath/CLK
    SLICE_X12Y7          FDRE                                         r  circuit_1/inst_datapath/r8_reg[8]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.134     1.595    circuit_1/inst_datapath/r8_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r9_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemOuT_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.030%)  route 0.326ns (60.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.566     1.449    circuit_1/inst_datapath/CLK
    SLICE_X8Y3           FDRE                                         r  circuit_1/inst_datapath/r9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  circuit_1/inst_datapath/r9_reg[2]/Q
                         net (fo=5, routed)           0.166     1.779    circuit_1/inst_datapath/r9_reg_n_0_[2]
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  circuit_1/inst_datapath/ramb_bl.ramb36_dp_bl.ram36_bl_i_24/O
                         net (fo=1, routed)           0.160     1.985    MemOuT_1/Inst_BRAM_TDP_MACRO/DIADI[5]
    RAMB36_X0Y0          RAMB36E1                                     r  MemOuT_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.878     2.006    MemOuT_1/Inst_BRAM_TDP_MACRO/CLK
    RAMB36_X0Y0          RAMB36E1                                     r  MemOuT_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.804    MemOuT_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r6_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r8_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.447    circuit_1/inst_datapath/CLK
    SLICE_X13Y10         FDRE                                         r  circuit_1/inst_datapath/r6_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  circuit_1/inst_datapath/r6_reg[23]/Q
                         net (fo=2, routed)           0.092     1.680    circuit_1/inst_datapath/r6[23]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.045     1.725 r  circuit_1/inst_datapath/sub2_out_carry__4_i_1/O
                         net (fo=1, routed)           0.000     1.725    circuit_1/inst_datapath/sub2_out_carry__4_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.789 r  circuit_1/inst_datapath/sub2_out_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.789    circuit_1/inst_datapath/sub2_out[23]
    SLICE_X12Y10         FDRE                                         r  circuit_1/inst_datapath/r8_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     1.961    circuit_1/inst_datapath/CLK
    SLICE_X12Y10         FDRE                                         r  circuit_1/inst_datapath/r8_reg[23]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.134     1.594    circuit_1/inst_datapath/r8_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.566     1.449    circuit_1/inst_datapath/CLK
    SLICE_X13Y5          FDRE                                         r  circuit_1/inst_datapath/r6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  circuit_1/inst_datapath/r6_reg[3]/Q
                         net (fo=2, routed)           0.092     1.682    circuit_1/inst_datapath/r6[3]
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  circuit_1/inst_datapath/sub2_out_carry_i_1/O
                         net (fo=1, routed)           0.000     1.727    circuit_1/inst_datapath/sub2_out_carry_i_1_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.791 r  circuit_1/inst_datapath/sub2_out_carry/O[3]
                         net (fo=1, routed)           0.000     1.791    circuit_1/inst_datapath/sub2_out[3]
    SLICE_X12Y5          FDRE                                         r  circuit_1/inst_datapath/r8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.836     1.963    circuit_1/inst_datapath/CLK
    SLICE_X12Y5          FDRE                                         r  circuit_1/inst_datapath/r8_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.134     1.596    circuit_1/inst_datapath/r8_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r8_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.566     1.449    circuit_1/inst_datapath/CLK
    SLICE_X13Y6          FDRE                                         r  circuit_1/inst_datapath/r6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  circuit_1/inst_datapath/r6_reg[7]/Q
                         net (fo=2, routed)           0.092     1.682    circuit_1/inst_datapath/r6[7]
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  circuit_1/inst_datapath/sub2_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.727    circuit_1/inst_datapath/sub2_out_carry__0_i_1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.791 r  circuit_1/inst_datapath/sub2_out_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.791    circuit_1/inst_datapath/sub2_out[7]
    SLICE_X12Y6          FDRE                                         r  circuit_1/inst_datapath/r8_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.836     1.963    circuit_1/inst_datapath/CLK
    SLICE_X12Y6          FDRE                                         r  circuit_1/inst_datapath/r8_reg[7]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.134     1.596    circuit_1/inst_datapath/r8_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 circuit_1/inst_datapath/r7_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit_1/inst_datapath/r9_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.566     1.449    circuit_1/inst_datapath/CLK
    SLICE_X9Y6           FDRE                                         r  circuit_1/inst_datapath/r7_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  circuit_1/inst_datapath/r7_reg[15]/Q
                         net (fo=2, routed)           0.092     1.682    circuit_1/inst_datapath/r7[15]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  circuit_1/inst_datapath/sub3_out_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.727    circuit_1/inst_datapath/sub3_out_carry__2_i_1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.791 r  circuit_1/inst_datapath/sub3_out_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.791    circuit_1/inst_datapath/sub3_out[15]
    SLICE_X8Y6           FDRE                                         r  circuit_1/inst_datapath/r9_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.836     1.963    circuit_1/inst_datapath/CLK
    SLICE_X8Y6           FDRE                                         r  circuit_1/inst_datapath/r9_reg[15]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.134     1.596    circuit_1/inst_datapath/r9_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4     circuit_1/inst_datapath/r2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y2     circuit_1/inst_datapath/r4_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    MemOuT_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    MemOuT_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y3     circuit_1/inst_datapath/add1_out/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y5     circuit_1/inst_datapath/sub1_out/CLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2     MemIn_1/Inst_BRAM_TDP_MACRO/MemIn_1/Inst_BRAM_TDP_MACRO/ramb_bl.ramb36_dp_bl.ram36_bl_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5     UART_TX_KB_1/UART_CTRL_1/FSM_sequential_uartState_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.441ns  (logic 4.318ns (37.744%)  route 7.123ns (62.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         2.433     8.042    debouncer_1/rst
    SLICE_X1Y3           LUT2 (Prop_lut2_I0_O)        0.152     8.194 r  debouncer_1/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.689    12.883    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    16.593 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.593    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.846ns  (logic 4.333ns (39.953%)  route 6.513ns (60.047%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         0.849     6.457    debouncer_1/rst
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.153     6.610 r  debouncer_1/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.664    12.274    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.724    15.999 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.999    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 4.098ns (39.851%)  route 6.185ns (60.149%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         0.940     6.548    debouncer_1/rst
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.672 r  debouncer_1/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.245    11.918    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.436 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.436    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.100ns  (logic 4.321ns (42.784%)  route 5.779ns (57.216%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         0.940     6.548    debouncer_1/rst
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.150     6.698 r  debouncer_1/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.839    11.537    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.715    15.253 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.253    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 4.110ns (41.881%)  route 5.703ns (58.119%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         2.635     8.244    debouncer_1/rst
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124     8.368 r  debouncer_1/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.068    11.435    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.965 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.965    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg_1/tmrCntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.233ns (42.944%)  route 5.624ns (57.056%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.560     5.081    sevenSeg_1/CLK
    SLICE_X13Y17         FDRE                                         r  sevenSeg_1/tmrCntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sevenSeg_1/tmrCntr_reg[16]/Q
                         net (fo=17, routed)          2.153     7.690    sevenSeg_1/p_0_in[0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  sevenSeg_1/SSEG_CA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.800     8.613    sevenSeg_1/SSEG_CA_OBUF[1]_inst_i_2_n_0
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.737 r  sevenSeg_1/SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.672    11.410    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.939 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.939    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.095ns (41.899%)  route 5.679ns (58.101%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         0.849     6.457    debouncer_1/rst
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  debouncer_1/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.830    11.411    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.927 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.927    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 4.333ns (44.494%)  route 5.405ns (55.506%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.631     5.152    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         2.634     8.242    sevenSeg_1/rst
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  sevenSeg_1/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.771    11.166    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    14.891 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.891    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg_1/tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.798ns  (logic 4.532ns (46.249%)  route 5.267ns (53.751%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.547     5.068    sevenSeg_1/CLK
    SLICE_X30Y23         FDRE                                         r  sevenSeg_1/tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  sevenSeg_1/tmrVal_reg[3]/Q
                         net (fo=10, routed)          1.474     7.060    sevenSeg_1/tmrVal_reg[3]
    SLICE_X30Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.184 r  sevenSeg_1/SSEG_CA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.110     8.294    sevenSeg_1/sseg_val__32[3]
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.152     8.446 r  sevenSeg_1/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.683    11.129    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.866 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.866    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg_1/tmrCntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 4.208ns (43.656%)  route 5.432ns (56.344%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.560     5.081    sevenSeg_1/CLK
    SLICE_X13Y17         FDRE                                         r  sevenSeg_1/tmrCntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sevenSeg_1/tmrCntr_reg[16]/Q
                         net (fo=17, routed)          1.760     7.298    sevenSeg_1/p_0_in[0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.422 f  sevenSeg_1/SSEG_CA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.080     8.502    sevenSeg_1/SSEG_CA_OBUF[5]_inst_i_2_n_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.626 r  sevenSeg_1/SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.591    11.217    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.721 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.721    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.576ns (47.812%)  route 1.720ns (52.188%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R3                                                0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.888     1.120    sevenSeg_1/SW_IBUF[3]
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.046     1.166 r  sevenSeg_1/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.833     1.998    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.297 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.297    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 circuit_1/inst_datapath/min_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.393ns (74.341%)  route 0.481ns (25.659%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.596     1.479    circuit_1/inst_datapath/CLK
    SLICE_X3Y1           FDRE                                         r  circuit_1/inst_datapath/min_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  circuit_1/inst_datapath/min_index_reg[6]/Q
                         net (fo=1, routed)           0.156     1.776    debouncer_1/LED[7][6]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  debouncer_1/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.146    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.353 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.353    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 circuit_1/inst_datapath/max_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.391ns (73.888%)  route 0.492ns (26.112%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.595     1.478    circuit_1/inst_datapath/CLK
    SLICE_X1Y3           FDRE                                         r  circuit_1/inst_datapath/max_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  circuit_1/inst_datapath/max_index_reg[0]/Q
                         net (fo=1, routed)           0.156     1.775    debouncer_1/LED[15][0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  debouncer_1/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.156    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.361 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.361    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 circuit_1/inst_datapath/min_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.464ns (75.048%)  route 0.487ns (24.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.595     1.478    circuit_1/inst_datapath/CLK
    SLICE_X0Y3           FDRE                                         r  circuit_1/inst_datapath/min_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  circuit_1/inst_datapath/min_index_reg[5]/Q
                         net (fo=1, routed)           0.164     1.783    debouncer_1/LED[7][5]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.042     1.825 r  debouncer_1/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.323     2.148    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.281     3.428 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.428    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 circuit_1/inst_datapath/min_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.457ns (74.118%)  route 0.509ns (25.882%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.595     1.478    circuit_1/inst_datapath/CLK
    SLICE_X0Y3           FDRE                                         r  circuit_1/inst_datapath/min_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  circuit_1/inst_datapath/min_index_reg[0]/Q
                         net (fo=1, routed)           0.162     1.781    debouncer_1/LED[7][0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.043     1.824 r  debouncer_1/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.171    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     3.444 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.388ns (69.452%)  route 0.611ns (30.548%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         0.259     1.875    debouncer_1/rst
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  debouncer_1/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.271    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.473 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.473    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 circuit_1/inst_datapath/min_index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.449ns (72.503%)  route 0.549ns (27.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.596     1.479    circuit_1/inst_datapath/CLK
    SLICE_X3Y1           FDRE                                         r  circuit_1/inst_datapath/min_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  circuit_1/inst_datapath/min_index_reg[7]/Q
                         net (fo=1, routed)           0.219     1.839    debouncer_1/LED[7][7]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.044     1.883 r  debouncer_1/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.214    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     3.477 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.477    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.488ns  (logic 1.503ns (43.076%)  route 1.986ns (56.924%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W2                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           1.133     1.370    sevenSeg_1/SW_IBUF[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.415 r  sevenSeg_1/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.267    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.488 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.488    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_1/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.455ns (70.249%)  route 0.616ns (29.751%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    debouncer_1/CLK
    SLICE_X1Y15          FDRE                                         r  debouncer_1/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  debouncer_1/sig_out_reg_reg[3]/Q
                         net (fo=312, routed)         0.259     1.875    debouncer_1/rst
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.042     1.917 r  debouncer_1/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.273    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.545 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.545    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.598ns  (logic 1.619ns (44.992%)  route 1.979ns (55.008%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T2                                                0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.862     1.088    sevenSeg_1/SW_IBUF[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.133 r  sevenSeg_1/SSEG_CA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.410    sevenSeg_1/SSEG_CA_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.455 r  sevenSeg_1/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.840     2.295    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     3.598 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.598    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------





