
fersat_pdh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022ac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08002434  08002434  00012434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800244c  0800244c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800244c  0800244c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800244c  0800244c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800244c  0800244c  0001244c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002450  08002450  00012450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002454  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c4c  20000004  08002458  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003c50  08002458  00023c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008cf3  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001981  00000000  00000000  00028d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  0002a6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007f8  00000000  00000000  0002af78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001da8c  00000000  00000000  0002b770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006892  00000000  00000000  000491fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a30fa  00000000  00000000  0004fa8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f2b88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023c0  00000000  00000000  000f2bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800241c 	.word	0x0800241c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800241c 	.word	0x0800241c

080001c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db12      	blt.n	8000200 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	490a      	ldr	r1, [pc, #40]	; (800020c <__NVIC_DisableIRQ+0x44>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	3320      	adds	r3, #32
 80001f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80001f4:	f3bf 8f4f 	dsb	sy
}
 80001f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80001fa:	f3bf 8f6f 	isb	sy
}
 80001fe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000200:	bf00      	nop
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020a:	4770      	bx	lr
 800020c:	e000e100 	.word	0xe000e100

08000210 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800021e:	4a0c      	ldr	r2, [pc, #48]	; (8000250 <LL_DMA_EnableChannel+0x40>)
 8000220:	683b      	ldr	r3, [r7, #0]
 8000222:	4413      	add	r3, r2
 8000224:	781b      	ldrb	r3, [r3, #0]
 8000226:	461a      	mov	r2, r3
 8000228:	68fb      	ldr	r3, [r7, #12]
 800022a:	4413      	add	r3, r2
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	4908      	ldr	r1, [pc, #32]	; (8000250 <LL_DMA_EnableChannel+0x40>)
 8000230:	683a      	ldr	r2, [r7, #0]
 8000232:	440a      	add	r2, r1
 8000234:	7812      	ldrb	r2, [r2, #0]
 8000236:	4611      	mov	r1, r2
 8000238:	68fa      	ldr	r2, [r7, #12]
 800023a:	440a      	add	r2, r1
 800023c:	f043 0301 	orr.w	r3, r3, #1
 8000240:	6013      	str	r3, [r2, #0]
}
 8000242:	bf00      	nop
 8000244:	3714      	adds	r7, #20
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	08002434 	.word	0x08002434

08000254 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	601a      	str	r2, [r3, #0]
}
 8000268:	bf00      	nop
 800026a:	370c      	adds	r7, #12
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr

08000274 <LL_SPI_EnableIT_RXNE>:
  * @rmtoll CR2          RXNEIE        LL_SPI_EnableIT_RXNE
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	605a      	str	r2, [r3, #4]
}
 8000288:	bf00      	nop
 800028a:	370c      	adds	r7, #12
 800028c:	46bd      	mov	sp, r7
 800028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000292:	4770      	bx	lr

08000294 <LL_SPI_EnableIT_TXE>:
  * @rmtoll CR2          TXEIE         LL_SPI_EnableIT_TXE
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx)
{
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	685b      	ldr	r3, [r3, #4]
 80002a0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	605a      	str	r2, [r3, #4]
}
 80002a8:	bf00      	nop
 80002aa:	370c      	adds	r7, #12
 80002ac:	46bd      	mov	sp, r7
 80002ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b2:	4770      	bx	lr

080002b4 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	f043 0201 	orr.w	r2, r3, #1
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	605a      	str	r2, [r3, #4]
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr

080002d4 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	f043 0202 	orr.w	r2, r3, #2
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	605a      	str	r2, [r3, #4]
}
 80002e8:	bf00      	nop
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr

080002f4 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
 80002fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	683a      	ldr	r2, [r7, #0]
 8000302:	619a      	str	r2, [r3, #24]
}
 8000304:	bf00      	nop
 8000306:	370c      	adds	r7, #12
 8000308:	46bd      	mov	sp, r7
 800030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030e:	4770      	bx	lr

08000310 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	683a      	ldr	r2, [r7, #0]
 800031e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000320:	bf00      	nop
 8000322:	370c      	adds	r7, #12
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr

0800032c <ADC_Init>:
ADS131M08 *ads131m08;

// Function used to perform ADC initialization. Performs two SPI read operations
// that are necessary to synchronize DRDY pin and allocates memory for the samples.
// This function can also be used to perform initial ADC configuration if necessary.
void ADC_Init(ADS131M08 *adc_struct, SPI_TypeDef *SPIx) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	6039      	str	r1, [r7, #0]
	// insert memory allocation here
	static uint8_t samples_array[NUM_SAMPLES * BYTES_PER_SAMPLE];
	samples = samples_array;
 8000336:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <ADC_Init+0x38>)
 8000338:	4a0b      	ldr	r2, [pc, #44]	; (8000368 <ADC_Init+0x3c>)
 800033a:	601a      	str	r2, [r3, #0]

	adc_struct->SPIx = SPIx;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	683a      	ldr	r2, [r7, #0]
 8000340:	601a      	str	r2, [r3, #0]
	adc_struct->num_samples = NUM_SAMPLES;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000348:	809a      	strh	r2, [r3, #4]

	ads131m08 = adc_struct;
 800034a:	4a08      	ldr	r2, [pc, #32]	; (800036c <ADC_Init+0x40>)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	6013      	str	r3, [r2, #0]

	ADC_first_read(SPIx);
 8000350:	6838      	ldr	r0, [r7, #0]
 8000352:	f000 f80f 	bl	8000374 <ADC_first_read>
	drdy_it_initialized = 1;
 8000356:	4b06      	ldr	r3, [pc, #24]	; (8000370 <ADC_Init+0x44>)
 8000358:	2201      	movs	r2, #1
 800035a:	701a      	strb	r2, [r3, #0]
}
 800035c:	bf00      	nop
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000024 	.word	0x20000024
 8000368:	2000004c 	.word	0x2000004c
 800036c:	20000048 	.word	0x20000048
 8000370:	20000022 	.word	0x20000022

08000374 <ADC_first_read>:

// Perform two sample reads to clear ADC's 2-deep FIFO buffer and ensure predictable
// DRDY pin behavior.
void ADC_first_read(SPI_TypeDef *SPIx) {
 8000374:	b580      	push	{r7, lr}
 8000376:	b08c      	sub	sp, #48	; 0x30
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	uint8_t rx_buffer[30];

	LL_GPIO_ResetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS low
 800037c:	2102      	movs	r1, #2
 800037e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000382:	f7ff ffc5 	bl	8000310 <LL_GPIO_ResetOutputPin>
	SPI_TransmitReceive(SPIx, 30, dummy_bytes, rx_buffer);
 8000386:	f107 030c 	add.w	r3, r7, #12
 800038a:	4a15      	ldr	r2, [pc, #84]	; (80003e0 <ADC_first_read+0x6c>)
 800038c:	211e      	movs	r1, #30
 800038e:	6878      	ldr	r0, [r7, #4]
 8000390:	f001 f902 	bl	8001598 <SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS high
 8000394:	2102      	movs	r1, #2
 8000396:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800039a:	f7ff ffab 	bl	80002f4 <LL_GPIO_SetOutputPin>

	for(int i = 0; i < 100; i++); // TODO: write a delay function to replace this
 800039e:	2300      	movs	r3, #0
 80003a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80003a2:	e002      	b.n	80003aa <ADC_first_read+0x36>
 80003a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003a6:	3301      	adds	r3, #1
 80003a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80003aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003ac:	2b63      	cmp	r3, #99	; 0x63
 80003ae:	ddf9      	ble.n	80003a4 <ADC_first_read+0x30>

	LL_GPIO_ResetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS low
 80003b0:	2102      	movs	r1, #2
 80003b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b6:	f7ff ffab 	bl	8000310 <LL_GPIO_ResetOutputPin>
	SPI_TransmitReceive(SPIx, 30, dummy_bytes, rx_buffer);
 80003ba:	f107 030c 	add.w	r3, r7, #12
 80003be:	4a08      	ldr	r2, [pc, #32]	; (80003e0 <ADC_first_read+0x6c>)
 80003c0:	211e      	movs	r1, #30
 80003c2:	6878      	ldr	r0, [r7, #4]
 80003c4:	f001 f8e8 	bl	8001598 <SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS high
 80003c8:	2102      	movs	r1, #2
 80003ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ce:	f7ff ff91 	bl	80002f4 <LL_GPIO_SetOutputPin>

	SPI_Disable(SPIx);
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	f001 f92f 	bl	8001636 <SPI_Disable>
}
 80003d8:	bf00      	nop
 80003da:	3730      	adds	r7, #48	; 0x30
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000028 	.word	0x20000028

080003e4 <ADC_DRDY_interrupt_handler>:

void ADC_DRDY_interrupt_handler() {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
	if (drdy_it_initialized && current_sample_count < NUM_SAMPLES) {
 80003e8:	4b1f      	ldr	r3, [pc, #124]	; (8000468 <ADC_DRDY_interrupt_handler+0x84>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d038      	beq.n	8000464 <ADC_DRDY_interrupt_handler+0x80>
 80003f2:	4b1e      	ldr	r3, [pc, #120]	; (800046c <ADC_DRDY_interrupt_handler+0x88>)
 80003f4:	881b      	ldrh	r3, [r3, #0]
 80003f6:	b29b      	uxth	r3, r3
 80003f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003fc:	d232      	bcs.n	8000464 <ADC_DRDY_interrupt_handler+0x80>
		DMA_Reload_Memory_Address(ADC_DMAx, LL_DMA_CHANNEL_1, samples + current_sample_count++ * BYTES_PER_SAMPLE);
 80003fe:	4b1c      	ldr	r3, [pc, #112]	; (8000470 <ADC_DRDY_interrupt_handler+0x8c>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	4b1a      	ldr	r3, [pc, #104]	; (800046c <ADC_DRDY_interrupt_handler+0x88>)
 8000404:	881b      	ldrh	r3, [r3, #0]
 8000406:	b29b      	uxth	r3, r3
 8000408:	1c59      	adds	r1, r3, #1
 800040a:	b288      	uxth	r0, r1
 800040c:	4917      	ldr	r1, [pc, #92]	; (800046c <ADC_DRDY_interrupt_handler+0x88>)
 800040e:	8008      	strh	r0, [r1, #0]
 8000410:	4619      	mov	r1, r3
 8000412:	460b      	mov	r3, r1
 8000414:	011b      	lsls	r3, r3, #4
 8000416:	1a5b      	subs	r3, r3, r1
 8000418:	005b      	lsls	r3, r3, #1
 800041a:	4413      	add	r3, r2
 800041c:	461a      	mov	r2, r3
 800041e:	2100      	movs	r1, #0
 8000420:	4814      	ldr	r0, [pc, #80]	; (8000474 <ADC_DRDY_interrupt_handler+0x90>)
 8000422:	f000 f978 	bl	8000716 <DMA_Reload_Memory_Address>

		LL_SPI_EnableDMAReq_RX(SB_SPIx);
 8000426:	4814      	ldr	r0, [pc, #80]	; (8000478 <ADC_DRDY_interrupt_handler+0x94>)
 8000428:	f7ff ff44 	bl	80002b4 <LL_SPI_EnableDMAReq_RX>

		LL_DMA_EnableChannel(DMA2, LL_DMA_CHANNEL_1);
 800042c:	2100      	movs	r1, #0
 800042e:	4811      	ldr	r0, [pc, #68]	; (8000474 <ADC_DRDY_interrupt_handler+0x90>)
 8000430:	f7ff feee 	bl	8000210 <LL_DMA_EnableChannel>
		LL_DMA_EnableChannel(DMA2, LL_DMA_CHANNEL_2);
 8000434:	2101      	movs	r1, #1
 8000436:	480f      	ldr	r0, [pc, #60]	; (8000474 <ADC_DRDY_interrupt_handler+0x90>)
 8000438:	f7ff feea 	bl	8000210 <LL_DMA_EnableChannel>

		LL_SPI_EnableDMAReq_TX(SB_SPIx);
 800043c:	480e      	ldr	r0, [pc, #56]	; (8000478 <ADC_DRDY_interrupt_handler+0x94>)
 800043e:	f7ff ff49 	bl	80002d4 <LL_SPI_EnableDMAReq_TX>

		LL_SPI_EnableIT_RXNE(SB_SPIx);
 8000442:	480d      	ldr	r0, [pc, #52]	; (8000478 <ADC_DRDY_interrupt_handler+0x94>)
 8000444:	f7ff ff16 	bl	8000274 <LL_SPI_EnableIT_RXNE>
		LL_SPI_EnableIT_TXE(SB_SPIx);
 8000448:	480b      	ldr	r0, [pc, #44]	; (8000478 <ADC_DRDY_interrupt_handler+0x94>)
 800044a:	f7ff ff23 	bl	8000294 <LL_SPI_EnableIT_TXE>

		NVIC_DisableIRQ(EXTI4_IRQn);
 800044e:	200a      	movs	r0, #10
 8000450:	f7ff feba 	bl	80001c8 <__NVIC_DisableIRQ>

		LL_GPIO_ResetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN);
 8000454:	2102      	movs	r1, #2
 8000456:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800045a:	f7ff ff59 	bl	8000310 <LL_GPIO_ResetOutputPin>
		LL_SPI_Enable(SB_SPIx);
 800045e:	4806      	ldr	r0, [pc, #24]	; (8000478 <ADC_DRDY_interrupt_handler+0x94>)
 8000460:	f7ff fef8 	bl	8000254 <LL_SPI_Enable>
	}
}
 8000464:	bf00      	nop
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20000022 	.word	0x20000022
 800046c:	20000020 	.word	0x20000020
 8000470:	20000024 	.word	0x20000024
 8000474:	40020400 	.word	0x40020400
 8000478:	40003c00 	.word	0x40003c00

0800047c <__NVIC_GetPriorityGrouping>:
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000480:	4b04      	ldr	r3, [pc, #16]	; (8000494 <__NVIC_GetPriorityGrouping+0x18>)
 8000482:	68db      	ldr	r3, [r3, #12]
 8000484:	0a1b      	lsrs	r3, r3, #8
 8000486:	f003 0307 	and.w	r3, r3, #7
}
 800048a:	4618      	mov	r0, r3
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr
 8000494:	e000ed00 	.word	0xe000ed00

08000498 <__NVIC_EnableIRQ>:
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	4603      	mov	r3, r0
 80004a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	db0b      	blt.n	80004c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004aa:	79fb      	ldrb	r3, [r7, #7]
 80004ac:	f003 021f 	and.w	r2, r3, #31
 80004b0:	4907      	ldr	r1, [pc, #28]	; (80004d0 <__NVIC_EnableIRQ+0x38>)
 80004b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b6:	095b      	lsrs	r3, r3, #5
 80004b8:	2001      	movs	r0, #1
 80004ba:	fa00 f202 	lsl.w	r2, r0, r2
 80004be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop
 80004d0:	e000e100 	.word	0xe000e100

080004d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	6039      	str	r1, [r7, #0]
 80004de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	db0a      	blt.n	80004fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	b2da      	uxtb	r2, r3
 80004ec:	490c      	ldr	r1, [pc, #48]	; (8000520 <__NVIC_SetPriority+0x4c>)
 80004ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f2:	0112      	lsls	r2, r2, #4
 80004f4:	b2d2      	uxtb	r2, r2
 80004f6:	440b      	add	r3, r1
 80004f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004fc:	e00a      	b.n	8000514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	b2da      	uxtb	r2, r3
 8000502:	4908      	ldr	r1, [pc, #32]	; (8000524 <__NVIC_SetPriority+0x50>)
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	f003 030f 	and.w	r3, r3, #15
 800050a:	3b04      	subs	r3, #4
 800050c:	0112      	lsls	r2, r2, #4
 800050e:	b2d2      	uxtb	r2, r2
 8000510:	440b      	add	r3, r1
 8000512:	761a      	strb	r2, [r3, #24]
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	e000e100 	.word	0xe000e100
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000528:	b480      	push	{r7}
 800052a:	b089      	sub	sp, #36	; 0x24
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	60b9      	str	r1, [r7, #8]
 8000532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	f003 0307 	and.w	r3, r3, #7
 800053a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800053c:	69fb      	ldr	r3, [r7, #28]
 800053e:	f1c3 0307 	rsb	r3, r3, #7
 8000542:	2b04      	cmp	r3, #4
 8000544:	bf28      	it	cs
 8000546:	2304      	movcs	r3, #4
 8000548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	3304      	adds	r3, #4
 800054e:	2b06      	cmp	r3, #6
 8000550:	d902      	bls.n	8000558 <NVIC_EncodePriority+0x30>
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	3b03      	subs	r3, #3
 8000556:	e000      	b.n	800055a <NVIC_EncodePriority+0x32>
 8000558:	2300      	movs	r3, #0
 800055a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800055c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000560:	69bb      	ldr	r3, [r7, #24]
 8000562:	fa02 f303 	lsl.w	r3, r2, r3
 8000566:	43da      	mvns	r2, r3
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	401a      	ands	r2, r3
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000570:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	fa01 f303 	lsl.w	r3, r1, r3
 800057a:	43d9      	mvns	r1, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000580:	4313      	orrs	r3, r2
         );
}
 8000582:	4618      	mov	r0, r3
 8000584:	3724      	adds	r7, #36	; 0x24
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
	...

08000590 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800059e:	4a0c      	ldr	r2, [pc, #48]	; (80005d0 <LL_DMA_DisableChannel+0x40>)
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	4413      	add	r3, r2
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	461a      	mov	r2, r3
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4413      	add	r3, r2
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4908      	ldr	r1, [pc, #32]	; (80005d0 <LL_DMA_DisableChannel+0x40>)
 80005b0:	683a      	ldr	r2, [r7, #0]
 80005b2:	440a      	add	r2, r1
 80005b4:	7812      	ldrb	r2, [r2, #0]
 80005b6:	4611      	mov	r1, r2
 80005b8:	68fa      	ldr	r2, [r7, #12]
 80005ba:	440a      	add	r2, r1
 80005bc:	f023 0301 	bic.w	r3, r3, #1
 80005c0:	6013      	str	r3, [r2, #0]
}
 80005c2:	bf00      	nop
 80005c4:	3714      	adds	r7, #20
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	0800243c 	.word	0x0800243c

080005d4 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b087      	sub	sp, #28
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 80005e4:	4a07      	ldr	r2, [pc, #28]	; (8000604 <LL_DMA_SetMemoryAddress+0x30>)
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	4413      	add	r3, r2
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	461a      	mov	r2, r3
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	4413      	add	r3, r2
 80005f2:	461a      	mov	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	60d3      	str	r3, [r2, #12]
}
 80005f8:	bf00      	nop
 80005fa:	371c      	adds	r7, #28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	0800243c 	.word	0x0800243c

08000608 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2202      	movs	r2, #2
 8000614:	605a      	str	r2, [r3, #4]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <LL_DMA_ClearFlag_TC2>:
  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
 8000622:	b480      	push	{r7}
 8000624:	b083      	sub	sp, #12
 8000626:	af00      	add	r7, sp, #0
 8000628:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2220      	movs	r2, #32
 800062e:	605a      	str	r2, [r3, #4]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr

0800063c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000644:	4b08      	ldr	r3, [pc, #32]	; (8000668 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000646:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000648:	4907      	ldr	r1, [pc, #28]	; (8000668 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4313      	orrs	r3, r2
 800064e:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000650:	4b05      	ldr	r3, [pc, #20]	; (8000668 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000652:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4013      	ands	r3, r2
 8000658:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800065a:	68fb      	ldr	r3, [r7, #12]
}
 800065c:	bf00      	nop
 800065e:	3714      	adds	r7, #20
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	40021000 	.word	0x40021000

0800066c <LL_SPI_DisableDMAReq_RX>:
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	f023 0201 	bic.w	r2, r3, #1
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	605a      	str	r2, [r3, #4]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <LL_SPI_DisableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_DisableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f023 0202 	bic.w	r2, r3, #2
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	605a      	str	r2, [r3, #4]
}
 80006a0:	bf00      	nop
 80006a2:	370c      	adds	r7, #12
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr

080006ac <LL_GPIO_SetOutputPin>:
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	683a      	ldr	r2, [r7, #0]
 80006ba:	619a      	str	r2, [r3, #24]
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 80006cc:	2002      	movs	r0, #2
 80006ce:	f7ff ffb5 	bl	800063c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80006d2:	f7ff fed3 	bl	800047c <__NVIC_GetPriorityGrouping>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2200      	movs	r2, #0
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ff23 	bl	8000528 <NVIC_EncodePriority>
 80006e2:	4603      	mov	r3, r0
 80006e4:	4619      	mov	r1, r3
 80006e6:	2038      	movs	r0, #56	; 0x38
 80006e8:	f7ff fef4 	bl	80004d4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80006ec:	2038      	movs	r0, #56	; 0x38
 80006ee:	f7ff fed3 	bl	8000498 <__NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80006f2:	f7ff fec3 	bl	800047c <__NVIC_GetPriorityGrouping>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff ff13 	bl	8000528 <NVIC_EncodePriority>
 8000702:	4603      	mov	r3, r0
 8000704:	4619      	mov	r1, r3
 8000706:	2039      	movs	r0, #57	; 0x39
 8000708:	f7ff fee4 	bl	80004d4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800070c:	2039      	movs	r0, #57	; 0x39
 800070e:	f7ff fec3 	bl	8000498 <__NVIC_EnableIRQ>

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}

08000716 <DMA_Reload_Memory_Address>:

void DMA_Set_Channel_Data_Length(DMA_TypeDef *DMAx, uint32_t channel, uint32_t length) {
	LL_DMA_SetDataLength(DMAx, channel, length);
}

void DMA_Reload_Memory_Address(DMA_TypeDef *DMAx, uint32_t channel, uint8_t *mem_addr) {
 8000716:	b580      	push	{r7, lr}
 8000718:	b084      	sub	sp, #16
 800071a:	af00      	add	r7, sp, #0
 800071c:	60f8      	str	r0, [r7, #12]
 800071e:	60b9      	str	r1, [r7, #8]
 8000720:	607a      	str	r2, [r7, #4]
	LL_DMA_SetMemoryAddress(DMAx, channel, (uint32_t) mem_addr);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	461a      	mov	r2, r3
 8000726:	68b9      	ldr	r1, [r7, #8]
 8000728:	68f8      	ldr	r0, [r7, #12]
 800072a:	f7ff ff53 	bl	80005d4 <LL_DMA_SetMemoryAddress>
}
 800072e:	bf00      	nop
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <DMA_Transfer_Complete_RX_interrupt_handler>:

void DMA_Transfer_Complete_RX_interrupt_handler() {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	LL_DMA_ClearFlag_TC1(DMA2);
 800073c:	480b      	ldr	r0, [pc, #44]	; (800076c <DMA_Transfer_Complete_RX_interrupt_handler+0x34>)
 800073e:	f7ff ff63 	bl	8000608 <LL_DMA_ClearFlag_TC1>
	LL_DMA_DisableChannel(DMA2, LL_DMA_CHANNEL_1);
 8000742:	2100      	movs	r1, #0
 8000744:	4809      	ldr	r0, [pc, #36]	; (800076c <DMA_Transfer_Complete_RX_interrupt_handler+0x34>)
 8000746:	f7ff ff23 	bl	8000590 <LL_DMA_DisableChannel>

	if (tc == 1) {
 800074a:	4b09      	ldr	r3, [pc, #36]	; (8000770 <DMA_Transfer_Complete_RX_interrupt_handler+0x38>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	2b01      	cmp	r3, #1
 8000752:	d106      	bne.n	8000762 <DMA_Transfer_Complete_RX_interrupt_handler+0x2a>
		DMA_Disable(SB_SPIx);
 8000754:	4807      	ldr	r0, [pc, #28]	; (8000774 <DMA_Transfer_Complete_RX_interrupt_handler+0x3c>)
 8000756:	f000 f82f 	bl	80007b8 <DMA_Disable>
		tc = 0;
 800075a:	4b05      	ldr	r3, [pc, #20]	; (8000770 <DMA_Transfer_Complete_RX_interrupt_handler+0x38>)
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
	} else {
		tc = 1;
	}
}
 8000760:	e002      	b.n	8000768 <DMA_Transfer_Complete_RX_interrupt_handler+0x30>
		tc = 1;
 8000762:	4b03      	ldr	r3, [pc, #12]	; (8000770 <DMA_Transfer_Complete_RX_interrupt_handler+0x38>)
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40020400 	.word	0x40020400
 8000770:	20003c4c 	.word	0x20003c4c
 8000774:	40003c00 	.word	0x40003c00

08000778 <DMA_Transfer_Complete_TX_interrupt_handler>:

void DMA_Transfer_Complete_TX_interrupt_handler() {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	LL_DMA_ClearFlag_TC2(DMA2);
 800077c:	480b      	ldr	r0, [pc, #44]	; (80007ac <DMA_Transfer_Complete_TX_interrupt_handler+0x34>)
 800077e:	f7ff ff50 	bl	8000622 <LL_DMA_ClearFlag_TC2>
	LL_DMA_DisableChannel(DMA2, LL_DMA_CHANNEL_2);
 8000782:	2101      	movs	r1, #1
 8000784:	4809      	ldr	r0, [pc, #36]	; (80007ac <DMA_Transfer_Complete_TX_interrupt_handler+0x34>)
 8000786:	f7ff ff03 	bl	8000590 <LL_DMA_DisableChannel>

	if (tc == 1) {
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <DMA_Transfer_Complete_TX_interrupt_handler+0x38>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2b01      	cmp	r3, #1
 8000792:	d106      	bne.n	80007a2 <DMA_Transfer_Complete_TX_interrupt_handler+0x2a>
		DMA_Disable(SB_SPIx);
 8000794:	4807      	ldr	r0, [pc, #28]	; (80007b4 <DMA_Transfer_Complete_TX_interrupt_handler+0x3c>)
 8000796:	f000 f80f 	bl	80007b8 <DMA_Disable>
		tc = 0;
 800079a:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <DMA_Transfer_Complete_TX_interrupt_handler+0x38>)
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	} else {
		tc = 1;
	}
}
 80007a0:	e002      	b.n	80007a8 <DMA_Transfer_Complete_TX_interrupt_handler+0x30>
		tc = 1;
 80007a2:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <DMA_Transfer_Complete_TX_interrupt_handler+0x38>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	701a      	strb	r2, [r3, #0]
}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40020400 	.word	0x40020400
 80007b0:	20003c4c 	.word	0x20003c4c
 80007b4:	40003c00 	.word	0x40003c00

080007b8 <DMA_Disable>:


void DMA_Disable(SPI_TypeDef *SPIx) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	// SPI Disable procedure
	SPI_Disable(SPIx);
 80007c0:	6878      	ldr	r0, [r7, #4]
 80007c2:	f000 ff38 	bl	8001636 <SPI_Disable>

	LL_SPI_DisableDMAReq_RX(SPIx);
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff ff50 	bl	800066c <LL_SPI_DisableDMAReq_RX>
	LL_SPI_DisableDMAReq_TX(SPIx);
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff ff5d 	bl	800068c <LL_SPI_DisableDMAReq_TX>

	LL_GPIO_SetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN);
 80007d2:	2102      	movs	r1, #2
 80007d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d8:	f7ff ff68 	bl	80006ac <LL_GPIO_SetOutputPin>
	NVIC_EnableIRQ(EXTI4_IRQn);
 80007dc:	200a      	movs	r0, #10
 80007de:	f7ff fe5b 	bl	8000498 <__NVIC_EnableIRQ>
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
	...

080007ec <__NVIC_GetPriorityGrouping>:
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f0:	4b04      	ldr	r3, [pc, #16]	; (8000804 <__NVIC_GetPriorityGrouping+0x18>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	f003 0307 	and.w	r3, r3, #7
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <__NVIC_EnableIRQ>:
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000816:	2b00      	cmp	r3, #0
 8000818:	db0b      	blt.n	8000832 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	f003 021f 	and.w	r2, r3, #31
 8000820:	4907      	ldr	r1, [pc, #28]	; (8000840 <__NVIC_EnableIRQ+0x38>)
 8000822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000826:	095b      	lsrs	r3, r3, #5
 8000828:	2001      	movs	r0, #1
 800082a:	fa00 f202 	lsl.w	r2, r0, r2
 800082e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000832:	bf00      	nop
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	e000e100 	.word	0xe000e100

08000844 <__NVIC_SetPriority>:
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	6039      	str	r1, [r7, #0]
 800084e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000854:	2b00      	cmp	r3, #0
 8000856:	db0a      	blt.n	800086e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	b2da      	uxtb	r2, r3
 800085c:	490c      	ldr	r1, [pc, #48]	; (8000890 <__NVIC_SetPriority+0x4c>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	0112      	lsls	r2, r2, #4
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	440b      	add	r3, r1
 8000868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800086c:	e00a      	b.n	8000884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4908      	ldr	r1, [pc, #32]	; (8000894 <__NVIC_SetPriority+0x50>)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	f003 030f 	and.w	r3, r3, #15
 800087a:	3b04      	subs	r3, #4
 800087c:	0112      	lsls	r2, r2, #4
 800087e:	b2d2      	uxtb	r2, r2
 8000880:	440b      	add	r3, r1
 8000882:	761a      	strb	r2, [r3, #24]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	e000e100 	.word	0xe000e100
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <NVIC_EncodePriority>:
{
 8000898:	b480      	push	{r7}
 800089a:	b089      	sub	sp, #36	; 0x24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f1c3 0307 	rsb	r3, r3, #7
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	bf28      	it	cs
 80008b6:	2304      	movcs	r3, #4
 80008b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3304      	adds	r3, #4
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d902      	bls.n	80008c8 <NVIC_EncodePriority+0x30>
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	3b03      	subs	r3, #3
 80008c6:	e000      	b.n	80008ca <NVIC_EncodePriority+0x32>
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	43da      	mvns	r2, r3
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	401a      	ands	r2, r3
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ea:	43d9      	mvns	r1, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f0:	4313      	orrs	r3, r2
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3724      	adds	r7, #36	; 0x24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
	...

08000900 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000908:	4b08      	ldr	r3, [pc, #32]	; (800092c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800090a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800090c:	4907      	ldr	r1, [pc, #28]	; (800092c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4313      	orrs	r3, r2
 8000912:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000914:	4b05      	ldr	r3, [pc, #20]	; (800092c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000916:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	4013      	ands	r3, r2
 800091c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800091e:	68fb      	ldr	r3, [r7, #12]
}
 8000920:	bf00      	nop
 8000922:	3714      	adds	r7, #20
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	40021000 	.word	0x40021000

08000930 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000930:	b480      	push	{r7}
 8000932:	b087      	sub	sp, #28
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800093a:	4a17      	ldr	r2, [pc, #92]	; (8000998 <LL_SYSCFG_SetEXTISource+0x68>)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	3302      	adds	r3, #2
 8000942:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	0c1b      	lsrs	r3, r3, #16
 800094a:	43db      	mvns	r3, r3
 800094c:	ea02 0103 	and.w	r1, r2, r3
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	0c1b      	lsrs	r3, r3, #16
 8000954:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000956:	693b      	ldr	r3, [r7, #16]
 8000958:	fa93 f3a3 	rbit	r3, r3
 800095c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d101      	bne.n	800096c <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000968:	2320      	movs	r3, #32
 800096a:	e003      	b.n	8000974 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	fab3 f383 	clz	r3, r3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	461a      	mov	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	fa03 f202 	lsl.w	r2, r3, r2
 800097c:	4806      	ldr	r0, [pc, #24]	; (8000998 <LL_SYSCFG_SetEXTISource+0x68>)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	b2db      	uxtb	r3, r3
 8000982:	430a      	orrs	r2, r1
 8000984:	3302      	adds	r3, #2
 8000986:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800098a:	bf00      	nop
 800098c:	371c      	adds	r7, #28
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40010000 	.word	0x40010000

0800099c <LL_GPIO_SetPinMode>:
{
 800099c:	b480      	push	{r7}
 800099e:	b08b      	sub	sp, #44	; 0x2c
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	fa93 f3a3 	rbit	r3, r3
 80009b6:	613b      	str	r3, [r7, #16]
  return result;
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80009bc:	69bb      	ldr	r3, [r7, #24]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d101      	bne.n	80009c6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80009c2:	2320      	movs	r3, #32
 80009c4:	e003      	b.n	80009ce <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	fab3 f383 	clz	r3, r3
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	2103      	movs	r1, #3
 80009d2:	fa01 f303 	lsl.w	r3, r1, r3
 80009d6:	43db      	mvns	r3, r3
 80009d8:	401a      	ands	r2, r3
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	fa93 f3a3 	rbit	r3, r3
 80009e4:	61fb      	str	r3, [r7, #28]
  return result;
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d101      	bne.n	80009f4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80009f0:	2320      	movs	r3, #32
 80009f2:	e003      	b.n	80009fc <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80009f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f6:	fab3 f383 	clz	r3, r3
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	6879      	ldr	r1, [r7, #4]
 8000a00:	fa01 f303 	lsl.w	r3, r1, r3
 8000a04:	431a      	orrs	r2, r3
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	601a      	str	r2, [r3, #0]
}
 8000a0a:	bf00      	nop
 8000a0c:	372c      	adds	r7, #44	; 0x2c
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr

08000a16 <LL_GPIO_SetPinPull>:
{
 8000a16:	b480      	push	{r7}
 8000a18:	b08b      	sub	sp, #44	; 0x2c
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	60f8      	str	r0, [r7, #12]
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	68da      	ldr	r2, [r3, #12]
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	fa93 f3a3 	rbit	r3, r3
 8000a30:	613b      	str	r3, [r7, #16]
  return result;
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d101      	bne.n	8000a40 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	e003      	b.n	8000a48 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	fab3 f383 	clz	r3, r3
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	2103      	movs	r1, #3
 8000a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a50:	43db      	mvns	r3, r3
 8000a52:	401a      	ands	r2, r3
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a58:	6a3b      	ldr	r3, [r7, #32]
 8000a5a:	fa93 f3a3 	rbit	r3, r3
 8000a5e:	61fb      	str	r3, [r7, #28]
  return result;
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d101      	bne.n	8000a6e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000a6a:	2320      	movs	r3, #32
 8000a6c:	e003      	b.n	8000a76 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a70:	fab3 f383 	clz	r3, r3
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	6879      	ldr	r1, [r7, #4]
 8000a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7e:	431a      	orrs	r2, r3
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	60da      	str	r2, [r3, #12]
}
 8000a84:	bf00      	nop
 8000a86:	372c      	adds	r7, #44	; 0x2c
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <LL_GPIO_SetOutputPin>:
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	683a      	ldr	r2, [r7, #0]
 8000a9e:	619a      	str	r2, [r3, #24]
}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08a      	sub	sp, #40	; 0x28
 8000ab0:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000ab2:	f107 031c 	add.w	r3, r7, #28
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
 8000acc:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000ace:	2001      	movs	r0, #1
 8000ad0:	f7ff ff16 	bl	8000900 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000ad4:	2004      	movs	r0, #4
 8000ad6:	f7ff ff13 	bl	8000900 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3);
 8000ada:	210e      	movs	r1, #14
 8000adc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae0:	f7ff ffd6 	bl	8000a90 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_9);
 8000ae4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ae8:	482b      	ldr	r0, [pc, #172]	; (8000b98 <MX_GPIO_Init+0xec>)
 8000aea:	f7ff ffd1 	bl	8000a90 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8000aee:	230e      	movs	r3, #14
 8000af0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000af2:	2301      	movs	r3, #1
 8000af4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	4619      	mov	r1, r3
 8000b06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0a:	f001 fa59 	bl	8001fc0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000b0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b14:	2301      	movs	r3, #1
 8000b16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	4619      	mov	r1, r3
 8000b28:	481b      	ldr	r0, [pc, #108]	; (8000b98 <MX_GPIO_Init+0xec>)
 8000b2a:	f001 fa49 	bl	8001fc0 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE4);
 8000b2e:	491b      	ldr	r1, [pc, #108]	; (8000b9c <MX_GPIO_Init+0xf0>)
 8000b30:	2002      	movs	r0, #2
 8000b32:	f7ff fefd 	bl	8000930 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 8000b36:	2310      	movs	r3, #16
 8000b38:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000b44:	2300      	movs	r3, #0
 8000b46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000b50:	f107 031c 	add.w	r3, r7, #28
 8000b54:	4618      	mov	r0, r3
 8000b56:	f000 fff1 	bl	8001b3c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2110      	movs	r1, #16
 8000b5e:	480e      	ldr	r0, [pc, #56]	; (8000b98 <MX_GPIO_Init+0xec>)
 8000b60:	f7ff ff59 	bl	8000a16 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2110      	movs	r1, #16
 8000b68:	480b      	ldr	r0, [pc, #44]	; (8000b98 <MX_GPIO_Init+0xec>)
 8000b6a:	f7ff ff17 	bl	800099c <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b6e:	f7ff fe3d 	bl	80007ec <__NVIC_GetPriorityGrouping>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2200      	movs	r2, #0
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fe8d 	bl	8000898 <NVIC_EncodePriority>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	4619      	mov	r1, r3
 8000b82:	200a      	movs	r0, #10
 8000b84:	f7ff fe5e 	bl	8000844 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_IRQn);
 8000b88:	200a      	movs	r0, #10
 8000b8a:	f7ff fe3d 	bl	8000808 <__NVIC_EnableIRQ>

}
 8000b8e:	bf00      	nop
 8000b90:	3728      	adds	r7, #40	; 0x28
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	48000800 	.word	0x48000800
 8000b9c:	000f0001 	.word	0x000f0001

08000ba0 <__NVIC_SetPriorityGrouping>:
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd2:	4a04      	ldr	r2, [pc, #16]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	60d3      	str	r3, [r2, #12]
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_GetPriorityGrouping>:
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_EnableIRQ>:
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	db0b      	blt.n	8000c2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	4907      	ldr	r1, [pc, #28]	; (8000c3c <__NVIC_EnableIRQ+0x38>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	2001      	movs	r0, #1
 8000c26:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000e100 	.word	0xe000e100

08000c40 <__NVIC_DisableIRQ>:
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	db12      	blt.n	8000c78 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	f003 021f 	and.w	r2, r3, #31
 8000c58:	490a      	ldr	r1, [pc, #40]	; (8000c84 <__NVIC_DisableIRQ+0x44>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	095b      	lsrs	r3, r3, #5
 8000c60:	2001      	movs	r0, #1
 8000c62:	fa00 f202 	lsl.w	r2, r0, r2
 8000c66:	3320      	adds	r3, #32
 8000c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c6c:	f3bf 8f4f 	dsb	sy
}
 8000c70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c72:	f3bf 8f6f 	isb	sy
}
 8000c76:	bf00      	nop
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	e000e100 	.word	0xe000e100

08000c88 <__NVIC_SetPriority>:
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	; (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	; (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	; 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	; 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <LL_RCC_HSI_Enable+0x1c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <LL_RCC_HSI_Enable+0x1c>)
 8000d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d52:	6013      	str	r3, [r2, #0]
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	40021000 	.word	0x40021000

08000d64 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8000d68:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <LL_RCC_HSI_IsReady+0x24>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d74:	d101      	bne.n	8000d7a <LL_RCC_HSI_IsReady+0x16>
 8000d76:	2301      	movs	r3, #1
 8000d78:	e000      	b.n	8000d7c <LL_RCC_HSI_IsReady+0x18>
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40021000 	.word	0x40021000

08000d8c <LL_RCC_HSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 31 on STM32L43x/STM32L44x/STM32L47x/STM32L48x or
  *               between Min_Data = 0 and Max_Data = 127 on other devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000d94:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	061b      	lsls	r3, r3, #24
 8000da0:	4904      	ldr	r1, [pc, #16]	; (8000db4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000da2:	4313      	orrs	r3, r2
 8000da4:	604b      	str	r3, [r1, #4]
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000

08000db8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <LL_RCC_SetSysClkSource+0x24>)
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	f023 0203 	bic.w	r2, r3, #3
 8000dc8:	4904      	ldr	r1, [pc, #16]	; (8000ddc <LL_RCC_SetSysClkSource+0x24>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	608b      	str	r3, [r1, #8]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	40021000 	.word	0x40021000

08000de0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <LL_RCC_GetSysClkSource+0x18>)
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f003 030c 	and.w	r3, r3, #12
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000

08000dfc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <LL_RCC_SetAHBPrescaler+0x24>)
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e0c:	4904      	ldr	r1, [pc, #16]	; (8000e20 <LL_RCC_SetAHBPrescaler+0x24>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	608b      	str	r3, [r1, #8]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	40021000 	.word	0x40021000

08000e24 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e34:	4904      	ldr	r1, [pc, #16]	; (8000e48 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	608b      	str	r3, [r1, #8]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	40021000 	.word	0x40021000

08000e4c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000e54:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e5c:	4904      	ldr	r1, [pc, #16]	; (8000e70 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	608b      	str	r3, [r1, #8]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	40021000 	.word	0x40021000

08000e74 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e80:	4907      	ldr	r1, [pc, #28]	; (8000ea0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000e88:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e92:	68fb      	ldr	r3, [r7, #12]
}
 8000e94:	bf00      	nop
 8000e96:	3714      	adds	r7, #20
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000eae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000eb0:	4907      	ldr	r1, [pc, #28]	; (8000ed0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000eb8:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000eba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
}
 8000ec4:	bf00      	nop
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	40021000 	.word	0x40021000

08000ed4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <LL_FLASH_SetLatency+0x24>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f023 0207 	bic.w	r2, r3, #7
 8000ee4:	4904      	ldr	r1, [pc, #16]	; (8000ef8 <LL_FLASH_SetLatency+0x24>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	600b      	str	r3, [r1, #0]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	40022000 	.word	0x40022000

08000efc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000f00:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <LL_FLASH_GetLatency+0x18>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0307 	and.w	r3, r3, #7
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40022000 	.word	0x40022000

08000f18 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000f28:	4904      	ldr	r1, [pc, #16]	; (8000f3c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	600b      	str	r3, [r1, #0]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	40007000 	.word	0x40007000

08000f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  NVIC_DisableIRQ(EXTI4_IRQn); // disable DRDY interrupts until setup is completed
 8000f46:	200a      	movs	r0, #10
 8000f48:	f7ff fe7a 	bl	8000c40 <__NVIC_DisableIRQ>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f7ff ffa9 	bl	8000ea4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000f52:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000f56:	f7ff ff8d 	bl	8000e74 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5a:	2003      	movs	r0, #3
 8000f5c:	f7ff fe20 	bl	8000ba0 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000f60:	f7ff fe42 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2200      	movs	r2, #0
 8000f68:	210f      	movs	r1, #15
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff feb6 	bl	8000cdc <NVIC_EncodePriority>
 8000f70:	4603      	mov	r3, r0
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f78:	f7ff fe86 	bl	8000c88 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7c:	f000 f814 	bl	8000fa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f80:	f7ff fd94 	bl	8000aac <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f84:	f000 fc4e 	bl	8001824 <MX_TIM2_Init>
  MX_DMA_Init();
 8000f88:	f7ff fb9e 	bl	80006c8 <MX_DMA_Init>
  MX_SPI3_Init();
 8000f8c:	f000 fa5a 	bl	8001444 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  ADS131M08 adc;
  ADC_Init(&adc, SB_SPIx);
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	4904      	ldr	r1, [pc, #16]	; (8000fa4 <main+0x64>)
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff f9c9 	bl	800032c <ADC_Init>
  NVIC_EnableIRQ(EXTI4_IRQn);
 8000f9a:	200a      	movs	r0, #10
 8000f9c:	f7ff fe32 	bl	8000c04 <__NVIC_EnableIRQ>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <main+0x60>
 8000fa2:	bf00      	nop
 8000fa4:	40003c00 	.word	0x40003c00

08000fa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000fac:	2000      	movs	r0, #0
 8000fae:	f7ff ff91 	bl	8000ed4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8000fb2:	bf00      	nop
 8000fb4:	f7ff ffa2 	bl	8000efc <LL_FLASH_GetLatency>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1fa      	bne.n	8000fb4 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000fbe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fc2:	f7ff ffa9 	bl	8000f18 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000fc6:	f7ff febd 	bl	8000d44 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000fca:	bf00      	nop
 8000fcc:	f7ff feca 	bl	8000d64 <LL_RCC_HSI_IsReady>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d1fa      	bne.n	8000fcc <SystemClock_Config+0x24>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000fd6:	2010      	movs	r0, #16
 8000fd8:	f7ff fed8 	bl	8000d8c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f7ff feeb 	bl	8000db8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000fe2:	bf00      	nop
 8000fe4:	f7ff fefc 	bl	8000de0 <LL_RCC_GetSysClkSource>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	d1fa      	bne.n	8000fe4 <SystemClock_Config+0x3c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f7ff ff04 	bl	8000dfc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	f7ff ff15 	bl	8000e24 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f7ff ff26 	bl	8000e4c <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(16000000);
 8001000:	4803      	ldr	r0, [pc, #12]	; (8001010 <SystemClock_Config+0x68>)
 8001002:	f001 f9c1 	bl	8002388 <LL_Init1msTick>

  LL_SetSystemCoreClock(16000000);
 8001006:	4802      	ldr	r0, [pc, #8]	; (8001010 <SystemClock_Config+0x68>)
 8001008:	f001 f9cc 	bl	80023a4 <LL_SetSystemCoreClock>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	00f42400 	.word	0x00f42400

08001014 <LL_DMA_SetDataTransferDirection>:
{
 8001014:	b480      	push	{r7}
 8001016:	b087      	sub	sp, #28
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8001024:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <LL_DMA_SetDataTransferDirection+0x4c>)
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	4413      	add	r3, r2
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	4413      	add	r3, r2
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001038:	f023 0310 	bic.w	r3, r3, #16
 800103c:	4908      	ldr	r1, [pc, #32]	; (8001060 <LL_DMA_SetDataTransferDirection+0x4c>)
 800103e:	68ba      	ldr	r2, [r7, #8]
 8001040:	440a      	add	r2, r1
 8001042:	7812      	ldrb	r2, [r2, #0]
 8001044:	4611      	mov	r1, r2
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	440a      	add	r2, r1
 800104a:	4611      	mov	r1, r2
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	4313      	orrs	r3, r2
 8001050:	600b      	str	r3, [r1, #0]
}
 8001052:	bf00      	nop
 8001054:	371c      	adds	r7, #28
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	08002444 	.word	0x08002444

08001064 <LL_DMA_SetMode>:
{
 8001064:	b480      	push	{r7}
 8001066:	b087      	sub	sp, #28
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8001074:	4a0d      	ldr	r2, [pc, #52]	; (80010ac <LL_DMA_SetMode+0x48>)
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	4413      	add	r3, r2
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	4413      	add	r3, r2
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f023 0220 	bic.w	r2, r3, #32
 8001088:	4908      	ldr	r1, [pc, #32]	; (80010ac <LL_DMA_SetMode+0x48>)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	440b      	add	r3, r1
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	4619      	mov	r1, r3
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	440b      	add	r3, r1
 8001096:	4619      	mov	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4313      	orrs	r3, r2
 800109c:	600b      	str	r3, [r1, #0]
}
 800109e:	bf00      	nop
 80010a0:	371c      	adds	r7, #28
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	08002444 	.word	0x08002444

080010b0 <LL_DMA_SetPeriphIncMode>:
{
 80010b0:	b480      	push	{r7}
 80010b2:	b087      	sub	sp, #28
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
    uint32_t dma_base_addr = (uint32_t)DMAx;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	617b      	str	r3, [r7, #20]
    MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 80010c0:	4a0d      	ldr	r2, [pc, #52]	; (80010f8 <LL_DMA_SetPeriphIncMode+0x48>)
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	4413      	add	r3, r2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	461a      	mov	r2, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	4413      	add	r3, r2
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80010d4:	4908      	ldr	r1, [pc, #32]	; (80010f8 <LL_DMA_SetPeriphIncMode+0x48>)
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	440b      	add	r3, r1
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	440b      	add	r3, r1
 80010e2:	4619      	mov	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]
}
 80010ea:	bf00      	nop
 80010ec:	371c      	adds	r7, #28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	08002444 	.word	0x08002444

080010fc <LL_DMA_SetMemoryIncMode>:
{
 80010fc:	b480      	push	{r7}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800110c:	4a0d      	ldr	r2, [pc, #52]	; (8001144 <LL_DMA_SetMemoryIncMode+0x48>)
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	4413      	add	r3, r2
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001120:	4908      	ldr	r1, [pc, #32]	; (8001144 <LL_DMA_SetMemoryIncMode+0x48>)
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	440b      	add	r3, r1
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4619      	mov	r1, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	440b      	add	r3, r1
 800112e:	4619      	mov	r1, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4313      	orrs	r3, r2
 8001134:	600b      	str	r3, [r1, #0]
}
 8001136:	bf00      	nop
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	08002444 	.word	0x08002444

08001148 <LL_DMA_SetPeriphSize>:
{
 8001148:	b480      	push	{r7}
 800114a:	b087      	sub	sp, #28
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE, 
 8001158:	4a0d      	ldr	r2, [pc, #52]	; (8001190 <LL_DMA_SetPeriphSize+0x48>)
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	4413      	add	r3, r2
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	4413      	add	r3, r2
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800116c:	4908      	ldr	r1, [pc, #32]	; (8001190 <LL_DMA_SetPeriphSize+0x48>)
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	440b      	add	r3, r1
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	4619      	mov	r1, r3
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	440b      	add	r3, r1
 800117a:	4619      	mov	r1, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4313      	orrs	r3, r2
 8001180:	600b      	str	r3, [r1, #0]
}
 8001182:	bf00      	nop
 8001184:	371c      	adds	r7, #28
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	08002444 	.word	0x08002444

08001194 <LL_DMA_SetMemorySize>:
{
 8001194:	b480      	push	{r7}
 8001196:	b087      	sub	sp, #28
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80011a4:	4a0d      	ldr	r2, [pc, #52]	; (80011dc <LL_DMA_SetMemorySize+0x48>)
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	4413      	add	r3, r2
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	4413      	add	r3, r2
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80011b8:	4908      	ldr	r1, [pc, #32]	; (80011dc <LL_DMA_SetMemorySize+0x48>)
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	440b      	add	r3, r1
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	4619      	mov	r1, r3
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	440b      	add	r3, r1
 80011c6:	4619      	mov	r1, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	600b      	str	r3, [r1, #0]
}
 80011ce:	bf00      	nop
 80011d0:	371c      	adds	r7, #28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	08002444 	.word	0x08002444

080011e0 <LL_DMA_SetChannelPriorityLevel>:
{
 80011e0:	b480      	push	{r7}
 80011e2:	b087      	sub	sp, #28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 80011f0:	4a0d      	ldr	r2, [pc, #52]	; (8001228 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	4413      	add	r3, r2
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	4413      	add	r3, r2
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001204:	4908      	ldr	r1, [pc, #32]	; (8001228 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	440b      	add	r3, r1
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4619      	mov	r1, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	440b      	add	r3, r1
 8001212:	4619      	mov	r1, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4313      	orrs	r3, r2
 8001218:	600b      	str	r3, [r1, #0]
}
 800121a:	bf00      	nop
 800121c:	371c      	adds	r7, #28
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	08002444 	.word	0x08002444

0800122c <LL_DMA_SetPeriphRequest>:
{
 800122c:	b480      	push	{r7}
 800122e:	b089      	sub	sp, #36	; 0x24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	33a8      	adds	r3, #168	; 0xa8
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	210f      	movs	r1, #15
 8001244:	fa01 f303 	lsl.w	r3, r1, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	401a      	ands	r2, r3
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	210f      	movs	r1, #15
 8001252:	fa01 f303 	lsl.w	r3, r1, r3
 8001256:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa93 f3a3 	rbit	r3, r3
 800125e:	617b      	str	r3, [r7, #20]
  return result;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <LL_DMA_SetPeriphRequest+0x42>
    return 32U;
 800126a:	2320      	movs	r3, #32
 800126c:	e003      	b.n	8001276 <LL_DMA_SetPeriphRequest+0x4a>
  return __builtin_clz(value);
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	fab3 f383 	clz	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	4619      	mov	r1, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	408b      	lsls	r3, r1
 800127c:	68f9      	ldr	r1, [r7, #12]
 800127e:	31a8      	adds	r1, #168	; 0xa8
 8001280:	4313      	orrs	r3, r2
 8001282:	600b      	str	r3, [r1, #0]
}
 8001284:	bf00      	nop
 8001286:	3724      	adds	r7, #36	; 0x24
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <LL_AHB2_GRP1_EnableClock>:
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800129a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800129c:	4907      	ldr	r1, [pc, #28]	; (80012bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80012a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4013      	ands	r3, r2
 80012ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ae:	68fb      	ldr	r3, [r7, #12]
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	40021000 	.word	0x40021000

080012c0 <LL_APB1_GRP1_EnableClock>:
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <LL_APB1_GRP1_EnableClock+0x2c>)
 80012ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012cc:	4907      	ldr	r1, [pc, #28]	; (80012ec <LL_APB1_GRP1_EnableClock+0x2c>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <LL_APB1_GRP1_EnableClock+0x2c>)
 80012d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4013      	ands	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012de:	68fb      	ldr	r3, [r7, #12]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	40021000 	.word	0x40021000

080012f0 <LL_SPI_Enable>:
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	601a      	str	r2, [r3, #0]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <LL_SPI_Disable>:
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	601a      	str	r2, [r3, #0]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <LL_SPI_SetStandard>:
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f023 0210 	bic.w	r2, r3, #16
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	431a      	orrs	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	605a      	str	r2, [r3, #4]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <LL_SPI_DisableNSSPulseMgt>:
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f023 0208 	bic.w	r2, r3, #8
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	605a      	str	r2, [r3, #4]
}
 800136a:	bf00      	nop
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b01      	cmp	r3, #1
 8001388:	d101      	bne.n	800138e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800138a:	2301      	movs	r3, #1
 800138c:	e000      	b.n	8001390 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <LL_SPI_IsActiveFlag_TXE>:
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d101      	bne.n	80013b4 <LL_SPI_IsActiveFlag_TXE+0x18>
 80013b0:	2301      	movs	r3, #1
 80013b2:	e000      	b.n	80013b6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <LL_SPI_IsActiveFlag_BSY>:
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013d2:	2b80      	cmp	r3, #128	; 0x80
 80013d4:	d101      	bne.n	80013da <LL_SPI_IsActiveFlag_BSY+0x18>
 80013d6:	2301      	movs	r3, #1
 80013d8:	e000      	b.n	80013dc <LL_SPI_IsActiveFlag_BSY+0x1a>
 80013da:	2300      	movs	r3, #0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <LL_SPI_GetTxFIFOLevel>:
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	330c      	adds	r3, #12
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	b2db      	uxtb	r3, r3
}
 8001414:	4618      	mov	r0, r3
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	330c      	adds	r3, #12
 8001430:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	78fa      	ldrb	r2, [r7, #3]
 8001436:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001438:	bf00      	nop
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <MX_SPI3_Init>:

/* USER CODE END 0 */

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b090      	sub	sp, #64	; 0x40
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800144a:	f107 0318 	add.w	r3, r7, #24
 800144e:	2228      	movs	r2, #40	; 0x28
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f000 ffda 	bl	800240c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	463b      	mov	r3, r7
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
 8001464:	611a      	str	r2, [r3, #16]
 8001466:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001468:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800146c:	f7ff ff28 	bl	80012c0 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001470:	2004      	movs	r0, #4
 8001472:	f7ff ff0d 	bl	8001290 <LL_AHB2_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8001476:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800147a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800147c:	2302      	movs	r3, #2
 800147e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800148c:	2306      	movs	r3, #6
 800148e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001490:	463b      	mov	r3, r7
 8001492:	4619      	mov	r1, r3
 8001494:	483d      	ldr	r0, [pc, #244]	; (800158c <MX_SPI3_Init+0x148>)
 8001496:	f000 fd93 	bl	8001fc0 <LL_GPIO_Init>

  /* SPI3 DMA Init */

  /* SPI3_RX Init */
  LL_DMA_SetPeriphRequest(DMA2, LL_DMA_CHANNEL_1, LL_DMA_REQUEST_3);
 800149a:	2203      	movs	r2, #3
 800149c:	2100      	movs	r1, #0
 800149e:	483c      	ldr	r0, [pc, #240]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014a0:	f7ff fec4 	bl	800122c <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2100      	movs	r1, #0
 80014a8:	4839      	ldr	r0, [pc, #228]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014aa:	f7ff fdb3 	bl	8001014 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	4837      	ldr	r0, [pc, #220]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014b4:	f7ff fe94 	bl	80011e0 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2100      	movs	r1, #0
 80014bc:	4834      	ldr	r0, [pc, #208]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014be:	f7ff fdd1 	bl	8001064 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	4832      	ldr	r0, [pc, #200]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014c8:	f7ff fdf2 	bl	80010b0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80014cc:	2280      	movs	r2, #128	; 0x80
 80014ce:	2100      	movs	r1, #0
 80014d0:	482f      	ldr	r0, [pc, #188]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014d2:	f7ff fe13 	bl	80010fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80014d6:	2200      	movs	r2, #0
 80014d8:	2100      	movs	r1, #0
 80014da:	482d      	ldr	r0, [pc, #180]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014dc:	f7ff fe34 	bl	8001148 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2100      	movs	r1, #0
 80014e4:	482a      	ldr	r0, [pc, #168]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014e6:	f7ff fe55 	bl	8001194 <LL_DMA_SetMemorySize>

  /* SPI3_TX Init */
  LL_DMA_SetPeriphRequest(DMA2, LL_DMA_CHANNEL_2, LL_DMA_REQUEST_3);
 80014ea:	2203      	movs	r2, #3
 80014ec:	2101      	movs	r1, #1
 80014ee:	4828      	ldr	r0, [pc, #160]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014f0:	f7ff fe9c 	bl	800122c <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80014f4:	2210      	movs	r2, #16
 80014f6:	2101      	movs	r1, #1
 80014f8:	4825      	ldr	r0, [pc, #148]	; (8001590 <MX_SPI3_Init+0x14c>)
 80014fa:	f7ff fd8b 	bl	8001014 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA2, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 80014fe:	2200      	movs	r2, #0
 8001500:	2101      	movs	r1, #1
 8001502:	4823      	ldr	r0, [pc, #140]	; (8001590 <MX_SPI3_Init+0x14c>)
 8001504:	f7ff fe6c 	bl	80011e0 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8001508:	2200      	movs	r2, #0
 800150a:	2101      	movs	r1, #1
 800150c:	4820      	ldr	r0, [pc, #128]	; (8001590 <MX_SPI3_Init+0x14c>)
 800150e:	f7ff fda9 	bl	8001064 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8001512:	2200      	movs	r2, #0
 8001514:	2101      	movs	r1, #1
 8001516:	481e      	ldr	r0, [pc, #120]	; (8001590 <MX_SPI3_Init+0x14c>)
 8001518:	f7ff fdca 	bl	80010b0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800151c:	2280      	movs	r2, #128	; 0x80
 800151e:	2101      	movs	r1, #1
 8001520:	481b      	ldr	r0, [pc, #108]	; (8001590 <MX_SPI3_Init+0x14c>)
 8001522:	f7ff fdeb 	bl	80010fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8001526:	2200      	movs	r2, #0
 8001528:	2101      	movs	r1, #1
 800152a:	4819      	ldr	r0, [pc, #100]	; (8001590 <MX_SPI3_Init+0x14c>)
 800152c:	f7ff fe0c 	bl	8001148 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8001530:	2200      	movs	r2, #0
 8001532:	2101      	movs	r1, #1
 8001534:	4816      	ldr	r0, [pc, #88]	; (8001590 <MX_SPI3_Init+0x14c>)
 8001536:	f7ff fe2d 	bl	8001194 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800153a:	2300      	movs	r3, #0
 800153c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800153e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001542:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001544:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001548:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800154a:	2302      	movs	r3, #2
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800154e:	2301      	movs	r3, #1
 8001550:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001552:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001556:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8001558:	2320      	movs	r3, #32
 800155a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800155c:	2300      	movs	r3, #0
 800155e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001560:	2300      	movs	r3, #0
 8001562:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001564:	2307      	movs	r3, #7
 8001566:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8001568:	f107 0318 	add.w	r3, r7, #24
 800156c:	4619      	mov	r1, r3
 800156e:	4809      	ldr	r0, [pc, #36]	; (8001594 <MX_SPI3_Init+0x150>)
 8001570:	f000 fdca 	bl	8002108 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8001574:	2100      	movs	r1, #0
 8001576:	4807      	ldr	r0, [pc, #28]	; (8001594 <MX_SPI3_Init+0x150>)
 8001578:	f7ff feda 	bl	8001330 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI3);
 800157c:	4805      	ldr	r0, [pc, #20]	; (8001594 <MX_SPI3_Init+0x150>)
 800157e:	f7ff feea 	bl	8001356 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	3740      	adds	r7, #64	; 0x40
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	48000800 	.word	0x48000800
 8001590:	40020400 	.word	0x40020400
 8001594:	40003c00 	.word	0x40003c00

08001598 <SPI_TransmitReceive>:

/* USER CODE BEGIN 1 */
void SPI_TransmitReceive(SPI_TypeDef *SPIx, uint8_t len, uint8_t *tx_buffer, uint8_t *rx_buffer) {
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	603b      	str	r3, [r7, #0]
 80015a4:	460b      	mov	r3, r1
 80015a6:	72fb      	strb	r3, [r7, #11]
	LL_SPI_Enable(SPIx);
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	f7ff fea1 	bl	80012f0 <LL_SPI_Enable>

	LL_SPI_TransmitData8(SPIx, tx_buffer[0]);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4619      	mov	r1, r3
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f7ff ff33 	bl	8001420 <LL_SPI_TransmitData8>

	for (int i = 0; i < len - 1; i++) {
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	e021      	b.n	8001604 <SPI_TransmitReceive+0x6c>
	  while ( !LL_SPI_IsActiveFlag_TXE(SPIx) ); // wait until TXE is set
 80015c0:	bf00      	nop
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f7ff feea 	bl	800139c <LL_SPI_IsActiveFlag_TXE>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0f9      	beq.n	80015c2 <SPI_TransmitReceive+0x2a>
	  LL_SPI_TransmitData8(SPIx, tx_buffer[i + 1]);
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	3301      	adds	r3, #1
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	4619      	mov	r1, r3
 80015da:	68f8      	ldr	r0, [r7, #12]
 80015dc:	f7ff ff20 	bl	8001420 <LL_SPI_TransmitData8>
	  while ( !LL_SPI_IsActiveFlag_RXNE(SPIx) ); // wait until RXNE is set
 80015e0:	bf00      	nop
 80015e2:	68f8      	ldr	r0, [r7, #12]
 80015e4:	f7ff fec7 	bl	8001376 <LL_SPI_IsActiveFlag_RXNE>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f9      	beq.n	80015e2 <SPI_TransmitReceive+0x4a>
	  rx_buffer[i] = LL_SPI_ReceiveData8(SPIx); // read DR (clears RXNE)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	18d4      	adds	r4, r2, r3
 80015f4:	68f8      	ldr	r0, [r7, #12]
 80015f6:	f7ff ff05 	bl	8001404 <LL_SPI_ReceiveData8>
 80015fa:	4603      	mov	r3, r0
 80015fc:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < len - 1; i++) {
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	3b01      	subs	r3, #1
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	429a      	cmp	r2, r3
 800160c:	dbd8      	blt.n	80015c0 <SPI_TransmitReceive+0x28>
	}

	while ( !LL_SPI_IsActiveFlag_RXNE(SPIx) ); // wait until RXNE is set
 800160e:	bf00      	nop
 8001610:	68f8      	ldr	r0, [r7, #12]
 8001612:	f7ff feb0 	bl	8001376 <LL_SPI_IsActiveFlag_RXNE>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0f9      	beq.n	8001610 <SPI_TransmitReceive+0x78>
	rx_buffer[len - 1] = LL_SPI_ReceiveData8(SPIx); // read DR (clears RXNE)
 800161c:	7afb      	ldrb	r3, [r7, #11]
 800161e:	3b01      	subs	r3, #1
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	18d4      	adds	r4, r2, r3
 8001624:	68f8      	ldr	r0, [r7, #12]
 8001626:	f7ff feed 	bl	8001404 <LL_SPI_ReceiveData8>
 800162a:	4603      	mov	r3, r0
 800162c:	7023      	strb	r3, [r4, #0]
}
 800162e:	bf00      	nop
 8001630:	371c      	adds	r7, #28
 8001632:	46bd      	mov	sp, r7
 8001634:	bd90      	pop	{r4, r7, pc}

08001636 <SPI_Disable>:

void SPI_Disable(SPI_TypeDef *SPIx) {
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
	while (LL_SPI_GetTxFIFOLevel(SPIx) != LL_SPI_TX_FIFO_EMPTY); // wait for TX FIFO to become empty
 800163e:	bf00      	nop
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fed1 	bl	80013e8 <LL_SPI_GetTxFIFOLevel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f9      	bne.n	8001640 <SPI_Disable+0xa>
	while (LL_SPI_IsActiveFlag_BSY(SPIx)); // wait for BSY flag to go low
 800164c:	bf00      	nop
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff feb7 	bl	80013c2 <LL_SPI_IsActiveFlag_BSY>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f9      	bne.n	800164e <SPI_Disable+0x18>
	LL_SPI_Disable(SPIx);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f7ff fe58 	bl	8001310 <LL_SPI_Disable>
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001670:	4b07      	ldr	r3, [pc, #28]	; (8001690 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001672:	695a      	ldr	r2, [r3, #20]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4013      	ands	r3, r2
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	429a      	cmp	r2, r3
 800167c:	d101      	bne.n	8001682 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	40010400 	.word	0x40010400

08001694 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800169c:	4a04      	ldr	r2, [pc, #16]	; (80016b0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6153      	str	r3, [r2, #20]
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40010400 	.word	0x40010400

080016b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <NMI_Handler+0x4>

080016ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016be:	e7fe      	b.n	80016be <HardFault_Handler+0x4>

080016c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c4:	e7fe      	b.n	80016c4 <MemManage_Handler+0x4>

080016c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ca:	e7fe      	b.n	80016ca <BusFault_Handler+0x4>

080016cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <UsageFault_Handler+0x4>

080016d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 800170e:	2010      	movs	r0, #16
 8001710:	f7ff ffaa 	bl	8001668 <LL_EXTI_IsActiveFlag_0_31>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d004      	beq.n	8001724 <EXTI4_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 800171a:	2010      	movs	r0, #16
 800171c:	f7ff ffba 	bl	8001694 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_4 */
    ADC_DRDY_interrupt_handler();
 8001720:	f7fe fe60 	bl	80003e4 <ADC_DRDY_interrupt_handler>
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */
	DMA_Transfer_Complete_RX_interrupt_handler();
 800172c:	f7ff f804 	bl	8000738 <DMA_Transfer_Complete_RX_interrupt_handler>
  /* USER CODE END DMA2_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
	DMA_Transfer_Complete_TX_interrupt_handler();
 8001738:	f7ff f81e 	bl	8000778 <DMA_Transfer_Complete_TX_interrupt_handler>
  /* USER CODE END DMA2_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}

08001740 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <SystemInit+0x20>)
 8001746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800174a:	4a05      	ldr	r2, [pc, #20]	; (8001760 <SystemInit+0x20>)
 800174c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001750:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <LL_APB1_GRP1_EnableClock>:
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <LL_APB1_GRP1_EnableClock+0x2c>)
 800176e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001770:	4907      	ldr	r1, [pc, #28]	; (8001790 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4313      	orrs	r3, r2
 8001776:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001778:	4b05      	ldr	r3, [pc, #20]	; (8001790 <LL_APB1_GRP1_EnableClock+0x2c>)
 800177a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4013      	ands	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001782:	68fb      	ldr	r3, [r7, #12]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	40021000 	.word	0x40021000

08001794 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	601a      	str	r2, [r3, #0]
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80017c6:	f023 0307 	bic.w	r3, r3, #7
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	609a      	str	r2, [r3, #8]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80017de:	b480      	push	{r7}
 80017e0:	b083      	sub	sp, #12
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
 80017e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	431a      	orrs	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	605a      	str	r2, [r3, #4]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	609a      	str	r2, [r3, #8]
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001838:	2001      	movs	r0, #1
 800183a:	f7ff ff93 	bl	8001764 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 16;
 8001846:	2310      	movs	r3, #16
 8001848:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800184e:	1d3b      	adds	r3, r7, #4
 8001850:	4619      	mov	r1, r3
 8001852:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001856:	f000 fce9 	bl	800222c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800185a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800185e:	f7ff ff99 	bl	8001794 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001862:	2100      	movs	r1, #0
 8001864:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001868:	f7ff ffa4 	bl	80017b4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800186c:	2100      	movs	r1, #0
 800186e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001872:	f7ff ffb4 	bl	80017de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001876:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800187a:	f7ff ffc3 	bl	8001804 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <Reset_Handler>:
 8001888:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c0 <LoopForever+0x2>
 800188c:	f7ff ff58 	bl	8001740 <SystemInit>
 8001890:	480c      	ldr	r0, [pc, #48]	; (80018c4 <LoopForever+0x6>)
 8001892:	490d      	ldr	r1, [pc, #52]	; (80018c8 <LoopForever+0xa>)
 8001894:	4a0d      	ldr	r2, [pc, #52]	; (80018cc <LoopForever+0xe>)
 8001896:	2300      	movs	r3, #0
 8001898:	e002      	b.n	80018a0 <LoopCopyDataInit>

0800189a <CopyDataInit>:
 800189a:	58d4      	ldr	r4, [r2, r3]
 800189c:	50c4      	str	r4, [r0, r3]
 800189e:	3304      	adds	r3, #4

080018a0 <LoopCopyDataInit>:
 80018a0:	18c4      	adds	r4, r0, r3
 80018a2:	428c      	cmp	r4, r1
 80018a4:	d3f9      	bcc.n	800189a <CopyDataInit>
 80018a6:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <LoopForever+0x12>)
 80018a8:	4c0a      	ldr	r4, [pc, #40]	; (80018d4 <LoopForever+0x16>)
 80018aa:	2300      	movs	r3, #0
 80018ac:	e001      	b.n	80018b2 <LoopFillZerobss>

080018ae <FillZerobss>:
 80018ae:	6013      	str	r3, [r2, #0]
 80018b0:	3204      	adds	r2, #4

080018b2 <LoopFillZerobss>:
 80018b2:	42a2      	cmp	r2, r4
 80018b4:	d3fb      	bcc.n	80018ae <FillZerobss>
 80018b6:	f000 fd85 	bl	80023c4 <__libc_init_array>
 80018ba:	f7ff fb41 	bl	8000f40 <main>

080018be <LoopForever>:
 80018be:	e7fe      	b.n	80018be <LoopForever>
 80018c0:	20018000 	.word	0x20018000
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000004 	.word	0x20000004
 80018cc:	08002454 	.word	0x08002454
 80018d0:	20000004 	.word	0x20000004
 80018d4:	20003c50 	.word	0x20003c50

080018d8 <ADC1_2_IRQHandler>:
 80018d8:	e7fe      	b.n	80018d8 <ADC1_2_IRQHandler>
	...

080018dc <LL_EXTI_EnableIT_0_31>:
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <LL_EXTI_EnableIT_0_31+0x20>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4904      	ldr	r1, [pc, #16]	; (80018fc <LL_EXTI_EnableIT_0_31+0x20>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	600b      	str	r3, [r1, #0]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	40010400 	.word	0x40010400

08001900 <LL_EXTI_EnableIT_32_63>:
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <LL_EXTI_EnableIT_32_63+0x20>)
 800190a:	6a1a      	ldr	r2, [r3, #32]
 800190c:	4904      	ldr	r1, [pc, #16]	; (8001920 <LL_EXTI_EnableIT_32_63+0x20>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4313      	orrs	r3, r2
 8001912:	620b      	str	r3, [r1, #32]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	40010400 	.word	0x40010400

08001924 <LL_EXTI_DisableIT_0_31>:
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <LL_EXTI_DisableIT_0_31+0x24>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	43db      	mvns	r3, r3
 8001934:	4904      	ldr	r1, [pc, #16]	; (8001948 <LL_EXTI_DisableIT_0_31+0x24>)
 8001936:	4013      	ands	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40010400 	.word	0x40010400

0800194c <LL_EXTI_DisableIT_32_63>:
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001954:	4b06      	ldr	r3, [pc, #24]	; (8001970 <LL_EXTI_DisableIT_32_63+0x24>)
 8001956:	6a1a      	ldr	r2, [r3, #32]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	43db      	mvns	r3, r3
 800195c:	4904      	ldr	r1, [pc, #16]	; (8001970 <LL_EXTI_DisableIT_32_63+0x24>)
 800195e:	4013      	ands	r3, r2
 8001960:	620b      	str	r3, [r1, #32]
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40010400 	.word	0x40010400

08001974 <LL_EXTI_EnableEvent_0_31>:
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <LL_EXTI_EnableEvent_0_31+0x20>)
 800197e:	685a      	ldr	r2, [r3, #4]
 8001980:	4904      	ldr	r1, [pc, #16]	; (8001994 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4313      	orrs	r3, r2
 8001986:	604b      	str	r3, [r1, #4]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	40010400 	.word	0x40010400

08001998 <LL_EXTI_EnableEvent_32_63>:
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80019a0:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80019a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019a4:	4904      	ldr	r1, [pc, #16]	; (80019b8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	624b      	str	r3, [r1, #36]	; 0x24
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	40010400 	.word	0x40010400

080019bc <LL_EXTI_DisableEvent_0_31>:
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	43db      	mvns	r3, r3
 80019cc:	4904      	ldr	r1, [pc, #16]	; (80019e0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80019ce:	4013      	ands	r3, r2
 80019d0:	604b      	str	r3, [r1, #4]
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	40010400 	.word	0x40010400

080019e4 <LL_EXTI_DisableEvent_32_63>:
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <LL_EXTI_DisableEvent_32_63+0x24>)
 80019ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	43db      	mvns	r3, r3
 80019f4:	4904      	ldr	r1, [pc, #16]	; (8001a08 <LL_EXTI_DisableEvent_32_63+0x24>)
 80019f6:	4013      	ands	r3, r2
 80019f8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40010400 	.word	0x40010400

08001a0c <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001a14:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	4904      	ldr	r1, [pc, #16]	; (8001a2c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	608b      	str	r3, [r1, #8]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	40010400 	.word	0x40010400

08001a30 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001a3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a3c:	4904      	ldr	r1, [pc, #16]	; (8001a50 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	40010400 	.word	0x40010400

08001a54 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	43db      	mvns	r3, r3
 8001a64:	4904      	ldr	r1, [pc, #16]	; (8001a78 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	608b      	str	r3, [r1, #8]
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40010400 	.word	0x40010400

08001a7c <LL_EXTI_DisableRisingTrig_32_63>:
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001a86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	4904      	ldr	r1, [pc, #16]	; (8001aa0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40010400 	.word	0x40010400

08001aa4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001aac:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	4904      	ldr	r1, [pc, #16]	; (8001ac4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	60cb      	str	r3, [r1, #12]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	40010400 	.word	0x40010400

08001ac8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001ad0:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ad4:	4904      	ldr	r1, [pc, #16]	; (8001ae8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	40010400 	.word	0x40010400

08001aec <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	4904      	ldr	r1, [pc, #16]	; (8001b10 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	60cb      	str	r3, [r1, #12]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40010400 	.word	0x40010400

08001b14 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	43db      	mvns	r3, r3
 8001b24:	4904      	ldr	r1, [pc, #16]	; (8001b38 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001b26:	4013      	ands	r3, r2
 8001b28:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40010400 	.word	0x40010400

08001b3c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	7a1b      	ldrb	r3, [r3, #8]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	f000 80d1 	beq.w	8001cf4 <LL_EXTI_Init+0x1b8>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d063      	beq.n	8001c22 <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	7a5b      	ldrb	r3, [r3, #9]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d01c      	beq.n	8001b9c <LL_EXTI_Init+0x60>
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	dc25      	bgt.n	8001bb2 <LL_EXTI_Init+0x76>
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d002      	beq.n	8001b70 <LL_EXTI_Init+0x34>
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d00b      	beq.n	8001b86 <LL_EXTI_Init+0x4a>
 8001b6e:	e020      	b.n	8001bb2 <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff21 	bl	80019bc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff feac 	bl	80018dc <LL_EXTI_EnableIT_0_31>
          break;
 8001b84:	e018      	b.n	8001bb8 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff feca 	bl	8001924 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff feed 	bl	8001974 <LL_EXTI_EnableEvent_0_31>
          break;
 8001b9a:	e00d      	b.n	8001bb8 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fe9b 	bl	80018dc <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fee2 	bl	8001974 <LL_EXTI_EnableEvent_0_31>
          break;
 8001bb0:	e002      	b.n	8001bb8 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	60fb      	str	r3, [r7, #12]
          break;
 8001bb6:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	7a9b      	ldrb	r3, [r3, #10]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d030      	beq.n	8001c22 <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7a9b      	ldrb	r3, [r3, #10]
 8001bc4:	2b03      	cmp	r3, #3
 8001bc6:	d01c      	beq.n	8001c02 <LL_EXTI_Init+0xc6>
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	dc25      	bgt.n	8001c18 <LL_EXTI_Init+0xdc>
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d002      	beq.n	8001bd6 <LL_EXTI_Init+0x9a>
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d00b      	beq.n	8001bec <LL_EXTI_Init+0xb0>
 8001bd4:	e020      	b.n	8001c18 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff ff86 	bl	8001aec <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff11 	bl	8001a0c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001bea:	e01b      	b.n	8001c24 <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff2f 	bl	8001a54 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff ff52 	bl	8001aa4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001c00:	e010      	b.n	8001c24 <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff00 	bl	8001a0c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff ff47 	bl	8001aa4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001c16:	e005      	b.n	8001c24 <LL_EXTI_Init+0xe8>
          default:
            status |= 0x02u;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f043 0302 	orr.w	r3, r3, #2
 8001c1e:	60fb      	str	r3, [r7, #12]
            break;
 8001c20:	e000      	b.n	8001c24 <LL_EXTI_Init+0xe8>
        }
      }
 8001c22:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d078      	beq.n	8001d1e <LL_EXTI_Init+0x1e2>
    {
      switch (EXTI_InitStruct->Mode)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7a5b      	ldrb	r3, [r3, #9]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d01c      	beq.n	8001c6e <LL_EXTI_Init+0x132>
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	dc25      	bgt.n	8001c84 <LL_EXTI_Init+0x148>
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <LL_EXTI_Init+0x106>
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d00b      	beq.n	8001c58 <LL_EXTI_Init+0x11c>
 8001c40:	e020      	b.n	8001c84 <LL_EXTI_Init+0x148>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff fecc 	bl	80019e4 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fe55 	bl	8001900 <LL_EXTI_EnableIT_32_63>
          break;
 8001c56:	e01a      	b.n	8001c8e <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fe75 	bl	800194c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fe96 	bl	8001998 <LL_EXTI_EnableEvent_32_63>
          break;
 8001c6c:	e00f      	b.n	8001c8e <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fe44 	bl	8001900 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fe8b 	bl	8001998 <LL_EXTI_EnableEvent_32_63>
          break;
 8001c82:	e004      	b.n	8001c8e <LL_EXTI_Init+0x152>
        default:
          status |= 0x04u;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f043 0304 	orr.w	r3, r3, #4
 8001c8a:	60fb      	str	r3, [r7, #12]
          break;
 8001c8c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	7a9b      	ldrb	r3, [r3, #10]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d043      	beq.n	8001d1e <LL_EXTI_Init+0x1e2>
      {
        switch (EXTI_InitStruct->Trigger)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	7a9b      	ldrb	r3, [r3, #10]
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	d01c      	beq.n	8001cd8 <LL_EXTI_Init+0x19c>
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	dc25      	bgt.n	8001cee <LL_EXTI_Init+0x1b2>
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d002      	beq.n	8001cac <LL_EXTI_Init+0x170>
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d00b      	beq.n	8001cc2 <LL_EXTI_Init+0x186>
 8001caa:	e020      	b.n	8001cee <LL_EXTI_Init+0x1b2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff2f 	bl	8001b14 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff feb8 	bl	8001a30 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001cc0:	e02e      	b.n	8001d20 <LL_EXTI_Init+0x1e4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fed8 	bl	8001a7c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff fef9 	bl	8001ac8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001cd6:	e023      	b.n	8001d20 <LL_EXTI_Init+0x1e4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fea7 	bl	8001a30 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff feee 	bl	8001ac8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001cec:	e018      	b.n	8001d20 <LL_EXTI_Init+0x1e4>
          default:
            status = ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	60fb      	str	r3, [r7, #12]
            break;
 8001cf2:	e015      	b.n	8001d20 <LL_EXTI_Init+0x1e4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff fe13 	bl	8001924 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fe5a 	bl	80019bc <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fe1d 	bl	800194c <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fe64 	bl	80019e4 <LL_EXTI_DisableEvent_32_63>
 8001d1c:	e000      	b.n	8001d20 <LL_EXTI_Init+0x1e4>
      }
 8001d1e:	bf00      	nop
  }

  return status;
 8001d20:	68fb      	ldr	r3, [r7, #12]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <LL_GPIO_SetPinMode>:
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b08b      	sub	sp, #44	; 0x2c
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	60f8      	str	r0, [r7, #12]
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	613b      	str	r3, [r7, #16]
  return result;
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d101      	bne.n	8001d54 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001d50:	2320      	movs	r3, #32
 8001d52:	e003      	b.n	8001d5c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	fab3 f383 	clz	r3, r3
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	2103      	movs	r1, #3
 8001d60:	fa01 f303 	lsl.w	r3, r1, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6c:	6a3b      	ldr	r3, [r7, #32]
 8001d6e:	fa93 f3a3 	rbit	r3, r3
 8001d72:	61fb      	str	r3, [r7, #28]
  return result;
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001d7e:	2320      	movs	r3, #32
 8001d80:	e003      	b.n	8001d8a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	6879      	ldr	r1, [r7, #4]
 8001d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d92:	431a      	orrs	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	601a      	str	r2, [r3, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	372c      	adds	r7, #44	; 0x2c
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <LL_GPIO_SetPinOutputType>:
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	401a      	ands	r2, r3
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	6879      	ldr	r1, [r7, #4]
 8001dbe:	fb01 f303 	mul.w	r3, r1, r3
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	605a      	str	r2, [r3, #4]
}
 8001dc8:	bf00      	nop
 8001dca:	3714      	adds	r7, #20
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_GPIO_SetPinSpeed>:
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b08b      	sub	sp, #44	; 0x2c
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	fa93 f3a3 	rbit	r3, r3
 8001dee:	613b      	str	r3, [r7, #16]
  return result;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001dfa:	2320      	movs	r3, #32
 8001dfc:	e003      	b.n	8001e06 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	fab3 f383 	clz	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	2103      	movs	r1, #3
 8001e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	401a      	ands	r2, r3
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e16:	6a3b      	ldr	r3, [r7, #32]
 8001e18:	fa93 f3a3 	rbit	r3, r3
 8001e1c:	61fb      	str	r3, [r7, #28]
  return result;
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d101      	bne.n	8001e2c <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001e28:	2320      	movs	r3, #32
 8001e2a:	e003      	b.n	8001e34 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2e:	fab3 f383 	clz	r3, r3
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3c:	431a      	orrs	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	609a      	str	r2, [r3, #8]
}
 8001e42:	bf00      	nop
 8001e44:	372c      	adds	r7, #44	; 0x2c
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <LL_GPIO_SetPinPull>:
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b08b      	sub	sp, #44	; 0x2c
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	fa93 f3a3 	rbit	r3, r3
 8001e68:	613b      	str	r3, [r7, #16]
  return result;
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001e74:	2320      	movs	r3, #32
 8001e76:	e003      	b.n	8001e80 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	fab3 f383 	clz	r3, r3
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2103      	movs	r1, #3
 8001e84:	fa01 f303 	lsl.w	r3, r1, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	401a      	ands	r2, r3
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	fa93 f3a3 	rbit	r3, r3
 8001e96:	61fb      	str	r3, [r7, #28]
  return result;
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001ea2:	2320      	movs	r3, #32
 8001ea4:	e003      	b.n	8001eae <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea8:	fab3 f383 	clz	r3, r3
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	60da      	str	r2, [r3, #12]
}
 8001ebc:	bf00      	nop
 8001ebe:	372c      	adds	r7, #44	; 0x2c
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <LL_GPIO_SetAFPin_0_7>:
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b08b      	sub	sp, #44	; 0x2c
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	613b      	str	r3, [r7, #16]
  return result;
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001eee:	2320      	movs	r3, #32
 8001ef0:	e003      	b.n	8001efa <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	fab3 f383 	clz	r3, r3
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	210f      	movs	r1, #15
 8001efe:	fa01 f303 	lsl.w	r3, r1, r3
 8001f02:	43db      	mvns	r3, r3
 8001f04:	401a      	ands	r2, r3
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0a:	6a3b      	ldr	r3, [r7, #32]
 8001f0c:	fa93 f3a3 	rbit	r3, r3
 8001f10:	61fb      	str	r3, [r7, #28]
  return result;
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001f1c:	2320      	movs	r3, #32
 8001f1e:	e003      	b.n	8001f28 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	fab3 f383 	clz	r3, r3
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	431a      	orrs	r2, r3
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	621a      	str	r2, [r3, #32]
}
 8001f36:	bf00      	nop
 8001f38:	372c      	adds	r7, #44	; 0x2c
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <LL_GPIO_SetAFPin_8_15>:
{
 8001f42:	b480      	push	{r7}
 8001f44:	b08b      	sub	sp, #44	; 0x2c
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	0a1b      	lsrs	r3, r3, #8
 8001f56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa93 f3a3 	rbit	r3, r3
 8001f5e:	613b      	str	r3, [r7, #16]
  return result;
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001f6a:	2320      	movs	r3, #32
 8001f6c:	e003      	b.n	8001f76 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	fab3 f383 	clz	r3, r3
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	210f      	movs	r1, #15
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	401a      	ands	r2, r3
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	0a1b      	lsrs	r3, r3, #8
 8001f86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	fa93 f3a3 	rbit	r3, r3
 8001f8e:	61fb      	str	r3, [r7, #28]
  return result;
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001f9a:	2320      	movs	r3, #32
 8001f9c:	e003      	b.n	8001fa6 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	fab3 f383 	clz	r3, r3
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001fb4:	bf00      	nop
 8001fb6:	372c      	adds	r7, #44	; 0x2c
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	60fb      	str	r3, [r7, #12]
  return result;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <LL_GPIO_Init+0x26>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e003      	b.n	8001fee <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	fab3 f383 	clz	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001ff0:	e048      	b.n	8002084 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffe:	4013      	ands	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d03a      	beq.n	800207e <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d003      	beq.n	8002018 <LL_GPIO_Init+0x58>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b02      	cmp	r3, #2
 8002016:	d10e      	bne.n	8002036 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	461a      	mov	r2, r3
 800201e:	69b9      	ldr	r1, [r7, #24]
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f7ff fed7 	bl	8001dd4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	6819      	ldr	r1, [r3, #0]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	461a      	mov	r2, r3
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff feb7 	bl	8001da4 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	461a      	mov	r2, r3
 800203c:	69b9      	ldr	r1, [r7, #24]
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff ff05 	bl	8001e4e <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b02      	cmp	r3, #2
 800204a:	d111      	bne.n	8002070 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	2bff      	cmp	r3, #255	; 0xff
 8002050:	d807      	bhi.n	8002062 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	461a      	mov	r2, r3
 8002058:	69b9      	ldr	r1, [r7, #24]
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff ff34 	bl	8001ec8 <LL_GPIO_SetAFPin_0_7>
 8002060:	e006      	b.n	8002070 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	461a      	mov	r2, r3
 8002068:	69b9      	ldr	r1, [r7, #24]
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ff69 	bl	8001f42 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	461a      	mov	r2, r3
 8002076:	69b9      	ldr	r1, [r7, #24]
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff fe56 	bl	8001d2a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	3301      	adds	r3, #1
 8002082:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	fa22 f303 	lsr.w	r3, r2, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1af      	bne.n	8001ff2 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	3720      	adds	r7, #32
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <LL_SPI_IsEnabled>:
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ac:	2b40      	cmp	r3, #64	; 0x40
 80020ae:	d101      	bne.n	80020b4 <LL_SPI_IsEnabled+0x18>
 80020b0:	2301      	movs	r3, #1
 80020b2:	e000      	b.n	80020b6 <LL_SPI_IsEnabled+0x1a>
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <LL_SPI_SetRxFIFOThreshold>:
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
 80020ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	605a      	str	r2, [r3, #4]
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_SPI_SetCRCPolynomial>:
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	611a      	str	r2, [r3, #16]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7ff ffc0 	bl	800209c <LL_SPI_IsEnabled>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d145      	bne.n	80021ae <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800212a:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	6811      	ldr	r1, [r2, #0]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	6852      	ldr	r2, [r2, #4]
 8002136:	4311      	orrs	r1, r2
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	68d2      	ldr	r2, [r2, #12]
 800213c:	4311      	orrs	r1, r2
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	6912      	ldr	r2, [r2, #16]
 8002142:	4311      	orrs	r1, r2
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	6952      	ldr	r2, [r2, #20]
 8002148:	4311      	orrs	r1, r2
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	6992      	ldr	r2, [r2, #24]
 800214e:	4311      	orrs	r1, r2
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	69d2      	ldr	r2, [r2, #28]
 8002154:	4311      	orrs	r1, r2
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	6a12      	ldr	r2, [r2, #32]
 800215a:	430a      	orrs	r2, r1
 800215c:	431a      	orrs	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800216a:	f023 0304 	bic.w	r3, r3, #4
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	6891      	ldr	r1, [r2, #8]
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	6952      	ldr	r2, [r2, #20]
 8002176:	0c12      	lsrs	r2, r2, #16
 8002178:	430a      	orrs	r2, r1
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002188:	d204      	bcs.n	8002194 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 800218a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff ff97 	bl	80020c2 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800219c:	d105      	bne.n	80021aa <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a2:	4619      	mov	r1, r3
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff ff9f 	bl	80020e8 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <LL_TIM_SetPrescaler>:
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_TIM_SetAutoReload>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_TIM_SetRepetitionCounter>:
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	f043 0201 	orr.w	r2, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	615a      	str	r2, [r3, #20]
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a3d      	ldr	r2, [pc, #244]	; (8002334 <LL_TIM_Init+0x108>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d013      	beq.n	800226c <LL_TIM_Init+0x40>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800224a:	d00f      	beq.n	800226c <LL_TIM_Init+0x40>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a3a      	ldr	r2, [pc, #232]	; (8002338 <LL_TIM_Init+0x10c>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d00b      	beq.n	800226c <LL_TIM_Init+0x40>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a39      	ldr	r2, [pc, #228]	; (800233c <LL_TIM_Init+0x110>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d007      	beq.n	800226c <LL_TIM_Init+0x40>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a38      	ldr	r2, [pc, #224]	; (8002340 <LL_TIM_Init+0x114>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d003      	beq.n	800226c <LL_TIM_Init+0x40>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a37      	ldr	r2, [pc, #220]	; (8002344 <LL_TIM_Init+0x118>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d106      	bne.n	800227a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4313      	orrs	r3, r2
 8002278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <LL_TIM_Init+0x108>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d01f      	beq.n	80022c2 <LL_TIM_Init+0x96>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002288:	d01b      	beq.n	80022c2 <LL_TIM_Init+0x96>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a2a      	ldr	r2, [pc, #168]	; (8002338 <LL_TIM_Init+0x10c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d017      	beq.n	80022c2 <LL_TIM_Init+0x96>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a29      	ldr	r2, [pc, #164]	; (800233c <LL_TIM_Init+0x110>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <LL_TIM_Init+0x96>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a28      	ldr	r2, [pc, #160]	; (8002340 <LL_TIM_Init+0x114>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00f      	beq.n	80022c2 <LL_TIM_Init+0x96>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a27      	ldr	r2, [pc, #156]	; (8002344 <LL_TIM_Init+0x118>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00b      	beq.n	80022c2 <LL_TIM_Init+0x96>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a26      	ldr	r2, [pc, #152]	; (8002348 <LL_TIM_Init+0x11c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d007      	beq.n	80022c2 <LL_TIM_Init+0x96>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a25      	ldr	r2, [pc, #148]	; (800234c <LL_TIM_Init+0x120>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d003      	beq.n	80022c2 <LL_TIM_Init+0x96>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a24      	ldr	r2, [pc, #144]	; (8002350 <LL_TIM_Init+0x124>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d106      	bne.n	80022d0 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	4619      	mov	r1, r3
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7ff ff79 	bl	80021d4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	4619      	mov	r1, r3
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f7ff ff65 	bl	80021b8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a10      	ldr	r2, [pc, #64]	; (8002334 <LL_TIM_Init+0x108>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d00f      	beq.n	8002316 <LL_TIM_Init+0xea>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a12      	ldr	r2, [pc, #72]	; (8002344 <LL_TIM_Init+0x118>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d00b      	beq.n	8002316 <LL_TIM_Init+0xea>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a11      	ldr	r2, [pc, #68]	; (8002348 <LL_TIM_Init+0x11c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d007      	beq.n	8002316 <LL_TIM_Init+0xea>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a10      	ldr	r2, [pc, #64]	; (800234c <LL_TIM_Init+0x120>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d003      	beq.n	8002316 <LL_TIM_Init+0xea>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a0f      	ldr	r2, [pc, #60]	; (8002350 <LL_TIM_Init+0x124>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d105      	bne.n	8002322 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	4619      	mov	r1, r3
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f7ff ff67 	bl	80021f0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ff72 	bl	800220c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40012c00 	.word	0x40012c00
 8002338:	40000400 	.word	0x40000400
 800233c:	40000800 	.word	0x40000800
 8002340:	40000c00 	.word	0x40000c00
 8002344:	40013400 	.word	0x40013400
 8002348:	40014000 	.word	0x40014000
 800234c:	40014400 	.word	0x40014400
 8002350:	40014800 	.word	0x40014800

08002354 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	4a07      	ldr	r2, [pc, #28]	; (8002384 <LL_InitTick+0x30>)
 8002368:	3b01      	subs	r3, #1
 800236a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800236c:	4b05      	ldr	r3, [pc, #20]	; (8002384 <LL_InitTick+0x30>)
 800236e:	2200      	movs	r2, #0
 8002370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002372:	4b04      	ldr	r3, [pc, #16]	; (8002384 <LL_InitTick+0x30>)
 8002374:	2205      	movs	r2, #5
 8002376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	e000e010 	.word	0xe000e010

08002388 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002390:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7ff ffdd 	bl	8002354 <LL_InitTick>
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80023ac:	4a04      	ldr	r2, [pc, #16]	; (80023c0 <LL_SetSystemCoreClock+0x1c>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	20000000 	.word	0x20000000

080023c4 <__libc_init_array>:
 80023c4:	b570      	push	{r4, r5, r6, lr}
 80023c6:	4d0d      	ldr	r5, [pc, #52]	; (80023fc <__libc_init_array+0x38>)
 80023c8:	4c0d      	ldr	r4, [pc, #52]	; (8002400 <__libc_init_array+0x3c>)
 80023ca:	1b64      	subs	r4, r4, r5
 80023cc:	10a4      	asrs	r4, r4, #2
 80023ce:	2600      	movs	r6, #0
 80023d0:	42a6      	cmp	r6, r4
 80023d2:	d109      	bne.n	80023e8 <__libc_init_array+0x24>
 80023d4:	4d0b      	ldr	r5, [pc, #44]	; (8002404 <__libc_init_array+0x40>)
 80023d6:	4c0c      	ldr	r4, [pc, #48]	; (8002408 <__libc_init_array+0x44>)
 80023d8:	f000 f820 	bl	800241c <_init>
 80023dc:	1b64      	subs	r4, r4, r5
 80023de:	10a4      	asrs	r4, r4, #2
 80023e0:	2600      	movs	r6, #0
 80023e2:	42a6      	cmp	r6, r4
 80023e4:	d105      	bne.n	80023f2 <__libc_init_array+0x2e>
 80023e6:	bd70      	pop	{r4, r5, r6, pc}
 80023e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80023ec:	4798      	blx	r3
 80023ee:	3601      	adds	r6, #1
 80023f0:	e7ee      	b.n	80023d0 <__libc_init_array+0xc>
 80023f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80023f6:	4798      	blx	r3
 80023f8:	3601      	adds	r6, #1
 80023fa:	e7f2      	b.n	80023e2 <__libc_init_array+0x1e>
 80023fc:	0800244c 	.word	0x0800244c
 8002400:	0800244c 	.word	0x0800244c
 8002404:	0800244c 	.word	0x0800244c
 8002408:	08002450 	.word	0x08002450

0800240c <memset>:
 800240c:	4402      	add	r2, r0
 800240e:	4603      	mov	r3, r0
 8002410:	4293      	cmp	r3, r2
 8002412:	d100      	bne.n	8002416 <memset+0xa>
 8002414:	4770      	bx	lr
 8002416:	f803 1b01 	strb.w	r1, [r3], #1
 800241a:	e7f9      	b.n	8002410 <memset+0x4>

0800241c <_init>:
 800241c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800241e:	bf00      	nop
 8002420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002422:	bc08      	pop	{r3}
 8002424:	469e      	mov	lr, r3
 8002426:	4770      	bx	lr

08002428 <_fini>:
 8002428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800242a:	bf00      	nop
 800242c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800242e:	bc08      	pop	{r3}
 8002430:	469e      	mov	lr, r3
 8002432:	4770      	bx	lr
