{"vcs1":{"timestamp_begin":1730256106.007219414, "rt":2.05, "ut":0.89, "st":0.31}}
{"vcselab":{"timestamp_begin":1730256108.144951140, "rt":1.21, "ut":0.34, "st":0.20}}
{"link":{"timestamp_begin":1730256109.436491311, "rt":0.40, "ut":0.13, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730256105.209633130}
{"VCS_COMP_START_TIME": 1730256105.209633130}
{"VCS_COMP_END_TIME": 1730256111.506480419}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333900}}
{"stitch_vcselab": {"peak_mem": 231584}}
