// Seed: 3130876560
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri1 id_3 = 1 ==? !id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_2 = 32'd16
) (
    output supply1 id_0,
    input wire _id_1,
    input wor _id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wand id_5
);
  uwire [id_1 : -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire [{  id_2  ,  1  } : -1  -  -1] id_8;
  assign id_7 = 1 || -1 - 1'b0 ? -1 : -1;
endmodule
