{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646914072926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646914072926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 14:07:51 2022 " "Processing started: Thu Mar 10 14:07:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646914072926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646914072926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646914072926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646914073435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646914073435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "../Sign_Extend.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/sh_left32.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/sh_left32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sh_left32 " "Found entity 1: sh_left32" {  } { { "../sh_left32.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/sh_left32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/sh_left.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/sh_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 sh_left " "Found entity 1: sh_left" {  } { { "../sh_left.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/sh_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ADDER " "Found entity 1: PC_ADDER" {  } { { "../PC_ADDER.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/PC_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/mux_32_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/mux_32_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_2_1 " "Found entity 1: mux_32_2_1" {  } { { "../mux_32_2_1.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/mux_32_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/mux_5_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/mux_5_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_2_1 " "Found entity 1: mux_5_2_1" {  } { { "../mux_5_2_1.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/mux_5_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../mips.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../inst_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../data_path.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../ALUControl.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital roadmap/workshop/my sessions/final project/mips/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital roadmap/workshop/my sessions/final project/mips/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MODULE " "Found entity 1: TOP_MODULE" {  } { { "../TOP_MODULE.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/TOP_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646914083152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646914083152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_MODULE " "Elaborating entity \"TOP_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646914083252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "../TOP_MODULE.v" "mips" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/TOP_MODULE.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "../mips.v" "c" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mips:mips\|controller:c\|control:main_decoder " "Elaborating entity \"control\" for hierarchy \"mips:mips\|controller:c\|control:main_decoder\"" {  } { { "../controller.v" "main_decoder" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl mips:mips\|controller:c\|ALUControl:alu_decoder " "Elaborating entity \"ALUControl\" for hierarchy \"mips:mips\|controller:c\|ALUControl:alu_decoder\"" {  } { { "../controller.v" "alu_decoder" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083292 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Function ALUControl.v(25) " "Verilog HDL Always Construct warning at ALUControl.v(25): variable \"Function\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALUControl.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/ALUControl.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646914083292 "|TOP_MODULE|mips:mips|controller:c|ALUControl:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "../mips.v" "dp" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/mips.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC mips:mips\|datapath:dp\|PC:pcreg " "Elaborating entity \"PC\" for hierarchy \"mips:mips\|datapath:dp\|PC:pcreg\"" {  } { { "../data_path.v" "pcreg" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ADDER mips:mips\|datapath:dp\|PC_ADDER:pcadd1 " "Elaborating entity \"PC_ADDER\" for hierarchy \"mips:mips\|datapath:dp\|PC_ADDER:pcadd1\"" {  } { { "../data_path.v" "pcadd1" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh_left32 mips:mips\|datapath:dp\|sh_left32:immsh " "Elaborating entity \"sh_left32\" for hierarchy \"mips:mips\|datapath:dp\|sh_left32:immsh\"" {  } { { "../data_path.v" "immsh" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips\|datapath:dp\|adder:pcadd2 " "Elaborating entity \"adder\" for hierarchy \"mips:mips\|datapath:dp\|adder:pcadd2\"" {  } { { "../data_path.v" "pcadd2" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_2_1 mips:mips\|datapath:dp\|mux_32_2_1:pcbrmux " "Elaborating entity \"mux_32_2_1\" for hierarchy \"mips:mips\|datapath:dp\|mux_32_2_1:pcbrmux\"" {  } { { "../data_path.v" "pcbrmux" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh_left mips:mips\|datapath:dp\|sh_left:sh_left_inst " "Elaborating entity \"sh_left\" for hierarchy \"mips:mips\|datapath:dp\|sh_left:sh_left_inst\"" {  } { { "../data_path.v" "sh_left_inst" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file mips:mips\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"mips:mips\|datapath:dp\|reg_file:rf\"" {  } { { "../data_path.v" "rf" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083343 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(30) " "Verilog HDL Always Construct warning at reg_file.v(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reg_file.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/reg_file.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646914083362 "|TOP_MODULE|mips:mips|datapath:dp|reg_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_2_1 mips:mips\|datapath:dp\|mux_5_2_1:wrmux " "Elaborating entity \"mux_5_2_1\" for hierarchy \"mips:mips\|datapath:dp\|mux_5_2_1:wrmux\"" {  } { { "../data_path.v" "wrmux" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend mips:mips\|datapath:dp\|Sign_Extend:se " "Elaborating entity \"Sign_Extend\" for hierarchy \"mips:mips\|datapath:dp\|Sign_Extend:se\"" {  } { { "../data_path.v" "se" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU mips:mips\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"mips:mips\|datapath:dp\|ALU:alu\"" {  } { { "../data_path.v" "alu" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_path.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "../TOP_MODULE.v" "imem" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/TOP_MODULE.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083372 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 99 inst_mem.v(10) " "Verilog HDL warning at inst_mem.v(10): number of words (14) in memory file does not match the number of elements in the address range \[0:99\]" {  } { { "../inst_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/inst_mem.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1646914083392 "|TOP_MODULE|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 inst_mem.v(7) " "Net \"mem.data_a\" at inst_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../inst_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/inst_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1646914083422 "|TOP_MODULE|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 inst_mem.v(7) " "Net \"mem.waddr_a\" at inst_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../inst_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/inst_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1646914083422 "|TOP_MODULE|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 inst_mem.v(7) " "Net \"mem.we_a\" at inst_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../inst_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/inst_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1646914083422 "|TOP_MODULE|inst_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "../TOP_MODULE.v" "dmem" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/TOP_MODULE.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646914083432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_mem.v(15) " "Verilog HDL assignment warning at data_mem.v(15): truncated value with size 32 to match size of target (16)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RD data_mem.v(17) " "Verilog HDL Always Construct warning at data_mem.v(17): inferring latch(es) for variable \"RD\", which holds its previous value in one or more paths through the always construct" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[0\] data_mem.v(17) " "Inferred latch for \"RD\[0\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[1\] data_mem.v(17) " "Inferred latch for \"RD\[1\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[2\] data_mem.v(17) " "Inferred latch for \"RD\[2\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[3\] data_mem.v(17) " "Inferred latch for \"RD\[3\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[4\] data_mem.v(17) " "Inferred latch for \"RD\[4\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[5\] data_mem.v(17) " "Inferred latch for \"RD\[5\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[6\] data_mem.v(17) " "Inferred latch for \"RD\[6\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[7\] data_mem.v(17) " "Inferred latch for \"RD\[7\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[8\] data_mem.v(17) " "Inferred latch for \"RD\[8\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[9\] data_mem.v(17) " "Inferred latch for \"RD\[9\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[10\] data_mem.v(17) " "Inferred latch for \"RD\[10\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[11\] data_mem.v(17) " "Inferred latch for \"RD\[11\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[12\] data_mem.v(17) " "Inferred latch for \"RD\[12\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[13\] data_mem.v(17) " "Inferred latch for \"RD\[13\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[14\] data_mem.v(17) " "Inferred latch for \"RD\[14\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[15\] data_mem.v(17) " "Inferred latch for \"RD\[15\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[16\] data_mem.v(17) " "Inferred latch for \"RD\[16\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[17\] data_mem.v(17) " "Inferred latch for \"RD\[17\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[18\] data_mem.v(17) " "Inferred latch for \"RD\[18\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[19\] data_mem.v(17) " "Inferred latch for \"RD\[19\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[20\] data_mem.v(17) " "Inferred latch for \"RD\[20\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[21\] data_mem.v(17) " "Inferred latch for \"RD\[21\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[22\] data_mem.v(17) " "Inferred latch for \"RD\[22\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[23\] data_mem.v(17) " "Inferred latch for \"RD\[23\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[24\] data_mem.v(17) " "Inferred latch for \"RD\[24\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[25\] data_mem.v(17) " "Inferred latch for \"RD\[25\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[26\] data_mem.v(17) " "Inferred latch for \"RD\[26\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[27\] data_mem.v(17) " "Inferred latch for \"RD\[27\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[28\] data_mem.v(17) " "Inferred latch for \"RD\[28\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[29\] data_mem.v(17) " "Inferred latch for \"RD\[29\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[30\] data_mem.v(17) " "Inferred latch for \"RD\[30\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[31\] data_mem.v(17) " "Inferred latch for \"RD\[31\]\" at data_mem.v(17)" {  } { { "../data_mem.v" "" { Text "D:/digital roadmap/workshop/My sessions/final project/MIPS/data_mem.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646914083463 "|TOP_MODULE|data_mem:dmem"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646914083682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 14:08:03 2022 " "Processing ended: Thu Mar 10 14:08:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646914083682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646914083682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646914083682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646914083682 ""}
