
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080001a1

Program Header:
    LOAD off    0x00008000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x00003f3c memsz 0x00003f40 flags rwx
    LOAD off    0x00010800 vaddr 0x20000800 paddr 0x08003f40 align 2**15
         filesz 0x00000074 memsz 0x00000074 flags rw-
    LOAD off    0x00010878 vaddr 0x20000878 paddr 0x08003fb4 align 2**15
         filesz 0x00000000 memsz 0x00000b6c flags rw-
    LOAD off    0x00018000 vaddr 0x20000000 paddr 0x20000000 align 2**15
         filesz 0x00000000 memsz 0x0000a000 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 startup       000001a0  08000000  08000000  00008000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003d9c  080001a0  080001a0  000081a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .textalign    00000004  08003f3c  08003f3c  0000bf3c  2**0
                  ALLOC
  3 .mstack       00000400  20000000  20000000  00018000  2**0
                  ALLOC
  4 .pstack       00000400  20000400  20000400  00018000  2**0
                  ALLOC
  5 .data         00000074  20000800  08003f40  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000b6c  20000878  08003fb4  00010878  2**3
                  ALLOC
  7 .ram0_init    00000000  200013e4  200013e4  00010874  2**2
                  CONTENTS
  8 .ram0         00000000  200013e4  200013e4  00010874  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 15 .ram4_init    00000000  10000000  10000000  00010874  2**2
                  CONTENTS
 16 .ram4         00000000  10000000  10000000  00010874  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00010874  2**2
                  CONTENTS
 23 .heap         00008c1c  200013e4  200013e4  00018000  2**0
                  ALLOC
 24 .ARM.attributes 0000002f  00000000  00000000  00010874  2**0
                  CONTENTS, READONLY
 25 .comment      00000070  00000000  00000000  000108a3  2**0
                  CONTENTS, READONLY
 26 .debug_info   0000d7b3  00000000  00000000  00010913  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 000017f6  00000000  00000000  0001e0c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    000048f5  00000000  00000000  0001f8bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000350  00000000  00000000  000241b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00001948  00000000  00000000  00024501  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   0000362d  00000000  00000000  00025e49  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    0000286c  00000000  00000000  00029476  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  00000b24  00000000  00000000  0002bce4  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  startup	00000000 startup
080001a0 l    d  .text	00000000 .text
08003f3c l    d  .textalign	00000000 .textalign
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
20000800 l    d  .data	00000000 .data
20000878 l    d  .bss	00000000 .bss
200013e4 l    d  .ram0_init	00000000 .ram0_init
200013e4 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
10000000 l    d  .ram4_init	00000000 .ram4_init
10000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
200013e4 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 <artificial>
080005b0 l     F .text	00000054 _port_irq_epilogue
08000610 l     F .text	000000a0 VectorB0
080006b0 l     F .text	00000030 Vector130
080006e0 l     F .text	00000030 Vector12C
08000710 l     F .text	00000030 Vector128
08000740 l     F .text	00000030 Vector124
08000770 l     F .text	00000028 Vector120
080007a0 l     F .text	00000030 Vector84
080007d0 l     F .text	00000030 Vector80
08000800 l     F .text	00000030 Vector7C
08000830 l     F .text	00000030 Vector78
08000860 l     F .text	00000030 Vector74
08000890 l     F .text	00000030 Vector70
080008c0 l     F .text	00000028 Vector6C
080008f0 l     F .text	00000012 SVC_Handler
08000950 l     F .text	00000070 wakeup
080009c0 l     F .text	0000002c chSchReadyI
08000a80 l     F .text	0000005c chEvtBroadcastFlagsI
08000ae0 l     F .text	0000019c VectorD4
08000c90 l     F .text	00000002 _unhandled_exception
08000c90 l     F .text	00000002 NMI_Handler
08000c90 l     F .text	00000002 HardFault_Handler
08000c90 l     F .text	00000002 MemManage_Handler
08000c90 l     F .text	00000002 BusFault_Handler
08000c90 l     F .text	00000002 UsageFault_Handler
08000c90 l     F .text	00000002 Vector1C
08000c90 l     F .text	00000002 Vector20
08000c90 l     F .text	00000002 Vector24
08000c90 l     F .text	00000002 Vector28
08000c90 l     F .text	00000002 Vector15C
08000c90 l     F .text	00000002 DebugMon_Handler
08000c90 l     F .text	00000002 Vector34
08000c90 l     F .text	00000002 PendSV_Handler
08000c90 l     F .text	00000002 SysTick_Handler
08000c90 l     F .text	00000002 Vector40
08000c90 l     F .text	00000002 Vector44
08000c90 l     F .text	00000002 Vector48
08000c90 l     F .text	00000002 Vector4C
08000c90 l     F .text	00000002 Vector50
08000c90 l     F .text	00000002 Vector54
08000c90 l     F .text	00000002 Vector58
08000c90 l     F .text	00000002 Vector5C
08000c90 l     F .text	00000002 Vector60
08000c90 l     F .text	00000002 Vector64
08000c90 l     F .text	00000002 Vector68
08000c90 l     F .text	00000002 Vector160
08000c90 l     F .text	00000002 Vector164
08000c90 l     F .text	00000002 Vector168
08000c90 l     F .text	00000002 Vector16C
08000c90 l     F .text	00000002 Vector170
08000c90 l     F .text	00000002 Vector174
08000c90 l     F .text	00000002 Vector178
08000c90 l     F .text	00000002 Vector88
08000c90 l     F .text	00000002 Vector8C
08000c90 l     F .text	00000002 Vector90
08000c90 l     F .text	00000002 Vector94
08000c90 l     F .text	00000002 Vector98
08000c90 l     F .text	00000002 Vector9C
08000c90 l     F .text	00000002 VectorA0
08000c90 l     F .text	00000002 Vector194
08000c90 l     F .text	00000002 VectorA8
08000c90 l     F .text	00000002 Vector198
08000c90 l     F .text	00000002 Vector190
08000c90 l     F .text	00000002 VectorB4
08000c90 l     F .text	00000002 VectorB8
08000c90 l     F .text	00000002 VectorBC
08000c90 l     F .text	00000002 VectorC0
08000c90 l     F .text	00000002 VectorC4
08000c90 l     F .text	00000002 VectorC8
08000c90 l     F .text	00000002 VectorCC
08000c90 l     F .text	00000002 VectorD0
08000c90 l     F .text	00000002 Vector19C
08000c90 l     F .text	00000002 VectorD8
08000c90 l     F .text	00000002 VectorDC
08000c90 l     F .text	00000002 VectorE0
08000c90 l     F .text	00000002 VectorE4
08000c90 l     F .text	00000002 VectorE8
08000c90 l     F .text	00000002 VectorEC
08000c90 l     F .text	00000002 VectorF0
08000c90 l     F .text	00000002 VectorF4
08000c90 l     F .text	00000002 VectorF8
08000c90 l     F .text	00000002 VectorFC
08000c90 l     F .text	00000002 Vector100
08000c90 l     F .text	00000002 Vector104
08000c90 l     F .text	00000002 Vector108
08000c90 l     F .text	00000002 Vector10C
08000c90 l     F .text	00000002 Vector110
08000c90 l     F .text	00000002 Vector114
08000c90 l     F .text	00000002 Vector118
08000c90 l     F .text	00000002 Vector11C
08000c90 l     F .text	00000002 Vector17C
08000c90 l     F .text	00000002 Vector180
08000c90 l     F .text	00000002 Vector184
08000c90 l     F .text	00000002 Vector188
08000c90 l     F .text	00000002 Vector18C
08000c90 l     F .text	00000002 Vector134
08000c90 l     F .text	00000002 Vector138
08000c90 l     F .text	00000002 Vector13C
08000c90 l     F .text	00000002 Vector140
08000c90 l     F .text	00000002 Vector144
08000c90 l     F .text	00000002 Vector148
08000c90 l     F .text	00000002 Vector14C
08000c90 l     F .text	00000002 Vector150
08000c90 l     F .text	00000002 Vector154
08000c90 l     F .text	00000002 Vector158
08000ca0 l     F .text	00000030 cmd_systime
08000cd0 l     F .text	000000bc cmd_info
08000d90 l     F .text	0000000e VectorAC
08000da0 l     F .text	0000000e VectorA4
08000db0 l     F .text	0000003c chSchDoRescheduleAhead
08001140 l     F .text	00000040 chThdExitS
080013c0 l     F .text	0000010c chSchGoSleepTimeoutS
080014d0 l     F .text	00000028 chThdEnqueueTimeoutS
08001500 l     F .text	00000082 chOQWriteTimeout
080015b0 l     F .text	00000052 chOQPutTimeout
08001630 l     F .text	00000076 chIQReadTimeout
080016d0 l     F .text	0000004e chIQGetTimeout
20000800 l     O .data	00000018 local_commands
08003a50 l     O .text	00000080 ram_areas
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
080001c0 l       .text	00000000 msloop
080001ce l       .text	00000000 psloop
080001de l       .text	00000000 dloop
080001f2 l       .text	00000000 bloop
08000208 l       .text	00000000 initloop
08000214 l       .text	00000000 endinitloop
0800021c l       .text	00000000 finiloop
08000228 l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
0000000c l       *ABS*	00000000 CONTEXT_OFFSET
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 <artificial>
20000878 l     O .bss	00000148 waThread5
200009c0 l     O .bss	00000148 waThread6
20000b08 l     O .bss	00000020 default_heap
08003ad0 l     O .text	00000030 lcdpins
08003b00 l     O .text	00000020 vmt
08003b20 l     O .text	000000f0 _stm32_dma_streams
08003c10 l     O .text	00000010 SPI2cfg
08003c20 l     O .text	00000016 ch_debug
20000818 l     O .data	00000044 pwmcfg
08003c90 l     O .text	00000028 commands
08003cc0 l     O .text	0000000c lcdcfg
20000bb8 l     O .bss	00000000 RFID1_cfg
2000085c l     O .data	00000008 motorcfg
08003cd0 l     O .text	00000008 shell_cfg1
20000bb8 l     O .bss	00000148 waThread1
20000d00 l     O .bss	00000148 waThread2
20000e48 l     O .bss	00000148 waThread3
20000f90 l     O .bss	00000148 waThread4
00000000 l    df *ABS*	00000000 <artificial>
200012e0 l     O .bss	00000002 txbuf
200012e4 l     O .bss	00000002 rxbuf
200012f4 l     O .bss	00000002 dummyrx
00000000 l    df *ABS*	00000000 <artificial>
200012f6 l     O .bss	00000001 state
20000864 l     O .data	00000010 CardIDMutex
00000000 l    df *ABS*	00000000 <artificial>
080034f0 l     F .text	0000006c MifareCalculateCRC.constprop.11
08003560 l     F .text	000000c8 MFRC522AntiCollisionLoop.constprop.9
00000000 l    df *ABS*	00000000 strpbrk.c
00000000 l    df *ABS*	00000000 strspn.c
00000000 l    df *ABS*	00000000 
10000000 l       startup	00000000 __ram4_start__
00000000 l       startup	00000000 __ram6_start__
00000000 l       *ABS*	00000000 __ram5_end__
00000000 l       *ABS*	00000000 __ram5_size__
00000000 l       *ABS*	00000000 __ram1_size__
00002000 l       *ABS*	00000000 __ram4_size__
00000000 l       *ABS*	00000000 __ram1_end__
10002000 l       *ABS*	00000000 __ram4_end__
0000a000 l       *ABS*	00000000 __ram0_size__
00000000 l       *ABS*	00000000 __ram6_end__
00000000 l       *ABS*	00000000 __ram7_size__
00000000 l       startup	00000000 __ram7_start__
00000000 l       *ABS*	00000000 __ram3_size__
00000000 l       startup	00000000 _text
00000000 l       *ABS*	00000000 __ram3_end__
00000000 l       *ABS*	00000000 __ram2_size__
00000000 l       startup	00000000 __ram1_start__
00000000 l       *ABS*	00000000 __ram6_size__
00000000 l       *ABS*	00000000 __ram2_end__
00000000 l       startup	00000000 __ram2_start__
00000000 l       *ABS*	00000000 __ram7_end__
20000000 l       startup	00000000 __ram0_start__
00000000 l       startup	00000000 __ram5_start__
2000a000 l       *ABS*	00000000 __ram0_end__
00000400 l       *ABS*	00000000 __main_stack_size__
00000000 l       startup	00000000 __ram3_start__
00000400 l       *ABS*	00000000 __process_stack_size__
08002700 g     F .text	00000064 .hidden pwm_lld_serve_interrupt.constprop.33
08002d00 g     F .text	000000c4 .hidden Thread5.lto_priv.75
080013b0 g     F .text	0000000a chThdExit
00000000 g       .ram5	00000000 __ram5_clear__
08002a80 g     F .text	000000c8 .hidden MFRC522ReadRegister.constprop.19
200013e4 g       .ram0_init	00000000 __ram0_init__
00000000 g       .ram1	00000000 __ram1_free__
08000000 g     O startup	000001a0 _vectors
08003f3c g       .text	00000000 __exidx_end
08001030 g     F .text	00000024 .hidden chSchGoSleepS
200013e4 g       .ram0	00000000 __ram0_free__
200013e8 g       .heap	00000000 __heap_base__
200012f8 g     O .bss	000000dd .hidden codes
08003fb4 g       *ABS*	00000000 __ram3_init_text__
08002b50 g     F .text	0000001a .hidden MFRC522SetBitMask.constprop.18
00000000 g       .ram5	00000000 __ram5_noinit__
08002550 g     F .text	00000058 .hidden chSchWakeupS.constprop.70
08000590 g     F .text	00000018 .hidden spi_lld_serve_tx_interrupt.lto_priv.79
08000fd0 g     F .text	00000044 .hidden chTMStopMeasurementX
080001a0 g       startup	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
20000878 g       .bss	00000000 _bss_start
08001620 g     F .text	0000000a .hidden put.lto_priv.85
08003430 g     F .text	000000b8 .hidden cmd_rmvcard.lto_priv.94
2000a000 g       .heap	00000000 __heap_end__
08001180 g     F .text	00000230 .hidden shell_thread.lto_priv.77
08001720 g     F .text	00000006 .hidden gett.lto_priv.88
00000000 g       .ram1	00000000 __ram1_clear__
08002770 g     F .text	00000040 .hidden _strtok.constprop.30
00000000 g       .ram7	00000000 __ram7_free__
08003f3c g       .text	00000000 __exidx_start
200012e8 g     O .bss	00000004 .hidden dma_streams_mask.lto_priv.82
08003fb4 g       *ABS*	00000000 __ram0_init_text__
08003fb4 g       *ABS*	00000000 __ram1_init_text__
20000bb0 g     O .bss	00000004 .hidden shell_terminated
08003fb4 g       *ABS*	00000000 __ram5_init_text__
08001590 g     F .text	00000006 .hidden writet.lto_priv.89
080016b0 g     F .text	00000006 .hidden readt.lto_priv.90
200013e4 g       .bss	00000000 _bss_end
08000e90 g     F .text	000000d0 .hidden _pal_lld_setgroupmode
08001730 g     F .text	0000000a .hidden get.lto_priv.86
080001a0 g     F .text	00000000 Reset_Handler
08002980 g     F .text	00000038 .hidden lcdWriteString.constprop.21
08002f00 g     F .text	00000098 .hidden Thread3.lto_priv.73
10000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
08003fb4 g       *ABS*	00000000 __ram6_init_text__
080027b0 g     F .text	00000044 .hidden long_to_string_with_divisor.constprop.29
08001060 g     F .text	000000d8 .hidden chMtxLock
00000000 g       .ram3	00000000 __ram3_clear__
080017b0  w    F .text	00000002 __default_exit
08003630 g     F .text	000000a4 .hidden MifareCheck.constprop.5
08002630 g     F .text	0000000c .hidden chTMStartMeasurementX.constprop.67
00000000 g       .ram6_init	00000000 __ram6_init__
08001020 g     F .text	00000004 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
08001740 g     F .text	00000018 .hidden chThdSleep
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
10000000 g       .ram4_init	00000000 __ram4_init__
08002dd0 g     F .text	00000054 .hidden Thread4.lto_priv.74
00000000 g       .ram7	00000000 __ram7_clear__
20000800 g       .data	00000000 _data_start
20000bb4 g     O .bss	00000004 .hidden nextmem.lto_priv.99
08002e30 g     F .text	00000034 .hidden Thread1.lto_priv.71
08002b90 g     F .text	000000fc .hidden MifareToPICC.constprop.16
08000270 g     F .text	00000000 _port_switch
20000b28 g     O .bss	00000008 .hidden MTRD1
080017d0  w    F .text	00000002 __core_init
10000000 g       .ram4	00000000 __ram4_noinit__
080017c0  w    F .text	00000002 __late_init
080032e0 g     F .text	000000b8 .hidden cmd_addcard.lto_priv.93
00000000 g       .ram6	00000000 __ram6_clear__
08002c90 g     F .text	00000010 .hidden pwmc1cb.lto_priv.92
08000910 g     F .text	00000038 .hidden chCoreAlloc
200012a4 g     O .bss	00000030 .hidden SPID2
20000874 g       .data	00000000 _data_end
080001a0 g       startup	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
08000580 g     F .text	00000010 .hidden notify1.lto_priv.81
080032c0 g     F .text	00000018 .hidden cmd_manual.lto_priv.96
080017e0 g     F .text	00000d6c main
08003fb4 g       *ABS*	00000000 __ram2_init_text__
20000bac g     O .bss	00000004 .hidden endmem.lto_priv.98
08002ca0 g     F .text	00000010 .hidden pwmpcb.lto_priv.91
00000000 g       .ram3	00000000 __ram3_free__
080001a0 g       startup	00000000 __init_array_end
20001288 g     O .bss	0000001c .hidden PWMD1
08003fb4 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
08002fa0 g     F .text	00000314 .hidden chprintf
080002a8 g     F .text	000002dc strcmp
08000280 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
20000400 g       .pstack	00000000 __process_stack_base__
08002cb0 g     F .text	00000044 .hidden Thread6.lto_priv.76
200013e4 g       .ram0	00000000 __ram0_clear__
080016c0 g     F .text	0000000a .hidden read.lto_priv.84
00000000 g       .ram3	00000000 __ram3_noinit__
080036e0 g     F .text	00000074 .hidden codeIndex.constprop.0
200013e4 g       .ram0	00000000 __ram0_noinit__
08001760 g     F .text	0000004c __init_ram_areas
08000290 g     F .text	00000000 _port_switch_from_isr
200012ec g     O .bss	00000008 .hidden RFID1
08000f60 g     F .text	00000070 .hidden chMtxUnlock
08000c80 g     F .text	00000002 .hidden _idle_thread.lto_priv.80
20000400 g       .mstack	00000000 __main_stack_end__
08002800 g     F .text	0000017c .hidden hd44780WriteRegister.constprop.25
00000000 g       .ram5_init	00000000 __ram5_init__
200010d8 g     O .bss	00000060 .hidden _stm32_dma_isr_redir
080009f0 g     F .text	00000084 .hidden spi_lld_serve_rx_interrupt.lto_priv.78
200013d8 g     O .bss	0000000b .hidden CardID.lto_priv.97
080033a0 g     F .text	00000084 .hidden cmd_codes.lto_priv.95
20000400 g       .pstack	00000000 __main_thread_stack_base__
08003fb4 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
080015a0 g     F .text	0000000a .hidden write.lto_priv.83
080025b0 g     F .text	00000078 .hidden chThdCreateStatic.constprop.69
08000294 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
080001a0 g       startup	00000000 __init_array_start
08002b70 g     F .text	0000001a .hidden MFRC522ClearBitMask.constprop.17
08003f40 g       *ABS*	00000000 _textdata_start
20000b30 g     O .bss	0000007c .hidden SD1
080037b0 g     F .text	00000034 strspn
20001138 g     O .bss	00000150 .hidden ch
00000000 g       .ram2	00000000 __ram2_free__
10000000 g       .ram4	00000000 __ram4_free__
08002e70 g     F .text	0000008c .hidden Thread2.lto_priv.72
20000000 g       .mstack	00000000 __main_stack_base__
200012d4 g     O .bss	0000000c .hidden LCDD1
08001610 g     F .text	00000006 .hidden putt.lto_priv.87
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
08000df0 g     F .text	000000a0 __early_init
08002640 g     F .text	000000b4 .hidden dmaStreamAllocate.constprop.44
08003760 g     F .text	00000048 strpbrk
080029c0 g     F .text	000000b8 .hidden MFRC522WriteRegister.constprop.20


