KOD.VHDL

entity kod is
    Port ( clk : in  STD_LOGIC;
           rst : in  STD_LOGIC;
           r : in  STD_LOGIC;
           g : in  STD_LOGIC;
           b : in  STD_LOGIC;
           hsync : out  STD_LOGIC;
           vsync : out  STD_LOGIC;
           red : out  STD_LOGIC;
           green : out  STD_LOGIC;
           blue : out  STD_LOGIC);
	[dodaj]
	   x : out  STD_LOGIC_VECTOR (4 downto 0);
	   y : out  STD_LOGIC_VECTOR (4 downto 0);

end kod;





begin
    process(clk, rst)
    begin
        if rst = '1' then
            h_counter <= 0;
            v_counter <= 0;
            frame_counter <= 0;
            square_offset <= 0;
        elsif rising_edge(clk) then
            -- Update horizontal counter
            if h_counter = H_TOTAL_CYCLES - 1 then
                h_counter <= 0;
                -- Update vertical counter
                if v_counter = V_TOTAL_CYCLES - 1 then
                    v_counter <= 0;
                    -- Increment frame counter for movement
                    
                else
                    v_counter <= v_counter + 1;
[tu dodaj]
		    x <= std_logic_vector(unsigned(x) + 1);
                end if;
            else
                h_counter <= h_counter + 1;
[tu dodaj]
		y <= std_logic_vector(unsigned(y) + 1);
            end if;
				
