{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 20:39:26 2019 " "Info: Processing started: Tue May 07 20:39:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff-arc " "Info: Found design unit 1: ff-arc" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 digit_7-arc " "Info: Found design unit 2: digit_7-arc" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 counter-arc " "Info: Found design unit 3: counter-arc" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 96 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff " "Info: Found entity 1: ff" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 digit_7 " "Info: Found entity 2: digit_7" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Info: Found entity 3: counter" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 88 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Info: Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff ff:tmp0 " "Info: Elaborating entity \"ff\" for hierarchy \"ff:tmp0\"" {  } { { "counter.vhd" "tmp0" { Text "E:/counter/counter.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(22) " "Warning (10492): VHDL Process Statement warning at counter.vhd(22): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_7 digit_7:tmp1 " "Info: Elaborating entity \"digit_7\" for hierarchy \"digit_7:tmp1\"" {  } { { "counter.vhd" "tmp1" { Text "E:/counter/counter.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Info: Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Info: Implemented 74 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 20:39:27 2019 " "Info: Processing ended: Tue May 07 20:39:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 20:39:28 2019 " "Info: Processing started: Tue May 07 20:39:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 26 " "Warning: No exact pin location assignment(s) for 8 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n0\[0\] " "Info: Pin n0\[0\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n0[0] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n0\[1\] " "Info: Pin n0\[1\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n0[1] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n0\[2\] " "Info: Pin n0\[2\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n0[2] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n0\[3\] " "Info: Pin n0\[3\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n0[3] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n1\[0\] " "Info: Pin n1\[0\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n1[0] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n1\[1\] " "Info: Pin n1\[1\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n1[1] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n1\[2\] " "Info: Pin n1\[2\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n1[2] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n1\[3\] " "Info: Pin n1\[3\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { n1[3] } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 91 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { n1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst Global clock " "Info: Automatically promoted signal \"rst\" to use Global clock" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst " "Info: Pin \"rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { rst } } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 21 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 41 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.964 ns register register " "Info: Estimated most critical path is register to register delay of 11.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff:tmp0\|cnt\[12\] 1 REG LAB_X5_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y2; Fanout = 4; REG Node = 'ff:tmp0\|cnt\[12\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff:tmp0|cnt[12] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.200 ns) 2.450 ns ff:tmp0\|Equal0~4 2 COMB LAB_X6_Y3 2 " "Info: 2: + IC(2.250 ns) + CELL(0.200 ns) = 2.450 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'ff:tmp0\|Equal0~4'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { ff:tmp0|cnt[12] ff:tmp0|Equal0~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.914 ns) 5.305 ns ff:tmp0\|Equal0~6 3 COMB LAB_X4_Y2 1 " "Info: 3: + IC(1.941 ns) + CELL(0.914 ns) = 5.305 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'ff:tmp0\|Equal0~6'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { ff:tmp0|Equal0~4 ff:tmp0|Equal0~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 6.485 ns ff:tmp0\|Equal0~10 4 COMB LAB_X4_Y2 1 " "Info: 4: + IC(0.266 ns) + CELL(0.914 ns) = 6.485 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'ff:tmp0\|Equal0~10'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { ff:tmp0|Equal0~6 ff:tmp0|Equal0~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.740 ns) 8.759 ns ff:tmp0\|n0\[0\]~8 5 COMB LAB_X3_Y1 6 " "Info: 5: + IC(1.534 ns) + CELL(0.740 ns) = 8.759 ns; Loc. = LAB_X3_Y1; Fanout = 6; COMB Node = 'ff:tmp0\|n0\[0\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { ff:tmp0|Equal0~10 ff:tmp0|n0[0]~8 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 9.939 ns ff:tmp0\|n1\[0\]~12 6 COMB LAB_X3_Y1 3 " "Info: 6: + IC(0.266 ns) + CELL(0.914 ns) = 9.939 ns; Loc. = LAB_X3_Y1; Fanout = 3; COMB Node = 'ff:tmp0\|n1\[0\]~12'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { ff:tmp0|n0[0]~8 ff:tmp0|n1[0]~12 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(1.243 ns) 11.964 ns ff:tmp0\|n1\[0\] 7 REG LAB_X3_Y1 12 " "Info: 7: + IC(0.782 ns) + CELL(1.243 ns) = 11.964 ns; Loc. = LAB_X3_Y1; Fanout = 12; REG Node = 'ff:tmp0\|n1\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { ff:tmp0|n1[0]~12 ff:tmp0|n1[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.925 ns ( 41.17 % ) " "Info: Total cell delay = 4.925 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.039 ns ( 58.83 % ) " "Info: Total interconnect delay = 7.039 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.964 ns" { ff:tmp0|cnt[12] ff:tmp0|Equal0~4 ff:tmp0|Equal0~6 ff:tmp0|Equal0~10 ff:tmp0|n0[0]~8 ff:tmp0|n1[0]~12 ff:tmp0|n1[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 20:39:29 2019 " "Info: Processing ended: Tue May 07 20:39:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 20:39:30 2019 " "Info: Processing started: Tue May 07 20:39:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 20:39:30 2019 " "Info: Processing ended: Tue May 07 20:39:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 20:39:31 2019 " "Info: Processing started: Tue May 07 20:39:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ff:tmp0\|cnt\[12\] register ff:tmp0\|n0\[0\] 87.37 MHz 11.445 ns Internal " "Info: Clock \"clk\" has Internal fmax of 87.37 MHz between source register \"ff:tmp0\|cnt\[12\]\" and destination register \"ff:tmp0\|n0\[0\]\" (period= 11.445 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.736 ns + Longest register register " "Info: + Longest register to register delay is 10.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff:tmp0\|cnt\[12\] 1 REG LC_X5_Y2_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N6; Fanout = 4; REG Node = 'ff:tmp0\|cnt\[12\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff:tmp0|cnt[12] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.740 ns) 2.794 ns ff:tmp0\|Equal0~4 2 COMB LC_X6_Y3_N5 2 " "Info: 2: + IC(2.054 ns) + CELL(0.740 ns) = 2.794 ns; Loc. = LC_X6_Y3_N5; Fanout = 2; COMB Node = 'ff:tmp0\|Equal0~4'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { ff:tmp0|cnt[12] ff:tmp0|Equal0~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(0.200 ns) 5.465 ns ff:tmp0\|Equal0~6 3 COMB LC_X4_Y2_N1 1 " "Info: 3: + IC(2.471 ns) + CELL(0.200 ns) = 5.465 ns; Loc. = LC_X4_Y2_N1; Fanout = 1; COMB Node = 'ff:tmp0\|Equal0~6'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { ff:tmp0|Equal0~4 ff:tmp0|Equal0~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.970 ns ff:tmp0\|Equal0~10 4 COMB LC_X4_Y2_N2 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.970 ns; Loc. = LC_X4_Y2_N2; Fanout = 1; COMB Node = 'ff:tmp0\|Equal0~10'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { ff:tmp0|Equal0~6 ff:tmp0|Equal0~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.200 ns) 7.850 ns ff:tmp0\|n0\[0\]~8 5 COMB LC_X3_Y1_N1 6 " "Info: 5: + IC(1.680 ns) + CELL(0.200 ns) = 7.850 ns; Loc. = LC_X3_Y1_N1; Fanout = 6; COMB Node = 'ff:tmp0\|n0\[0\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { ff:tmp0|Equal0~10 ff:tmp0|n0[0]~8 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(1.243 ns) 10.736 ns ff:tmp0\|n0\[0\] 6 REG LC_X5_Y1_N2 13 " "Info: 6: + IC(1.643 ns) + CELL(1.243 ns) = 10.736 ns; Loc. = LC_X5_Y1_N2; Fanout = 13; REG Node = 'ff:tmp0\|n0\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { ff:tmp0|n0[0]~8 ff:tmp0|n0[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.583 ns ( 24.06 % ) " "Info: Total cell delay = 2.583 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.153 ns ( 75.94 % ) " "Info: Total interconnect delay = 8.153 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.736 ns" { ff:tmp0|cnt[12] ff:tmp0|Equal0~4 ff:tmp0|Equal0~6 ff:tmp0|Equal0~10 ff:tmp0|n0[0]~8 ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "10.736 ns" { ff:tmp0|cnt[12] {} ff:tmp0|Equal0~4 {} ff:tmp0|Equal0~6 {} ff:tmp0|Equal0~10 {} ff:tmp0|n0[0]~8 {} ff:tmp0|n0[0] {} } { 0.000ns 2.054ns 2.471ns 0.305ns 1.680ns 1.643ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ff:tmp0\|n0\[0\] 2 REG LC_X5_Y1_N2 13 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N2; Fanout = 13; REG Node = 'ff:tmp0\|n0\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ff:tmp0\|cnt\[12\] 2 REG LC_X5_Y2_N6 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N6; Fanout = 4; REG Node = 'ff:tmp0\|cnt\[12\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ff:tmp0|cnt[12] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|cnt[12] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|cnt[12] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|cnt[12] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|cnt[12] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.736 ns" { ff:tmp0|cnt[12] ff:tmp0|Equal0~4 ff:tmp0|Equal0~6 ff:tmp0|Equal0~10 ff:tmp0|n0[0]~8 ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "10.736 ns" { ff:tmp0|cnt[12] {} ff:tmp0|Equal0~4 {} ff:tmp0|Equal0~6 {} ff:tmp0|Equal0~10 {} ff:tmp0|n0[0]~8 {} ff:tmp0|n0[0] {} } { 0.000ns 2.054ns 2.471ns 0.305ns 1.680ns 1.643ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|cnt[12] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|cnt[12] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff:tmp0\|n0\[0\] pause clk 4.442 ns register " "Info: tsu for register \"ff:tmp0\|n0\[0\]\" (data pin = \"pause\", clock pin = \"clk\") is 4.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.457 ns + Longest pin register " "Info: + Longest pin to register delay is 7.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pause 1 PIN PIN_8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 2; PIN Node = 'pause'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.914 ns) 4.571 ns ff:tmp0\|n0\[0\]~8 2 COMB LC_X3_Y1_N1 6 " "Info: 2: + IC(2.525 ns) + CELL(0.914 ns) = 4.571 ns; Loc. = LC_X3_Y1_N1; Fanout = 6; COMB Node = 'ff:tmp0\|n0\[0\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { pause ff:tmp0|n0[0]~8 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(1.243 ns) 7.457 ns ff:tmp0\|n0\[0\] 3 REG LC_X5_Y1_N2 13 " "Info: 3: + IC(1.643 ns) + CELL(1.243 ns) = 7.457 ns; Loc. = LC_X5_Y1_N2; Fanout = 13; REG Node = 'ff:tmp0\|n0\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { ff:tmp0|n0[0]~8 ff:tmp0|n0[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.289 ns ( 44.11 % ) " "Info: Total cell delay = 3.289 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.168 ns ( 55.89 % ) " "Info: Total interconnect delay = 4.168 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.457 ns" { pause ff:tmp0|n0[0]~8 ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "7.457 ns" { pause {} pause~combout {} ff:tmp0|n0[0]~8 {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 2.525ns 1.643ns } { 0.000ns 1.132ns 0.914ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ff:tmp0\|n0\[0\] 2 REG LC_X5_Y1_N2 13 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N2; Fanout = 13; REG Node = 'ff:tmp0\|n0\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.457 ns" { pause ff:tmp0|n0[0]~8 ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "7.457 ns" { pause {} pause~combout {} ff:tmp0|n0[0]~8 {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 2.525ns 1.643ns } { 0.000ns 1.132ns 0.914ns 1.243ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ll\[3\] ff:tmp0\|n0\[0\] 11.660 ns register " "Info: tco from clock \"clk\" to destination pin \"ll\[3\]\" through register \"ff:tmp0\|n0\[0\]\" is 11.660 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ff:tmp0\|n0\[0\] 2 REG LC_X5_Y1_N2 13 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N2; Fanout = 13; REG Node = 'ff:tmp0\|n0\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.936 ns + Longest register pin " "Info: + Longest register to pin delay is 7.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff:tmp0\|n0\[0\] 1 REG LC_X5_Y1_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 13; REG Node = 'ff:tmp0\|n0\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff:tmp0|n0[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.914 ns) 2.419 ns digit_7:tmp1\|Mux3~0 2 COMB LC_X5_Y1_N8 1 " "Info: 2: + IC(1.505 ns) + CELL(0.914 ns) = 2.419 ns; Loc. = LC_X5_Y1_N8; Fanout = 1; COMB Node = 'digit_7:tmp1\|Mux3~0'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { ff:tmp0|n0[0] digit_7:tmp1|Mux3~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.195 ns) + CELL(2.322 ns) 7.936 ns ll\[3\] 3 PIN PIN_4 0 " "Info: 3: + IC(3.195 ns) + CELL(2.322 ns) = 7.936 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'll\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.517 ns" { digit_7:tmp1|Mux3~0 ll[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 40.78 % ) " "Info: Total cell delay = 3.236 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 59.22 % ) " "Info: Total interconnect delay = 4.700 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { ff:tmp0|n0[0] digit_7:tmp1|Mux3~0 ll[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { ff:tmp0|n0[0] {} digit_7:tmp1|Mux3~0 {} ll[3] {} } { 0.000ns 1.505ns 3.195ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n0[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n0[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { ff:tmp0|n0[0] digit_7:tmp1|Mux3~0 ll[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { ff:tmp0|n0[0] {} digit_7:tmp1|Mux3~0 {} ll[3] {} } { 0.000ns 1.505ns 3.195ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff:tmp0\|n1\[3\] mode clk -2.182 ns register " "Info: th for register \"ff:tmp0\|n1\[3\]\" (data pin = \"mode\", clock pin = \"clk\") is -2.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ff:tmp0\|n1\[3\] 2 REG LC_X3_Y1_N8 11 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y1_N8; Fanout = 11; REG Node = 'ff:tmp0\|n1\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ff:tmp0|n1[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n1[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n1[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 PIN PIN_21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 2; PIN Node = 'mode'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.740 ns) 4.424 ns ff:tmp0\|n0\[0\]~8 2 COMB LC_X3_Y1_N1 6 " "Info: 2: + IC(2.552 ns) + CELL(0.740 ns) = 4.424 ns; Loc. = LC_X3_Y1_N1; Fanout = 6; COMB Node = 'ff:tmp0\|n0\[0\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { mode ff:tmp0|n0[0]~8 } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.591 ns) 5.751 ns ff:tmp0\|n1\[3\] 3 REG LC_X3_Y1_N8 11 " "Info: 3: + IC(0.736 ns) + CELL(0.591 ns) = 5.751 ns; Loc. = LC_X3_Y1_N8; Fanout = 11; REG Node = 'ff:tmp0\|n1\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { ff:tmp0|n0[0]~8 ff:tmp0|n1[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/counter/counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 42.83 % ) " "Info: Total cell delay = 2.463 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.288 ns ( 57.17 % ) " "Info: Total interconnect delay = 3.288 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.751 ns" { mode ff:tmp0|n0[0]~8 ff:tmp0|n1[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.751 ns" { mode {} mode~combout {} ff:tmp0|n0[0]~8 {} ff:tmp0|n1[3] {} } { 0.000ns 0.000ns 2.552ns 0.736ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ff:tmp0|n1[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ff:tmp0|n1[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.751 ns" { mode ff:tmp0|n0[0]~8 ff:tmp0|n1[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.751 ns" { mode {} mode~combout {} ff:tmp0|n0[0]~8 {} ff:tmp0|n1[3] {} } { 0.000ns 0.000ns 2.552ns 0.736ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 20:39:31 2019 " "Info: Processing ended: Tue May 07 20:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
