

================================================================
== Vivado HLS Report for 'duplicateMat_1'
================================================================
* Date:           Wed Mar 18 11:34:07 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    58143|    58143| 2.907 ms | 2.907 ms |  58142|  58142| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                  |                        |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |             Instance             |         Module         |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------+------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_duplicateMat_Loop_2_2_fu_68   |duplicateMat_Loop_2_2   |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
        |grp_xFDuplicate637_fu_78          |xFDuplicate637          |    43741|    43741| 2.187 ms | 2.187 ms |  43741|  43741|   none  |
        |grp_duplicateMat_Loop_Re_2_fu_87  |duplicateMat_Loop_Re_2  |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
        +----------------------------------+------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_dst2_cols_read_c = alloca i10, align 2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 7 'alloca' 'p_dst2_cols_read_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_src_cols_read_c = alloca i10, align 2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 8 'alloca' 'p_src_cols_read_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_src_rows_read_c = alloca i9, align 2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 9 'alloca' 'p_src_rows_read_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_V_V = alloca i8, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:85]   --->   Operation 10 'alloca' 'src_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dst_V_V = alloca i8, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:86]   --->   Operation 11 'alloca' 'dst_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dst1_V_V = alloca i8, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:87]   --->   Operation 12 'alloca' 'dst1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_Re.2(i8* %p_src_data_V, i8* %src_V_V, i9* %p_src_rows_read_c, i10* %p_src_cols_read_c, i10* %p_dst2_cols_read_c)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_Re.2(i8* %p_src_data_V, i8* %src_V_V, i9* %p_src_rows_read_c, i10* %p_src_cols_read_c, i10* %p_dst2_cols_read_c)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @xFDuplicate637(i8* %src_V_V, i8* %dst_V_V, i8* %dst1_V_V, i9* nocapture %p_src_rows_read_c, i10* nocapture %p_src_cols_read_c)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @xFDuplicate637(i8* %src_V_V, i8* %dst_V_V, i8* %dst1_V_V, i9* nocapture %p_src_rows_read_c, i10* nocapture %p_src_cols_read_c)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_2_.2(i8* %dst_V_V, [57600 x i8]* %p_dst1_data_V, i8* %dst1_V_V, i8* %p_dst2_data_V)"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:83]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @src_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src_V_V, i8* %src_V_V)"   --->   Operation 21 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @dst_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %dst_V_V, i8* %dst_V_V)"   --->   Operation 23 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @dst1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %dst1_V_V, i8* %dst1_V_V)"   --->   Operation 25 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src_OC_rows_OC_read, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i9* %p_src_rows_read_c, i9* %p_src_rows_read_c)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 27 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %p_src_rows_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src_OC_cols_OC_read, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %p_src_cols_read_c, i10* %p_src_cols_read_c)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 29 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst2_cols_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @duplicateMat_Loop_2_.2(i8* %dst_V_V, [57600 x i8]* %p_dst1_data_V, i8* %dst1_V_V, i8* %p_dst2_data_V)"   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:119]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_dst2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_dst2_cols_read_c        (alloca              ) [ 0111111]
p_src_cols_read_c         (alloca              ) [ 0111111]
p_src_rows_read_c         (alloca              ) [ 0111111]
src_V_V                   (alloca              ) [ 0111111]
dst_V_V                   (alloca              ) [ 0011111]
dst1_V_V                  (alloca              ) [ 0011111]
call_ln79                 (call                ) [ 0000000]
call_ln104                (call                ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specdataflowpipeline_ln83 (specdataflowpipeline) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_197                 (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_198                 (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_199                 (specchannel         ) [ 0000000]
specinterface_ln79        (specinterface       ) [ 0000000]
empty_200                 (specchannel         ) [ 0000000]
specinterface_ln79        (specinterface       ) [ 0000000]
specinterface_ln79        (specinterface       ) [ 0000000]
call_ln0                  (call                ) [ 0000000]
ret_ln119                 (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst1_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dst2_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst2_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_Loop_Re.2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFDuplicate637"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_Loop_2_.2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_dst2_cols_read_c_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst2_cols_read_c/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_src_cols_read_c_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_read_c/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_src_rows_read_c_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_read_c/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="src_V_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_V_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dst_V_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_V_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dst1_V_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst1_V_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_duplicateMat_Loop_2_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="4"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="0" index="3" bw="8" slack="4"/>
<pin id="73" dir="0" index="4" bw="8" slack="0"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_xFDuplicate637_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2"/>
<pin id="81" dir="0" index="2" bw="8" slack="2"/>
<pin id="82" dir="0" index="3" bw="8" slack="2"/>
<pin id="83" dir="0" index="4" bw="9" slack="2"/>
<pin id="84" dir="0" index="5" bw="10" slack="2"/>
<pin id="85" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_duplicateMat_Loop_Re_2_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="0" index="3" bw="9" slack="0"/>
<pin id="92" dir="0" index="4" bw="10" slack="0"/>
<pin id="93" dir="0" index="5" bw="10" slack="0"/>
<pin id="94" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/1 "/>
</bind>
</comp>

<comp id="97" class="1005" name="p_dst2_cols_read_c_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_dst2_cols_read_c "/>
</bind>
</comp>

<comp id="102" class="1005" name="p_src_cols_read_c_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_src_cols_read_c "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_src_rows_read_c_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_src_rows_read_c "/>
</bind>
</comp>

<comp id="114" class="1005" name="src_V_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_V_V "/>
</bind>
</comp>

<comp id="120" class="1005" name="dst_V_V_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2"/>
<pin id="122" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="dst_V_V "/>
</bind>
</comp>

<comp id="126" class="1005" name="dst1_V_V_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="2"/>
<pin id="128" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="dst1_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="100"><net_src comp="44" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="87" pin=5"/></net>

<net id="105"><net_src comp="48" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="111"><net_src comp="52" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="117"><net_src comp="56" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="123"><net_src comp="60" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="129"><net_src comp="64" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="68" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst1_data_V | {5 6 }
	Port: p_dst2_data_V | {5 6 }
 - Input state : 
	Port: duplicateMat.1 : p_src_data_V | {1 2 }
  - Chain level:
	State 1
		call_ln79 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |  grp_duplicateMat_Loop_2_2_fu_68 |    83   |    96   |
|   call   |     grp_xFDuplicate637_fu_78     |    84   |    62   |
|          | grp_duplicateMat_Loop_Re_2_fu_87 |    36   |    54   |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |   203   |   212   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     dst1_V_V_reg_126    |    8   |
|     dst_V_V_reg_120     |    8   |
|p_dst2_cols_read_c_reg_97|   10   |
|p_src_cols_read_c_reg_102|   10   |
|p_src_rows_read_c_reg_108|    9   |
|     src_V_V_reg_114     |    8   |
+-------------------------+--------+
|          Total          |   53   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   203  |   212  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   53   |    -   |
+-----------+--------+--------+
|   Total   |   256  |   212  |
+-----------+--------+--------+
