#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* miso */
#define miso__0__MASK 0x08u
#define miso__0__PC CYREG_PRT1_PC3
#define miso__0__PORT 1u
#define miso__0__SHIFT 3
#define miso__AG CYREG_PRT1_AG
#define miso__AMUX CYREG_PRT1_AMUX
#define miso__BIE CYREG_PRT1_BIE
#define miso__BIT_MASK CYREG_PRT1_BIT_MASK
#define miso__BYP CYREG_PRT1_BYP
#define miso__CTL CYREG_PRT1_CTL
#define miso__DM0 CYREG_PRT1_DM0
#define miso__DM1 CYREG_PRT1_DM1
#define miso__DM2 CYREG_PRT1_DM2
#define miso__DR CYREG_PRT1_DR
#define miso__INP_DIS CYREG_PRT1_INP_DIS
#define miso__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define miso__LCD_EN CYREG_PRT1_LCD_EN
#define miso__MASK 0x08u
#define miso__PORT 1u
#define miso__PRT CYREG_PRT1_PRT
#define miso__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define miso__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define miso__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define miso__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define miso__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define miso__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define miso__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define miso__PS CYREG_PRT1_PS
#define miso__SHIFT 3
#define miso__SLW CYREG_PRT1_SLW

/* miso_lcd */
#define miso_lcd__0__MASK 0x40u
#define miso_lcd__0__PC CYREG_PRT6_PC6
#define miso_lcd__0__PORT 6u
#define miso_lcd__0__SHIFT 6
#define miso_lcd__AG CYREG_PRT6_AG
#define miso_lcd__AMUX CYREG_PRT6_AMUX
#define miso_lcd__BIE CYREG_PRT6_BIE
#define miso_lcd__BIT_MASK CYREG_PRT6_BIT_MASK
#define miso_lcd__BYP CYREG_PRT6_BYP
#define miso_lcd__CTL CYREG_PRT6_CTL
#define miso_lcd__DM0 CYREG_PRT6_DM0
#define miso_lcd__DM1 CYREG_PRT6_DM1
#define miso_lcd__DM2 CYREG_PRT6_DM2
#define miso_lcd__DR CYREG_PRT6_DR
#define miso_lcd__INP_DIS CYREG_PRT6_INP_DIS
#define miso_lcd__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define miso_lcd__LCD_EN CYREG_PRT6_LCD_EN
#define miso_lcd__MASK 0x40u
#define miso_lcd__PORT 6u
#define miso_lcd__PRT CYREG_PRT6_PRT
#define miso_lcd__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define miso_lcd__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define miso_lcd__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define miso_lcd__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define miso_lcd__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define miso_lcd__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define miso_lcd__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define miso_lcd__PS CYREG_PRT6_PS
#define miso_lcd__SHIFT 6
#define miso_lcd__SLW CYREG_PRT6_SLW

/* mosi */
#define mosi__0__MASK 0x10u
#define mosi__0__PC CYREG_PRT1_PC4
#define mosi__0__PORT 1u
#define mosi__0__SHIFT 4
#define mosi__AG CYREG_PRT1_AG
#define mosi__AMUX CYREG_PRT1_AMUX
#define mosi__BIE CYREG_PRT1_BIE
#define mosi__BIT_MASK CYREG_PRT1_BIT_MASK
#define mosi__BYP CYREG_PRT1_BYP
#define mosi__CTL CYREG_PRT1_CTL
#define mosi__DM0 CYREG_PRT1_DM0
#define mosi__DM1 CYREG_PRT1_DM1
#define mosi__DM2 CYREG_PRT1_DM2
#define mosi__DR CYREG_PRT1_DR
#define mosi__INP_DIS CYREG_PRT1_INP_DIS
#define mosi__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define mosi__LCD_EN CYREG_PRT1_LCD_EN
#define mosi__MASK 0x10u
#define mosi__PORT 1u
#define mosi__PRT CYREG_PRT1_PRT
#define mosi__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define mosi__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define mosi__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define mosi__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define mosi__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define mosi__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define mosi__PS CYREG_PRT1_PS
#define mosi__SHIFT 4
#define mosi__SLW CYREG_PRT1_SLW

/* mosi_lcd */
#define mosi_lcd__0__MASK 0x20u
#define mosi_lcd__0__PC CYREG_PRT6_PC5
#define mosi_lcd__0__PORT 6u
#define mosi_lcd__0__SHIFT 5
#define mosi_lcd__AG CYREG_PRT6_AG
#define mosi_lcd__AMUX CYREG_PRT6_AMUX
#define mosi_lcd__BIE CYREG_PRT6_BIE
#define mosi_lcd__BIT_MASK CYREG_PRT6_BIT_MASK
#define mosi_lcd__BYP CYREG_PRT6_BYP
#define mosi_lcd__CTL CYREG_PRT6_CTL
#define mosi_lcd__DM0 CYREG_PRT6_DM0
#define mosi_lcd__DM1 CYREG_PRT6_DM1
#define mosi_lcd__DM2 CYREG_PRT6_DM2
#define mosi_lcd__DR CYREG_PRT6_DR
#define mosi_lcd__INP_DIS CYREG_PRT6_INP_DIS
#define mosi_lcd__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define mosi_lcd__LCD_EN CYREG_PRT6_LCD_EN
#define mosi_lcd__MASK 0x20u
#define mosi_lcd__PORT 6u
#define mosi_lcd__PRT CYREG_PRT6_PRT
#define mosi_lcd__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define mosi_lcd__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define mosi_lcd__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define mosi_lcd__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define mosi_lcd__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define mosi_lcd__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define mosi_lcd__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define mosi_lcd__PS CYREG_PRT6_PS
#define mosi_lcd__SHIFT 5
#define mosi_lcd__SLW CYREG_PRT6_SLW

/* sclk */
#define sclk__0__MASK 0x02u
#define sclk__0__PC CYREG_PRT1_PC1
#define sclk__0__PORT 1u
#define sclk__0__SHIFT 1
#define sclk__AG CYREG_PRT1_AG
#define sclk__AMUX CYREG_PRT1_AMUX
#define sclk__BIE CYREG_PRT1_BIE
#define sclk__BIT_MASK CYREG_PRT1_BIT_MASK
#define sclk__BYP CYREG_PRT1_BYP
#define sclk__CTL CYREG_PRT1_CTL
#define sclk__DM0 CYREG_PRT1_DM0
#define sclk__DM1 CYREG_PRT1_DM1
#define sclk__DM2 CYREG_PRT1_DM2
#define sclk__DR CYREG_PRT1_DR
#define sclk__INP_DIS CYREG_PRT1_INP_DIS
#define sclk__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define sclk__LCD_EN CYREG_PRT1_LCD_EN
#define sclk__MASK 0x02u
#define sclk__PORT 1u
#define sclk__PRT CYREG_PRT1_PRT
#define sclk__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define sclk__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define sclk__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define sclk__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define sclk__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define sclk__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define sclk__PS CYREG_PRT1_PS
#define sclk__SHIFT 1
#define sclk__SLW CYREG_PRT1_SLW

/* sclk_lcd */
#define sclk_lcd__0__MASK 0x80u
#define sclk_lcd__0__PC CYREG_PRT6_PC7
#define sclk_lcd__0__PORT 6u
#define sclk_lcd__0__SHIFT 7
#define sclk_lcd__AG CYREG_PRT6_AG
#define sclk_lcd__AMUX CYREG_PRT6_AMUX
#define sclk_lcd__BIE CYREG_PRT6_BIE
#define sclk_lcd__BIT_MASK CYREG_PRT6_BIT_MASK
#define sclk_lcd__BYP CYREG_PRT6_BYP
#define sclk_lcd__CTL CYREG_PRT6_CTL
#define sclk_lcd__DM0 CYREG_PRT6_DM0
#define sclk_lcd__DM1 CYREG_PRT6_DM1
#define sclk_lcd__DM2 CYREG_PRT6_DM2
#define sclk_lcd__DR CYREG_PRT6_DR
#define sclk_lcd__INP_DIS CYREG_PRT6_INP_DIS
#define sclk_lcd__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define sclk_lcd__LCD_EN CYREG_PRT6_LCD_EN
#define sclk_lcd__MASK 0x80u
#define sclk_lcd__PORT 6u
#define sclk_lcd__PRT CYREG_PRT6_PRT
#define sclk_lcd__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define sclk_lcd__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define sclk_lcd__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define sclk_lcd__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define sclk_lcd__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define sclk_lcd__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define sclk_lcd__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define sclk_lcd__PS CYREG_PRT6_PS
#define sclk_lcd__SHIFT 7
#define sclk_lcd__SLW CYREG_PRT6_SLW

/* rt_cs */
#define rt_cs__0__MASK 0x04u
#define rt_cs__0__PC CYREG_PRT6_PC2
#define rt_cs__0__PORT 6u
#define rt_cs__0__SHIFT 2
#define rt_cs__AG CYREG_PRT6_AG
#define rt_cs__AMUX CYREG_PRT6_AMUX
#define rt_cs__BIE CYREG_PRT6_BIE
#define rt_cs__BIT_MASK CYREG_PRT6_BIT_MASK
#define rt_cs__BYP CYREG_PRT6_BYP
#define rt_cs__CTL CYREG_PRT6_CTL
#define rt_cs__DM0 CYREG_PRT6_DM0
#define rt_cs__DM1 CYREG_PRT6_DM1
#define rt_cs__DM2 CYREG_PRT6_DM2
#define rt_cs__DR CYREG_PRT6_DR
#define rt_cs__INP_DIS CYREG_PRT6_INP_DIS
#define rt_cs__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define rt_cs__LCD_EN CYREG_PRT6_LCD_EN
#define rt_cs__MASK 0x04u
#define rt_cs__PORT 6u
#define rt_cs__PRT CYREG_PRT6_PRT
#define rt_cs__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define rt_cs__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define rt_cs__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define rt_cs__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define rt_cs__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define rt_cs__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define rt_cs__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define rt_cs__PS CYREG_PRT6_PS
#define rt_cs__SHIFT 2
#define rt_cs__SLW CYREG_PRT6_SLW

/* SPIS_1_BSPIS */
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK 0x08u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS 3
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK 0x10u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS 4
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK 0x20u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS 5
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS 6
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK 0x78u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG CYREG_B1_UDB07_A0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG CYREG_B1_UDB07_A1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG CYREG_B1_UDB07_D0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG CYREG_B1_UDB07_D1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG CYREG_B1_UDB07_F0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG CYREG_B1_UDB07_F1
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK 0x01u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS 0
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK 0x02u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS 1
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK 0x04u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS 2
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS 6
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK 0x47u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST

/* SPIS_1_IntClock */
#define SPIS_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIS_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIS_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIS_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_1_IntClock__INDEX 0x02u
#define SPIS_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_1_IntClock__PM_ACT_MSK 0x04u
#define SPIS_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_1_IntClock__PM_STBY_MSK 0x04u

/* cs_lcd */
#define cs_lcd__0__MASK 0x10u
#define cs_lcd__0__PC CYREG_PRT6_PC4
#define cs_lcd__0__PORT 6u
#define cs_lcd__0__SHIFT 4
#define cs_lcd__AG CYREG_PRT6_AG
#define cs_lcd__AMUX CYREG_PRT6_AMUX
#define cs_lcd__BIE CYREG_PRT6_BIE
#define cs_lcd__BIT_MASK CYREG_PRT6_BIT_MASK
#define cs_lcd__BYP CYREG_PRT6_BYP
#define cs_lcd__CTL CYREG_PRT6_CTL
#define cs_lcd__DM0 CYREG_PRT6_DM0
#define cs_lcd__DM1 CYREG_PRT6_DM1
#define cs_lcd__DM2 CYREG_PRT6_DM2
#define cs_lcd__DR CYREG_PRT6_DR
#define cs_lcd__INP_DIS CYREG_PRT6_INP_DIS
#define cs_lcd__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define cs_lcd__LCD_EN CYREG_PRT6_LCD_EN
#define cs_lcd__MASK 0x10u
#define cs_lcd__PORT 6u
#define cs_lcd__PRT CYREG_PRT6_PRT
#define cs_lcd__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define cs_lcd__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define cs_lcd__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define cs_lcd__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define cs_lcd__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define cs_lcd__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define cs_lcd__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define cs_lcd__PS CYREG_PRT6_PS
#define cs_lcd__SHIFT 4
#define cs_lcd__SLW CYREG_PRT6_SLW

/* dc_lcd */
#define dc_lcd__0__MASK 0x08u
#define dc_lcd__0__PC CYREG_PRT6_PC3
#define dc_lcd__0__PORT 6u
#define dc_lcd__0__SHIFT 3
#define dc_lcd__AG CYREG_PRT6_AG
#define dc_lcd__AMUX CYREG_PRT6_AMUX
#define dc_lcd__BIE CYREG_PRT6_BIE
#define dc_lcd__BIT_MASK CYREG_PRT6_BIT_MASK
#define dc_lcd__BYP CYREG_PRT6_BYP
#define dc_lcd__CTL CYREG_PRT6_CTL
#define dc_lcd__DM0 CYREG_PRT6_DM0
#define dc_lcd__DM1 CYREG_PRT6_DM1
#define dc_lcd__DM2 CYREG_PRT6_DM2
#define dc_lcd__DR CYREG_PRT6_DR
#define dc_lcd__INP_DIS CYREG_PRT6_INP_DIS
#define dc_lcd__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define dc_lcd__LCD_EN CYREG_PRT6_LCD_EN
#define dc_lcd__MASK 0x08u
#define dc_lcd__PORT 6u
#define dc_lcd__PRT CYREG_PRT6_PRT
#define dc_lcd__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define dc_lcd__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define dc_lcd__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define dc_lcd__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define dc_lcd__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define dc_lcd__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define dc_lcd__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define dc_lcd__PS CYREG_PRT6_PS
#define dc_lcd__SHIFT 3
#define dc_lcd__SLW CYREG_PRT6_SLW

/* ss_lcd */
#define ss_lcd__0__MASK 0x40u
#define ss_lcd__0__PC CYREG_PRT12_PC6
#define ss_lcd__0__PORT 12u
#define ss_lcd__0__SHIFT 6
#define ss_lcd__AG CYREG_PRT12_AG
#define ss_lcd__BIE CYREG_PRT12_BIE
#define ss_lcd__BIT_MASK CYREG_PRT12_BIT_MASK
#define ss_lcd__BYP CYREG_PRT12_BYP
#define ss_lcd__DM0 CYREG_PRT12_DM0
#define ss_lcd__DM1 CYREG_PRT12_DM1
#define ss_lcd__DM2 CYREG_PRT12_DM2
#define ss_lcd__DR CYREG_PRT12_DR
#define ss_lcd__INP_DIS CYREG_PRT12_INP_DIS
#define ss_lcd__MASK 0x40u
#define ss_lcd__PORT 12u
#define ss_lcd__PRT CYREG_PRT12_PRT
#define ss_lcd__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ss_lcd__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ss_lcd__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ss_lcd__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ss_lcd__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ss_lcd__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ss_lcd__PS CYREG_PRT12_PS
#define ss_lcd__SHIFT 6
#define ss_lcd__SIO_CFG CYREG_PRT12_SIO_CFG
#define ss_lcd__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ss_lcd__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ss_lcd__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ss_lcd__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* WaveDAC8_1_BuffAmp_ABuf */
#define WaveDAC8_1_BuffAmp_ABuf__CR CYREG_OPAMP2_CR
#define WaveDAC8_1_BuffAmp_ABuf__MX CYREG_OPAMP2_MX
#define WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK 0x04u
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK 0x04u
#define WaveDAC8_1_BuffAmp_ABuf__RSVD CYREG_OPAMP2_RSVD
#define WaveDAC8_1_BuffAmp_ABuf__SW CYREG_OPAMP2_SW
#define WaveDAC8_1_BuffAmp_ABuf__TR0 CYREG_OPAMP2_TR0
#define WaveDAC8_1_BuffAmp_ABuf__TR1 CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_1_Wave2_DMA */
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* TFTSHIELD_1_CR_1 */
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__0__MASK 0x01u
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__0__POS 0
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__1__MASK 0x02u
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__1__POS 1
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__2__MASK 0x04u
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__2__POS 2
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__MASK 0x07u
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TFTSHIELD_1_CR_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* TFTSHIELD_1_SPIM_1_BSPIM */
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__4__POS 4
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__5__POS 5
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__6__POS 6
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__0__POS 0
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__1__POS 1
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__2__POS 2
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__3__POS 3
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__4__POS 4
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB07_ST

/* TFTSHIELD_1_SPIM_1_RxInternalInterrupt */
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_MASK 0x01u
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_NUMBER 0u
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TFTSHIELD_1_SPIM_1_TxInternalInterrupt */
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_MASK 0x02u
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_NUMBER 1u
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* WaveDAC_clk */
#define WaveDAC_clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define WaveDAC_clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define WaveDAC_clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define WaveDAC_clk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC_clk__INDEX 0x00u
#define WaveDAC_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC_clk__PM_ACT_MSK 0x01u
#define WaveDAC_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC_clk__PM_STBY_MSK 0x01u

/* WaveDAC_out */
#define WaveDAC_out__0__MASK 0x01u
#define WaveDAC_out__0__PC CYREG_PRT0_PC0
#define WaveDAC_out__0__PORT 0u
#define WaveDAC_out__0__SHIFT 0
#define WaveDAC_out__AG CYREG_PRT0_AG
#define WaveDAC_out__AMUX CYREG_PRT0_AMUX
#define WaveDAC_out__BIE CYREG_PRT0_BIE
#define WaveDAC_out__BIT_MASK CYREG_PRT0_BIT_MASK
#define WaveDAC_out__BYP CYREG_PRT0_BYP
#define WaveDAC_out__CTL CYREG_PRT0_CTL
#define WaveDAC_out__DM0 CYREG_PRT0_DM0
#define WaveDAC_out__DM1 CYREG_PRT0_DM1
#define WaveDAC_out__DM2 CYREG_PRT0_DM2
#define WaveDAC_out__DR CYREG_PRT0_DR
#define WaveDAC_out__INP_DIS CYREG_PRT0_INP_DIS
#define WaveDAC_out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define WaveDAC_out__LCD_EN CYREG_PRT0_LCD_EN
#define WaveDAC_out__MASK 0x01u
#define WaveDAC_out__PORT 0u
#define WaveDAC_out__PRT CYREG_PRT0_PRT
#define WaveDAC_out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define WaveDAC_out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define WaveDAC_out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define WaveDAC_out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define WaveDAC_out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define WaveDAC_out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define WaveDAC_out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define WaveDAC_out__PS CYREG_PRT0_PS
#define WaveDAC_out__SHIFT 0
#define WaveDAC_out__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
