
---------- Begin Simulation Statistics ----------
final_tick                               3581495369500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207397                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696396                       # Number of bytes of host memory used
host_op_rate                                   436155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42414.70                       # Real time elapsed on the host
host_tick_rate                               84439949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8796680930                       # Number of instructions simulated
sim_ops                                   18499401575                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.581495                       # Number of seconds simulated
sim_ticks                                3581495369500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                4501129411                       # number of cc regfile reads
system.cpu.cc_regfile_writes               4413446368                       # number of cc regfile writes
system.cpu.committedInsts                  8796680930                       # Number of Instructions Simulated
system.cpu.committedOps                   18499401575                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.814283                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.814283                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39372                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22732                       # number of floating regfile writes
system.cpu.idleCycles                          132259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts            102456281                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches               1749008039                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.770069                       # Inst execution rate
system.cpu.iew.exec_refs                   3624350136                       # number of memory reference insts executed
system.cpu.iew.exec_stores                 1734101534                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               779850956                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            2693992973                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                407                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts           2182949838                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts         25771064125                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            1890248602                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         159761765                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts           19841975748                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    960                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7071                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles              102460411                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10188                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           8865                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     39283285                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect       63172996                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers               25500498895                       # num instructions consuming a value
system.cpu.iew.wb_count                   19817864995                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593550                       # average fanout of values written-back
system.cpu.iew.wb_producers               15135826452                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.766703                       # insts written-back per cycle
system.cpu.iew.wb_sent                    19841942736                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              29765276731                       # number of integer regfile reads
system.cpu.int_regfile_writes             16027254347                       # number of integer regfile writes
system.cpu.ipc                               1.228074                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.228074                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass         165798930      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu           16124229549     80.61%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   82      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3066      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2469      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 765      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1504      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4893      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4286      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2634      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                767      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              24      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1953512902      9.77%     91.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite          1758159314      8.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10108      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6200      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            20001737513                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45809                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81910                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30911                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80314                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  5314055917                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.265680                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              4841679468     91.11%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     825      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2155      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   714      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      9      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1016      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    315      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    65      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   17      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 7      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                9      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              267706635      5.04%     96.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             204658018      3.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2532      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4115      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            25149948691                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        53795888413                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses  19817834084                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       33042655211                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                25771063598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued               20001737513                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 527                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      7271662543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued        1315580899                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             71                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined  13515600228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    7162858481                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.792424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.633816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1536280595     21.45%     21.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           150445105      2.10%     23.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           180640398      2.52%     26.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          2276084615     31.78%     57.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4          2459332265     34.33%     92.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           536024481      7.48%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            24050871      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 132      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  19      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      7162858481                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.792372                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads        1197572000                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores       1427263794                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           2693992973                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores          2182949838                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             30242535955                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       7162990740                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              2890405617                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1418167545                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         102455520                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1583641572                       # Number of BTB lookups
system.cpu.branchPred.BTBHits              1583637740                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999758                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed               833394883                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                756                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4711                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          839                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      6759390239                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts         102454590                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   6280686322                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.945443                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.097360                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2198438437     35.00%     35.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       433620970      6.90%     41.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2      1140552054     18.16%     60.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       403994339      6.43%     66.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       385144812      6.13%     72.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        87274125      1.39%     74.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6       102257409      1.63%     75.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7       253034255      4.03%     79.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8      1276369921     20.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   6280686322                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           8796680930                       # Number of instructions committed
system.cpu.commit.opsCommitted            18499401575                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  3468062375                       # Number of memory references committed
system.cpu.commit.loads                    1734053781                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                 1734041254                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21672                       # Number of committed floating point instructions.
system.cpu.commit.integer                 18168226718                       # Number of committed integer instructions.
system.cpu.commit.functionCalls             433496681                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass    165585725      0.90%      0.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu  14865739556     80.36%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           44      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2416      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead   1734048854      9.37%     90.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite   1734003418      9.37%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4927      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5176      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total  18499401575                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples    1276369921                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   2899093132                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2899093132                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   2899093132                       # number of overall hits
system.cpu.dcache.overall_hits::total      2899093132                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16807                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16807                       # number of overall misses
system.cpu.dcache.overall_misses::total         16807                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1015006446                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1015006446                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1015006446                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1015006446                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   2899109939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2899109939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   2899109939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2899109939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60391.887071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60391.887071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60391.887071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60391.887071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       109219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1157                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.398444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3625                       # number of writebacks
system.cpu.dcache.writebacks::total              3625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4650                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    305934946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    305934946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    305934946                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    305934946                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65792.461505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65792.461505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65792.461505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65792.461505                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3625                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   1165085579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1165085579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    949019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    949019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   1165101337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1165101337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60224.616068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60224.616068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    241306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    241306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66880.958980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66880.958980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data   1734007553                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1734007553                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65986946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65986946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data   1734008602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1734008602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62904.619638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62904.619638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64628446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64628446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62023.460653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62023.460653                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.981975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2899097782                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4649                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          623595.995268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.981975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          915                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5798224527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5798224527                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                448484630                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             969422396                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                5248740382                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             393750662                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles              102460411                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved           1432762555                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1578                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts            27307875200                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             784127582                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                  1890235718                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                  1734101543                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1291                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           240                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           78490052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                    14509503356                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  2890405617                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches         2417033379                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    6981899460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles               204923858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  676                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6277                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                3694899996                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1920                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         7162858481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.342391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.458014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                978722515     13.66%     13.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                189983875      2.65%     16.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                282811340      3.95%     20.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3               1149270023     16.04%     36.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                458140303      6.40%     42.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5               2149080835     30.00%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                126802583      1.77%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7               1062639906     14.84%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                765407101     10.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           7162858481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.403519                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.025621                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   3694896699                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3694896699                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   3694896699                       # number of overall hits
system.cpu.icache.overall_hits::total      3694896699                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3296                       # number of overall misses
system.cpu.icache.overall_misses::total          3296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195259500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195259500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195259500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195259500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   3694899995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3694899995                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   3694899995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3694899995                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59241.353155                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59241.353155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59241.353155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59241.353155                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          544                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    77.714286                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1919                       # number of writebacks
system.cpu.icache.writebacks::total              1919                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          864                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          864                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          864                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          864                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2432                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152424500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62674.547697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62674.547697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62674.547697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62674.547697                       # average overall mshr miss latency
system.cpu.icache.replacements                   1919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   3694896699                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3694896699                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   3694899995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3694899995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59241.353155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59241.353155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          864                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          864                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62674.547697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62674.547697                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3694899131                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1519284.182155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.994839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7389802422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7389802422                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  3694900770                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1112                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                   725133000                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               959939192                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                8865                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores              448941244                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 3581495369500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles              102460411                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                834035885                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               779945330                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7151                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                5256938595                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             189471109                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts            26283332122                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts             512274543                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4482                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               63154222                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  48224                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             778                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         27201529012                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 55724745324                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              40300828693                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77621                       # Number of floating rename lookups
system.cpu.rename.committedMaps           18830681406                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               8370847597                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     386                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 694515907                       # count of insts added to the skid buffer
system.cpu.rob.reads                      30263104861                       # The number of ROB reads
system.cpu.rob.writes                     51399756086                       # The number of ROB writes
system.cpu.thread_0.numInsts               8796680930                       # Number of Instructions committed
system.cpu.thread_0.numOps                18499401575                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      7.162122391750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          333                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          333                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              938384                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5543                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7079                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5543                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    176                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.717718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.127409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.560205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            315     94.59%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      4.20%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.30%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      0.60%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           333                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.531532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              255     76.58%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      3.00%     79.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47     14.11%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      4.20%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.50%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           333                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  453056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               354752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  3581495364000                       # Total gap between requests
system.mem_ctrls.avgGap                  283750226.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       147648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       294144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       352320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 41225.238278225843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82128.823201875144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 98372.317607990146                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2430                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4649                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5543                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     77252000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    156330750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 85955735256000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31790.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33626.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 15507078343.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       155520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       297536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        453056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       155520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       155520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        65216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        65216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2430                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4649                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1019                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1019                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        43423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data        83076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           126499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        43423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        43423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        18209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           18209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        18209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        43423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data        83076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          144708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6903                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5505                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          341                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               104151500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              34515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          233582750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15087.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33837.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5058                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3825                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3514                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   225.420603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.385243                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   243.279208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1347     38.33%     38.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1140     32.44%     70.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          409     11.64%     82.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          197      5.61%     88.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          115      3.27%     91.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      2.02%     93.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           45      1.28%     94.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           33      0.94%     95.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          157      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3514                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                441792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             352320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.123354                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.098372                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13387500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7096650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25061400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      13655520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 282719648640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  51840591990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1331638986720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1666258428420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.240984                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3461484327000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 119593760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    417282500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11781000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6238980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24226020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15080580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 282719648640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  51840443790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1331639111520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1666256530530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.240454                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3461484598750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 119593760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    417010750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6039                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1019                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1042                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1042                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3607                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6781                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6781                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19705                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       278336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       278336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       529536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       529536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  807872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7082                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000565                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023761                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7078     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7082                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3581495369500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            36941000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12943499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24725749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
