# compile vhdl design source files
vhdl blk_mem_gen_v8_3_0  "./../../../NewHope.ip_user_files/ipstatic/blk_mem_gen_v8_3_0/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "./../../../NewHope.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_utils_v3_0_4  "./../../../NewHope.ip_user_files/ipstatic/xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_0  "./../../../NewHope.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_0  "./../../../NewHope.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_dsp48_macro_v3_0_10  "./../../../NewHope.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_10/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_macro_v3_0_10  "./../../../NewHope.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_10/hdl/xbip_dsp48_macro_v3_0.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/psi_mem/sim/psi_mem.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/invpsi_mem/sim/invpsi_mem.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/rlwe_p_mem/sim/rlwe_p_mem.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/rlwe_a_mem/sim/rlwe_a_mem.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/rlwe_r2_mem/sim/rlwe_r2_mem.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_low/sim/ROM8x1024_low.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_invpsi_high/sim/ROM8x1024_invpsi_high.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_psi_low/sim/ROM8x1024_psi_low.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_psi_high/sim/ROM8x1024_psi_high.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_a_low/sim/ROM8x1024_a_low.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_a_high/sim/ROM8x1024_a_high.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_p_low/sim/ROM8x1024_p_low.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_p_high/sim/ROM8x1024_p_high.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_r2_low/sim/ROM8x1024_r2_low.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/ROM8x1024_r2_high/sim/ROM8x1024_r2_high.vhd"
vhdl xil_defaultlib  "./../../../NewHope.srcs/sources_1/ip/Register_RAM/sim/Register_RAM.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/vivado_hls_mod_12289.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/trivium_core_rub.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/red_12289.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/Add_Error.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/bin_sample.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/PWMul.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/fwd_ntt.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/RingLWE_Enc.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/NewHope_Server.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/NewHope_Client.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/abs_mod.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/RAM16x1024.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/iota.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/Keccak1600.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/rho.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/pi.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/Round.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/StateMachine.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/chi.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/theta.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/RegisterFDRE.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/gen_a.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/ErrorMessageAdderCompressor.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sources_1/new/SubMul.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sim_1/new/Test_RLWE.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sim_1/new/Test_NewHope.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sim_1/new/NTT_TB.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sim_1/new/NTT_BWD_TB.vhd"
vhdl xil_defaultlib  "../../../NewHope.srcs/sim_1/new/Test_RLWE_Dec.vhd"

# Do not sort compile order
nosort
