{"vcs1":{"timestamp_begin":1684261427.395965306, "rt":1.28, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684261428.764532087, "rt":1.24, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684261430.075984720, "rt":0.46, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261426.744318752}
{"VCS_COMP_START_TIME": 1684261426.744318752}
{"VCS_COMP_END_TIME": 1684261432.090716230}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211892}}
