

================================================================
== Vitis HLS Report for 'fir_Pipeline_Time_delay_loop'
================================================================
* Date:           Sun Apr  2 17:55:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Time_delay_loop  |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fir_int_int_shift_reg_load_read = read i1024 @_ssdm_op_Read.ap_auto.i1024, i1024 %fir_int_int_shift_reg_load"   --->   Operation 8 'read' 'fir_int_int_shift_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i1024 %fir_int_int_shift_reg_load_read, i1024 %empty"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir128_Q5/fir.cpp:29]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir128_Q5/fir.cpp:27]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 15 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub" [fir128_Q5/fir.cpp:27]   --->   Operation 16 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln27 = add i8 %i_1, i8 255" [fir128_Q5/fir.cpp:27]   --->   Operation 17 'add' 'add_ln27' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i8 %i_1" [fir128_Q5/fir.cpp:29]   --->   Operation 18 'trunc' 'trunc_ln29_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln27 = store i8 %add_ln27, i8 %i" [fir128_Q5/fir.cpp:27]   --->   Operation 19 'store' 'store_ln27' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_load = load i1024 %empty" [fir128_Q5/fir.cpp:29]   --->   Operation 20 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%trunc_ln29 = trunc i8 %add_ln27" [fir128_Q5/fir.cpp:29]   --->   Operation 21 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln29, i3 0" [fir128_Q5/fir.cpp:29]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%zext_ln29 = zext i10 %tmp_1" [fir128_Q5/fir.cpp:29]   --->   Operation 23 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%lshr_ln29 = lshr i1024 %p_load, i1024 %zext_ln29" [fir128_Q5/fir.cpp:29]   --->   Operation 24 'lshr' 'lshr_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%trunc_ln29_1 = trunc i1024 %lshr_ln29" [fir128_Q5/fir.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln29_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln29_2, i3 0" [fir128_Q5/fir.cpp:29]   --->   Operation 26 'bitconcatenate' 'shl_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i10 %shl_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 27 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%shl_ln29 = shl i1024 255, i1024 %zext_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 28 'shl' 'shl_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%xor_ln29 = xor i1024 %shl_ln29, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [fir128_Q5/fir.cpp:29]   --->   Operation 29 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%and_ln29 = and i1024 %p_load, i1024 %xor_ln29" [fir128_Q5/fir.cpp:29]   --->   Operation 30 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%zext_ln29_2 = zext i8 %trunc_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 31 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%shl_ln29_2 = shl i1024 %zext_ln29_2, i1024 %zext_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 32 'shl' 'shl_ln29_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (5.94ns) (out node of the LUT)   --->   "%or_ln29 = or i1024 %and_ln29, i1024 %shl_ln29_2" [fir128_Q5/fir.cpp:29]   --->   Operation 33 'or' 'or_ln29' <Predicate = true> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_load3 = load i1024 %empty"   --->   Operation 37 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1024P0A, i1024 %p_out, i1024 %p_load3"   --->   Operation 38 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fir128_Q5/fir.cpp:25]   --->   Operation 34 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln27 = store i1024 %or_ln29, i1024 %empty" [fir128_Q5/fir.cpp:27]   --->   Operation 35 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [fir128_Q5/fir.cpp:27]   --->   Operation 36 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', fir128_Q5/fir.cpp:29) on local variable 'i' [10]  (0 ns)
	'add' operation ('add_ln27', fir128_Q5/fir.cpp:27) [18]  (1.92 ns)
	'store' operation ('store_ln27', fir128_Q5/fir.cpp:27) of variable 'add_ln27', fir128_Q5/fir.cpp:27 on local variable 'i' [34]  (1.59 ns)

 <State 2>: 5.94ns
The critical path consists of the following:
	'load' operation ('p_load', fir128_Q5/fir.cpp:29) on local variable 'empty' [16]  (0 ns)
	'and' operation ('and_ln29', fir128_Q5/fir.cpp:29) [29]  (0 ns)
	'or' operation ('or_ln29', fir128_Q5/fir.cpp:29) [32]  (5.94 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln27', fir128_Q5/fir.cpp:27) of variable 'or_ln29', fir128_Q5/fir.cpp:29 on local variable 'empty' [33]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
