Analysis & Synthesis report for sdramControl
Tue Oct 22 11:01:04 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next
 10. State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state
 11. State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next
 12. State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0
 21. Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Parameter Settings for User Entity Instance: sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 24. Parameter Settings for User Entity Instance: sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 25. Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller
 26. Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 30. Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller"
 31. Port Connectivity Checks: "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
 32. Port Connectivity Checks: "sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module"
 33. Port Connectivity Checks: "sdram:u0"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 22 11:01:04 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; sdramControl                                ;
; Top-level Entity Name              ; sdramControl                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 414                                         ;
;     Total combinational functions  ; 327                                         ;
;     Dedicated logic registers      ; 265                                         ;
; Total registers                    ; 265                                         ;
; Total pins                         ; 102                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; sdramControl       ; sdramControl       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ; Library ;
+------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; sdram/synthesis/sdram.v                                                ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v                                                ; sdram   ;
; sdram/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v                   ; sdram   ;
; sdram/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_synchronizer.v                 ; sdram   ;
; sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v                     ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v                     ; sdram   ;
; sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; sdram   ;
; sdram/synthesis/submodules/altera_up_altpll.v                          ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v                          ; sdram   ;
; sdram/synthesis/submodules/sdram_new_sdram_controller_0.v              ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v              ; sdram   ;
; sdramControl.v                                                         ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v                                                         ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/altpll.tdf                                                      ;         ;
; aglobal171.inc                                                         ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/aglobal171.inc                                                  ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;         ;
; db/altpll_3lb2.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; D:/2024/FPGA/codeFPGAL_LIB/SDRAM/db/altpll_3lb2.tdf                                                     ;         ;
+------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 414                                                                                                                                       ;
;                                             ;                                                                                                                                           ;
; Total combinational functions               ; 327                                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                                           ;
;     -- 4 input functions                    ; 140                                                                                                                                       ;
;     -- 3 input functions                    ; 121                                                                                                                                       ;
;     -- <=2 input functions                  ; 66                                                                                                                                        ;
;                                             ;                                                                                                                                           ;
; Logic elements by mode                      ;                                                                                                                                           ;
;     -- normal mode                          ; 291                                                                                                                                       ;
;     -- arithmetic mode                      ; 36                                                                                                                                        ;
;                                             ;                                                                                                                                           ;
; Total registers                             ; 265                                                                                                                                       ;
;     -- Dedicated logic registers            ; 265                                                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; I/O pins                                    ; 102                                                                                                                                       ;
;                                             ;                                                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; Total PLLs                                  ; 1                                                                                                                                         ;
;     -- PLLs                                 ; 1                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; Maximum fan-out node                        ; sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 242                                                                                                                                       ;
; Total fan-out                               ; 2101                                                                                                                                      ;
; Average fan-out                             ; 2.53                                                                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name                                     ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |sdramControl                                                                                                  ; 327 (64)            ; 265 (25)                  ; 0           ; 0            ; 0       ; 0         ; 102  ; 0            ; |sdramControl                                                                                                                                                                  ; sdramControl                                    ; work         ;
;    |sdram:u0|                                                                                                  ; 263 (0)             ; 240 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0                                                                                                                                                         ; sdram                                           ; sdram        ;
;       |altera_reset_controller:rst_controller|                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|altera_reset_controller:rst_controller                                                                                                                  ; altera_reset_controller                         ; sdram        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                       ; altera_reset_synchronizer                       ; sdram        ;
;       |sdram_new_sdram_controller_0:new_sdram_controller_0|                                                    ; 263 (212)           ; 237 (149)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                     ; sdram_new_sdram_controller_0                    ; sdram        ;
;          |sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module| ; 51 (51)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module ; sdram_new_sdram_controller_0_input_efifo_module ; sdram        ;
;       |sdram_sys_sdram_pll_0:sys_sdram_pll_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                   ; sdram_sys_sdram_pll_0                           ; sdram        ;
;          |altera_up_altpll:sys_pll|                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                          ; altera_up_altpll                                ; sdram        ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                          ; altpll                                          ; work         ;
;                |altpll_3lb2:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdramControl|sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                               ; altpll_3lb2                                     ; work         ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 17.1    ; N/A          ; N/A          ; |sdramControl|sdram:u0                                                     ; sdram.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 17.1    ; N/A          ; N/A          ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0 ; sdram.qsys      ;
; Altera ; altera_reset_controller            ; 17.1    ; N/A          ; N/A          ; |sdramControl|sdram:u0|altera_reset_controller:rst_controller              ; sdram.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+-----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001      ;
+------------------+------------------+------------------+------------------+-----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                     ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                     ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                     ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                     ;
+------------------+------------------+------------------+------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+-----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                    ;
+------------+------------+------------+------------+-----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                             ;
+------------+------------+------------+------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000    ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1              ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1              ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1              ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1              ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1              ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                          ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                    ;
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                                                                                                                     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; dataRead[0]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[1]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[2]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[3]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[4]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[5]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[6]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[7]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[8]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[9]                                         ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[10]                                        ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[11]                                        ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[12]                                        ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[13]                                        ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[14]                                        ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; dataRead[15]                                        ; byteRW.01_556                                                                                                                                                           ; yes                    ;
; byteRW.01_556                                       ; GND                                                                                                                                                                     ; yes                    ;
; SDRAM_1_write_n                                     ; Selector2                                                                                                                                                               ; yes                    ;
; SDRAM_1_read_n                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|Equal0 ; yes                    ;
; byteRW.00_563                                       ; GND                                                                                                                                                                     ; yes                    ;
; SDRAM_1_writedata[0]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[1]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[2]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[3]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[4]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[5]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[6]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[7]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[8]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[9]                                ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[10]                               ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[11]                               ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[12]                               ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[13]                               ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[14]                               ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; SDRAM_1_writedata[15]                               ; byteRW.00_563                                                                                                                                                           ; yes                    ;
; Number of user-specified and inferred latches = 36  ;                                                                                                                                                                         ;                        ;
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16..35] ; Stuck at GND due to stuck port data_in                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16..35] ; Stuck at GND due to stuck port data_in                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                  ; Merged with sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]      ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[17..31]                                                                                                 ; Merged with sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[16] ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0..3]                                                                                                    ; Merged with sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[16] ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                            ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                           ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                           ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                           ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                           ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                            ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                            ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                            ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                          ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                          ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                          ; Lost fanout                                                                              ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[16]                                                                                                     ; Stuck at GND due to stuck port data_in                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[16..31]                                                                                                      ; Stuck at GND due to stuck port data_in                                                   ;
; Total Number of Removed Registers = 104                                                                                                                                          ;                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[16], ;
;                                                                                                                                                                              ; due to stuck port data_in ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[16]       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[17]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[18]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[19] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[19]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[20] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[20]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[21]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[22]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[23] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[23]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[24]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[25]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[26] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[26]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[27] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[27]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[28] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[28]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[29] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[29]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[30] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[30]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[31] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[31]       ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[32] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[33] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[34] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[2]         ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[35] ; Stuck at GND              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[3]         ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 135   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                              ; 1       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                              ; 1       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                              ; 1       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                              ; 1       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                            ; 11      ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 112     ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                              ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                              ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                              ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                              ; 2       ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                   ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                   ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                    ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                    ; 2       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                    ; 2       ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 17                                                                                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[20]                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sdramControl|sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------------+
; Assignment                  ; Value ; From ; To                                     ;
+-----------------------------+-------+------+----------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                        ;
+-----------------------------+-------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                   ;
+----------------+------------+----------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                         ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                         ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                         ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                         ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                         ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                         ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                         ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                 ;
+----------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                             ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                          ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                   ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                          ;
; M                             ; 0                 ; Untyped                                                                                          ;
; N                             ; 1                 ; Untyped                                                                                          ;
; M2                            ; 1                 ; Untyped                                                                                          ;
; N2                            ; 1                 ; Untyped                                                                                          ;
; SS                            ; 1                 ; Untyped                                                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                                                          ;
; M_PH                          ; 0                 ; Untyped                                                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                          ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                          ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                   ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                       ;
; Entity Instance               ; sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                  ;
;     -- PLL_TYPE               ; FAST                                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                       ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+-----------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                ;
+---------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0"                                                                                                ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sdram_1_writedata[31..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdram_1_readdata[31..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_1_readdatavalid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 102                         ;
; cycloneiii_ff         ; 265                         ;
;     CLR               ; 115                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 129                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 10                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 333                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 297                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 140                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 22 11:00:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdramControl -c sdramControl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v
    Info (12023): Found entity 1: sdram File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v
    Info (12023): Found entity 1: sdram_sys_sdram_pll_0 File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_new_sdram_controller_0.v
    Info (12023): Found entity 1: sdram_new_sdram_controller_0_input_efifo_module File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: sdram_new_sdram_controller_0 File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file sdramcontrol.v
    Info (12023): Found entity 1: sdramControl File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 1
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "sdramControl" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sdramControl.v(41): truncated value with size 32 to match size of target (25) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable "byteRW", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable "SDRAM_1_write_n", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable "SDRAM_1_read_n", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable "SDRAM_1_writedata", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable "dataRead", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[0]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[1]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[2]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[3]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[4]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[5]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[6]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[7]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[8]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[9]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[10]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[11]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[12]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[13]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[14]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "dataRead[15]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[0]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[1]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[2]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[3]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[4]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[5]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[6]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[7]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[8]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[9]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[10]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[11]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[12]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[13]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[14]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[15]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[16]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[17]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[18]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[19]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[20]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[21]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[22]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[23]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[24]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[25]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[26]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[27]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[28]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[29]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[30]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_writedata[31]" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_read_n" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "SDRAM_1_write_n" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "byteRW.10" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "byteRW.01" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (10041): Inferred latch for "byteRW.00" at sdramControl.v(44) File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 44
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:u0" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 103
Info (12128): Elaborating entity "sdram_new_sdram_controller_0" for hierarchy "sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v Line: 55
Info (12128): Elaborating entity "sdram_new_sdram_controller_0_input_efifo_module" for hierarchy "sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "sdram_sys_sdram_pll_0" for hierarchy "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v Line: 63
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/db/altpll_3lb2.tdf Line: 25
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram:u0|altera_reset_controller:rst_controller" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v Line: 140
Info (13000): Registers with preset signals will power-up high File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_cke" is stuck at VCC File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 7
    Warning (13410): Pin "SDRAM_dqm[0]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 10
    Warning (13410): Pin "SDRAM_dqm[1]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 10
    Warning (13410): Pin "SDRAM_dqm[2]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 10
    Warning (13410): Pin "SDRAM_dqm[3]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: D:/2024/FPGA/codeFPGAL_LIB/SDRAM/db/altpll_3lb2.tdf Line: 27
Info (21057): Implemented 577 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 474 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Tue Oct 22 11:01:04 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


