$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # ot $end
  $var wire 1 $ of $end
  $var wire 8 % o1 [7:0] $end
  $var wire 8 & o2 [7:0] $end
  $var wire 8 ' o_auto_expand [7:0] $end
  $var wire 8 ( o_auto_cut [7:0] $end
  $scope module const_ $end
   $var wire 1 ) ot $end
   $var wire 1 * of $end
   $var wire 8 + o1 [7:0] $end
   $var wire 8 , o2 [7:0] $end
   $var wire 8 - o_auto_expand [7:0] $end
   $var wire 8 . o_auto_cut [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000101 %
b01100101 &
b00000101 '
b01011001 (
1)
0*
b00000101 +
b01100101 ,
b00000101 -
b01011001 .
#10
#20
#30
#40
