0.7
2020.2
Nov 18 2020
09:47:47
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.srcs/sim_1/new/TestBench00.sv,1677115270,systemVerilog,,,,TestBench00,,uvm,,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.sv,1677115348,systemVerilog,,C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.srcs/sim_1/new/TestBench00.sv,,AXI2FIFO,,uvm,,,,,,
