Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 16:16:56 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1 (cri.nz:user:IODELAY_BLK_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1'. These changes may impact your design.


-Upgrade has added port 'DEBUG4'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 16:16:56 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0 (cri.nz:user:IODELAY_BLK_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG4'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 15:45:41 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1 (cri.nz:user:IODELAY_BLK_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1'. These changes may impact your design.


-Upgrade has added port 'DEBUG0'

-Upgrade has added port 'DEBUG1'

-Upgrade has added port 'DEBUG2'

-Upgrade has added port 'DEBUG3'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 15:45:41 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0 (cri.nz:user:IODELAY_BLK_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG0'

-Upgrade has added port 'DEBUG1'

-Upgrade has added port 'DEBUG2'

-Upgrade has added port 'DEBUG3'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 14:58:46 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1 (cri.nz:user:IODELAY_BLK_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_1'. These changes may impact your design.


-Upgrade has removed port 'RDY'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 14:58:46 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0 (cri.nz:user:IODELAY_BLK_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DD_AXI_PERIPH_IODELAY_BLK_wrapper_0_0'. These changes may impact your design.


-Upgrade has removed port 'RDY'


