<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">

  <title>Sucharith Devaram | Entry-Level Physical Design & Verification Engineer</title>
  <meta name="description"
    content="Entry-level Physical Design and Verification Engineer with experience in RTL design, synthesis, timing analysis, DFT, and semiconductor-focused projects.">

  <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
  <nav>
    <div class="logo">Sucharith Devaram</div>
    <ul>
      <li><a href="#about">About</a></li>
      <li><a href="#education">Education</a></li>
      <li><a href="#projects">Projects</a></li>
      <li><a href="#skills">Skills</a></li>
      <li><a href="#certifications">Certifications</a></li>
      <li><a href="#contact">Contact</a></li>
    </ul>
  </nav>
</header>

<section class="hero">
  <img src="images/profile.jpg" alt="Sucharith Devaram" class="profile-pic">

  <h1>Entry-Level <span>Physical Design & Verification Engineer</span></h1>

  <p>
    Focused on RTL-to-GDSII flow, functional verification, timing analysis,
    and DFT-aware digital design.
  </p>

  <div class="hero-buttons">
    <a href="resume.pdf" class="btn-outline" download>Download Resume</a>
    <a href="#projects" class="btn">View Projects</a>
  </div>
</section>

<section id="about" class="section">
  <h2>About Me</h2>
  <p>
    I am a graduate Electrical & Computer Engineering student with a strong interest in
    <b>Physical Design and Digital Verification</b> for semiconductor systems.
  </p>
  <p>
    My experience includes RTL design in Verilog/SystemVerilog, functional verification,
    synthesis, timing analysis, scan-based DFT concepts, and PPA evaluation using
    industry-standard EDA tools.
  </p>
  <p>
    I am actively seeking entry-level opportunities in
    <b>Physical Design or Verification Engineering</b>.
  </p>
</section>

<section id="education" class="section">
  <h2>Education</h2>

  <div class="timeline-item">
    <div class="dot"></div>
    <div>
      <span class="date">2024 – 2026</span>
      <h3>California State University, Fresno</h3>
      <p>M.S. Electrical & Computer Engineering — GPA: 3.0 / 4.0</p>
    </div>
  </div>

  <div class="timeline-item">
    <div class="dot"></div>
    <div>
      <span class="date">2020 – 2024</span>
      <h3>Kakatiya Institute of Technology & Science</h3>
      <p>B.Tech Electronics & Communication Engineering — GPA: 3.5 / 4.0</p>
    </div>
  </div>
</section>

<section id="projects" class="section">
  <h2>Projects</h2>

  <div class="card">
    <h3>Scan-Based Shift Register Design & Testability Analysis</h3>
    <p><b>Problem:</b> Ensure functional correctness and manufacturability.</p>
    <p><b>Approach:</b> RTL design, scan insertion, ATPG using Synopsys tools.</p>
    <p><b>Outcome:</b> 98.72% fault coverage with PPA analysis.</p>
  </div>

  <div class="card">
    <h3>Low-Power & Fault-Tolerant D Flip-Flop</h3>
    <p><b>Problem:</b> Reduce leakage in sub-45nm CMOS.</p>
    <p><b>Approach:</b> SVL-based design with parity fault detection.</p>
    <p><b>Outcome:</b> Reduced leakage and validated timing.</p>
  </div>

  <div class="card">
    <h3>Multi-Arm Robotic Harvest Optimization</h3>
    <p><b>Outcome:</b> 18% reduction in total travel distance.</p>
  </div>
</section>

<section id="skills" class="section">
  <h2>Technical Skills</h2>
  <div class="skills">
    <span>Verilog</span>
    <span>SystemVerilog</span>
    <span>RTL Design</span>
    <span>Functional Verification</span>
    <span>Timing Analysis</span>
    <span>DFT & ATPG</span>
    <span>Synopsys DC</span>
    <span>TetraMAX</span>
    <span>ModelSim</span>
    <span>Cadence Virtuoso</span>
  </div>
</section>

<section id="certifications" class="section">
  <h2>Certifications</h2>

  <div class="cert-card">
    <img src="images/badges/systemverilog-synopsys.png" alt="Synopsys Badge">
    <div>
      <h3>
        <a href="images/badges/systemverilog-synopsys.png" target="_blank">
          SystemVerilog for RTL Design
        </a>
      </h3>
      <p>Synopsys • Associate Level</p>
    </div>
  </div>
</section>

<section id="contact" class="section">
  <h2>Contact</h2>
  <p>Email: <a href="mailto:devaramsucharith@mail.fresnostate.edu">devaramsucharith@mail.fresnostate.edu</a></p>
  <p>LinkedIn: <a href="https://www.linkedin.com/in/sucharithsdevaram" target="_blank">linkedin.com/in/sucharithsdevaram</a></p>
  <p>GitHub: <a href="https://github.com/devaramsucharith-cyber" target="_blank">github.com/devaramsucharith-cyber</a></p>
</section>

<footer>
  © 2026 Sucharith Devaram
</footer>

<script src="script.js"></script>
</body>
</html>
