#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep  6 17:15:51 2022
# Process ID: 114168
# Current directory: C:/ece4743/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent102864 C:\ece4743\lab3\project_1.xpr
# Log file: C:/ece4743/lab3/vivado.log
# Journal file: C:/ece4743/lab3\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab3/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/ece4743/lab3/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1657.711 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Tue Sep  6 17:21:20 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:21:53 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:23:30 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:24:05 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep  6 17:24:50 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1657.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1657.711 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1657.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2151.789 ; gain = 494.078
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Tue Sep  6 17:27:02 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:27:40 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:30:49 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:31:37 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:33:05 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:36:10 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep  6 17:36:42 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2241.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2241.203 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2241.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2241.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 12 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Tue Sep  6 17:39:57 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:40:18 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:41:32 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Tue Sep  6 17:42:34 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
delete_fileset [ get_filesets utils_1 ]
ERROR: [Common 17-53] User Exception: Sorry, cannot delete utils_1 fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:43:08 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep  6 17:43:55 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2268.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2268.793 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2268.793 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_satadd'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_satadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_satadd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'y' is not allowed [C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sim_1/imports/lab3/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.satadd
Compiling module xil_defaultlib.tb_satadd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_satadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_satadd_behav -key {Behavioral:sim_1:Functional:tb_satadd} -tclbatch {tb_satadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_satadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              200000): PASS, mode: 2, a: 004, b: 005, y: 009                                                                                                    #

          2(              300000): PASS, mode: 1, a: 004, b: 005, y: 009                                                                                                    #

          3(              400000): PASS, mode: 1, a: 004, b: 005, y: 009                                                                                                    #

          4(              500000): PASS, mode: 2, a: b00, b: 100, y: c00                                                                                                    #

          5(              600000): PASS, mode: 1, a: b00, b: 100, y: c00                                                                                                    #

          6(              700000): PASS, mode: 1, a: b00, b: 100, y: c00                                                                                                    #

          7(              800000): FAIL, mode: 2, a: 7ff, b: 001, y (actual): 7ff, y (expected): 00000800                                                                                                    #

          8(              900000): FAIL, mode: 1, a: 7ff, b: 001, y (actual): 800, y (expected): 000007ff                                                                                                    #

          9(             1000000): PASS, mode: 0, a: 7ff, b: 001, y: 800                                                                                                    #

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_satadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2339.688 ; gain = 70.895
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep  6 17:47:48 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:48:15 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep  6 17:48:56 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2346.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2346.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2346.426 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_satadd'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_satadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_satadd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'y' is not allowed [C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sim_1/imports/lab3/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.satadd
Compiling module xil_defaultlib.tb_satadd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_satadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_satadd_behav -key {Behavioral:sim_1:Functional:tb_satadd} -tclbatch {tb_satadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_satadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              200000): PASS, mode: 2, a: 004, b: 005, y: 009                                                                                                    #

          2(              300000): PASS, mode: 1, a: 004, b: 005, y: 009                                                                                                    #

          3(              400000): PASS, mode: 1, a: 004, b: 005, y: 009                                                                                                    #

          4(              500000): PASS, mode: 2, a: b00, b: 100, y: c00                                                                                                    #

          5(              600000): PASS, mode: 1, a: b00, b: 100, y: c00                                                                                                    #

          6(              700000): PASS, mode: 1, a: b00, b: 100, y: c00                                                                                                    #

          7(              800000): PASS, mode: 2, a: 7ff, b: 001, y: 800                                                                                                    #

          8(              900000): FAIL, mode: 1, a: 7ff, b: 001, y (actual): 800, y (expected): 000007ff                                                                                                    #

          9(             1000000): FAIL, mode: 0, a: 7ff, b: 001, y (actual): 7ff, y (expected): 00000800                                                                                                    #

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_satadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2347.266 ; gain = 0.840
run 10 us
         10(             1100000): FAIL, mode: 2, a: fff, b: 001, y (actual): 7ff, y (expected): 00000000                                                                                                    #

         11(             1200000): PASS, mode: 1, a: fff, b: 001, y: 000                                                                                                    #

         12(             1300000): FAIL, mode: 0, a: fff, b: 001, y (actual): 000, y (expected): 00000fff                                                                                            #unsigned

         13(             1400000): PASS, mode: 2, a: 800, b: fff, y: 7ff                                                                                                    #

         14(             1500000): FAIL, mode: 1, a: 800, b: fff, y (actual): 7ff, y (expected): 00000800                                                                                                    #

         15(             1600000): FAIL, mode: 0, a: 800, b: fff, y (actual): 800, y (expected): 00000fff                                                                                                    #

         16(             1700000): FAIL, mode: 0, a: 86c, b: fde, y (actual): 84a, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    „`    ;≈       ≈ò   ˇˇ¯     ¿uÄ    ¿{  ¿{      )     Ÿà       #

         17(             1800000): FAIL, mode: 0, a: 597, b: ecc, y (actual): 463, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    j     ;≈       ≈ò     J    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         18(             1900000): FAIL, mode: 0, a: f93, b: 539, y (actual): 4cc, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    †    ;≈       ≈ò     c    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         19(             2000000): FAIL, mode: 0, a: f68, b: d06, y (actual): c6e, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    w@    ;≈       ≈ò     Ã    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         20(             2100000): PASS, mode: 0, a: 1a3, b: 2fc, y: 49f    ¿uÄ ¿{  ;≈  ¿{    Ë    ˝‡    ;≈       ≈ò     n    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         21(             2200000): PASS, mode: 0, a: 551, b: a5c, y: fad    ¿uÄ ¿{  ;≈  ¿{    Ë    ÑÄ    ;≈       ≈ò     ü    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         22(             2300000): FAIL, mode: 0, a: d6d, b: f33, y (actual): ca0, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë          ;≈       ≈ò     ≠    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         23(             2400000): PASS, mode: 0, a: 0a8, b: c50, y: cf8    ¿uÄ ¿{  ;≈  ¿{    Ë    !ë¿    ;≈       ≈ò     †    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         24(             2500000): FAIL, mode: 0, a: 916, b: de9, y (actual): 800, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    #`    ;≈       ≈ò     ¯    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         25(             2600000): FAIL, mode: 0, a: d7b, b: 38a, y (actual): 105, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    $ü     ;≈       ≈ò   ˇˇ¯     ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         26(             2700000): FAIL, mode: 0, a: a10, b: 8a8, y (actual): 800, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    &%†    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         27(             2800000): FAIL, mode: 0, a: f96, b: 9f9, y (actual): 98f, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    '¨@    ;≈       ≈ò   ˇˇ¯     ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         28(             2900000): PASS, mode: 0, a: 6f0, b: 0ed, y: 7dd    ¿uÄ ¿{  ;≈  ¿{    Ë    )2‡    ;≈       ≈ò     	è    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         29(             3000000): FAIL, mode: 0, a: 5e5, b: e82, y (actual): 467, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    *πÄ    ;≈       ≈ò     ›    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         30(             3100000): FAIL, mode: 0, a: d34, b: 564, y (actual): 298, y (expected): 00000fff    ¿uÄ ¿{  ;≈  ¿{    Ë    ,@     ;≈       ≈ò     g    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         31(             3200000): FAIL, mode: 1, a: 893, b: ba1, y (actual): 434, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    -∆¿    ;≈       ≈ò     ò    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         32(             3300000): PASS, mode: 1, a: af1, b: eb7, y: 9a8    ¿uÄ ¿{  ;≈  ¿{    Ë    /M`    ;≈       ≈ò     4    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         33(             3400000): FAIL, mode: 1, a: a04, b: c54, y (actual): 658, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    0‘     ;≈       ≈ò     	®    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         34(             3500000): FAIL, mode: 1, a: 84e, b: a98, y (actual): 2e6, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    2Z†    ;≈       ≈ò     X    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         35(             3600000): FAIL, mode: 1, a: 967, b: 8e9, y (actual): 250, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    3·@    ;≈       ≈ò     Ê    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         36(             3700000): FAIL, mode: 1, a: af7, b: ce5, y (actual): 7dc, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    5g‡    ;≈       ≈ò     P    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         37(             3800000): FAIL, mode: 1, a: 92d, b: c4b, y (actual): 578, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    6ÓÄ    ;≈       ≈ò     ‹    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         38(             3900000): FAIL, mode: 1, a: acf, b: bcb, y (actual): 69a, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    8u     ;≈       ≈ò     x    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         39(             4000000): PASS, mode: 1, a: bd6, b: c76, y: 84c    ¿uÄ ¿{  ;≈  ¿{    Ë    9˚¿    ;≈       ≈ò     ö    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         40(             4100000): PASS, mode: 1, a: be0, b: d8b, y: 96b    ¿uÄ ¿{  ;≈  ¿{    Ë    ;Ç`    ;≈       ≈ò     L    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         41(             4200000): FAIL, mode: 1, a: a97, b: 864, y (actual): 2fb, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    =	     ;≈       ≈ò     	k    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         42(             4300000): PASS, mode: 1, a: aa9, b: e2f, y: 8d8    ¿uÄ ¿{  ;≈  ¿{    Ë    >è†    ;≈       ≈ò     ˚    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         43(             4400000): PASS, mode: 1, a: a03, b: e78, y: 87b    ¿uÄ ¿{  ;≈  ¿{    Ë    @@    ;≈       ≈ò     ÿ    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         44(             4500000): FAIL, mode: 1, a: 9ec, b: b94, y (actual): 580, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    Aú‡    ;≈       ≈ò     {    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         45(             4600000): FAIL, mode: 1, a: 92a, b: ccb, y (actual): 5f5, y (expected): 00000800    ¿uÄ ¿{  ;≈  ¿{    Ë    C#Ä    ;≈       ≈ò     Ä    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         46(             4700000): FAIL, mode: 1, a: 50b, b: 6d3, y (actual): bde, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    D™     ;≈       ≈ò     ı    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         47(             4800000): FAIL, mode: 1, a: 5af, b: 405, y (actual): 9b4, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    F0¿    ;≈       ≈ò     ﬁ    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         48(             4900000): FAIL, mode: 1, a: 747, b: 4a5, y (actual): bec, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    G∑`    ;≈       ≈ò     	¥    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         49(             5000000): PASS, mode: 1, a: 656, b: 02d, y: 683    ¿uÄ ¿{  ;≈  ¿{    Ë    I>     ;≈       ≈ò     Ï    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         50(             5100000): FAIL, mode: 1, a: 568, b: 2ea, y (actual): 852, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    Jƒ†    ;≈       ≈ò     É    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         51(             5200000): FAIL, mode: 1, a: 654, b: 2cc, y (actual): 920, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    LK@    ;≈       ≈ò     R    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         52(             5300000): PASS, mode: 1, a: 400, b: 301, y: 701    ¿uÄ ¿{  ;≈  ¿{    Ë    M—‡    ;≈       ≈ò     	     ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         53(             5400000): FAIL, mode: 1, a: 589, b: 2a5, y (actual): 82e, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    OXÄ    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         54(             5500000): PASS, mode: 1, a: 426, b: 0df, y: 505    ¿uÄ ¿{  ;≈  ¿{    Ë    Pﬂ     ;≈       ≈ò     .    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         55(             5600000): FAIL, mode: 1, a: 436, b: 53a, y (actual): 970, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    Re¿    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         56(             5700000): FAIL, mode: 1, a: 79f, b: 5cc, y (actual): d6b, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    SÏ`    ;≈       ≈ò     	p    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         57(             5800000): FAIL, mode: 1, a: 691, b: 1ce, y (actual): 85f, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    Us     ;≈       ≈ò     
k    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         58(             5900000): PASS, mode: 1, a: 6a8, b: 144, y: 7ec    ¿uÄ ¿{  ;≈  ¿{    Ë    V˘†    ;≈       ≈ò     _    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         59(             6000000): PASS, mode: 1, a: 65b, b: 010, y: 66b    ¿uÄ ¿{  ;≈  ¿{    Ë    XÄ@    ;≈       ≈ò     Ï    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         60(             6100000): FAIL, mode: 1, a: 4f5, b: 6c6, y (actual): bbb, y (expected): 000007ff    ¿uÄ ¿{  ;≈  ¿{    Ë    Z‡    ;≈       ≈ò     k    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         61(             6200000): PASS, mode: 1, a: e1c, b: 134, y: f50    ¿uÄ ¿{  ;≈  ¿{    Ë    [çÄ    ;≈       ≈ò     ª    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         62(             6300000): PASS, mode: 1, a: 8f8, b: 7ef, y: 0e7    ¿uÄ ¿{  ;≈  ¿{    Ë    ]     ;≈       ≈ò     P    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         63(             6400000): PASS, mode: 1, a: dfe, b: 17a, y: f78    ¿uÄ ¿{  ;≈  ¿{    Ë    ^ö¿    ;≈       ≈ò      Á    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         64(             6500000): PASS, mode: 1, a: 90f, b: 318, y: c27    ¿uÄ ¿{  ;≈  ¿{    Ë    `!`    ;≈       ≈ò     x    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         65(             6600000): PASS, mode: 1, a: b8b, b: 7d3, y: 35e    ¿uÄ ¿{  ;≈  ¿{    Ë    a®     ;≈       ≈ò     '    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         66(             6700000): PASS, mode: 1, a: ee8, b: 6dc, y: 5c4    ¿uÄ ¿{  ;≈  ¿{    Ë    c.†    ;≈       ≈ò     ^    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         67(             6800000): PASS, mode: 1, a: d20, b: 7e0, y: 500    ¿uÄ ¿{  ;≈  ¿{    Ë    dµ@    ;≈       ≈ò     ƒ    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         68(             6900000): PASS, mode: 1, a: b7a, b: 24f, y: dc9    ¿uÄ ¿{  ;≈  ¿{    Ë    f;‡    ;≈       ≈ò          ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         69(             7000000): PASS, mode: 1, a: c9f, b: 5b9, y: 258    ¿uÄ ¿{  ;≈  ¿{    Ë    g¬Ä    ;≈       ≈ò     
…    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         70(             7100000): PASS, mode: 1, a: 995, b: 36f, y: d04    ¿uÄ ¿{  ;≈  ¿{    Ë    iI     ;≈       ≈ò     X    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         71(             7200000): PASS, mode: 1, a: cc3, b: 40c, y: 0cf    ¿uÄ ¿{  ;≈  ¿{    Ë    jœ¿    ;≈       ≈ò     
    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         72(             7300000): PASS, mode: 1, a: 812, b: 107, y: 919    ¿uÄ ¿{  ;≈  ¿{    Ë    lV`    ;≈       ≈ò      œ    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         73(             7400000): PASS, mode: 1, a: 9fb, b: 194, y: b8f    ¿uÄ ¿{  ;≈  ¿{    Ë    m›     ;≈       ≈ò     	    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         74(             7500000): PASS, mode: 1, a: 817, b: 6eb, y: f02    ¿uÄ ¿{  ;≈  ¿{    Ë    oc†    ;≈       ≈ò     è    ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         75(             7600000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         76(             7700000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         77(             7800000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         78(             7900000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         79(             8000000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         80(             8100000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         81(             8200000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         82(             8300000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

         83(             8400000): PASS, mode: 1, a: ac4, b: 40e, y: ed2    ¿uÄ ¿{  ;≈  ¿{    Ë    pÍ@    ;≈       ≈ò         ¿uÄ    ¿{  ¿{      )     ﬂ®       #

FAIL:          37 vectors failed

reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep  6 17:51:24 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:51:54 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep  6 17:52:30 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_satadd'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_satadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_satadd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'y' is not allowed [C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v:26]
WARNING: [VRFC 10-3028] 'y' was previously declared with a range [C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sim_1/imports/lab3/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'y' [C:/ece4743/lab3/project_1.srcs/sim_1/imports/lab3/tb_satadd.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.satadd
Compiling module xil_defaultlib.tb_satadd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_satadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_satadd_behav -key {Behavioral:sim_1:Functional:tb_satadd} -tclbatch {tb_satadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_satadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              200000): FAIL, mode: 2, a: 004, b: 005, y (actual): zzZ, y (expected): 00000009                                                                                                    #

          2(              300000): FAIL, mode: 1, a: 004, b: 005, y (actual): zzZ, y (expected): 00000009                                                                                                    #

          3(              400000): FAIL, mode: 1, a: 004, b: 005, y (actual): zzZ, y (expected): 00000009                                                                                                    #

          4(              500000): FAIL, mode: 2, a: b00, b: 100, y (actual): zzZ, y (expected): 00000c00                                                                                                    #

          5(              600000): FAIL, mode: 1, a: b00, b: 100, y (actual): zzZ, y (expected): 00000c00                                                                                                    #

          6(              700000): FAIL, mode: 1, a: b00, b: 100, y (actual): zzZ, y (expected): 00000c00                                                                                                    #

          7(              800000): FAIL, mode: 2, a: 7ff, b: 001, y (actual): zzZ, y (expected): 00000800                                                                                                    #

          8(              900000): FAIL, mode: 1, a: 7ff, b: 001, y (actual): zzZ, y (expected): 000007ff                                                                                                    #

          9(             1000000): FAIL, mode: 0, a: 7ff, b: 001, y (actual): zzZ, y (expected): 00000800                                                                                                    #

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_satadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2347.453 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab3/project_1.runs/synth_1/satadd.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Sep  6 17:55:49 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/satadd.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:56:26 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab3/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep  6 17:58:00 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep  6 17:58:30 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab3/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2361.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2361.301 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2361.301 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_satadd'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_satadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_satadd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'y' is not allowed [C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sim_1/imports/lab3/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_satadd_behav xil_defaultlib.tb_satadd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" Line 3. Module satadd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.satadd
Compiling module xil_defaultlib.tb_satadd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_satadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab3/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_satadd_behav -key {Behavioral:sim_1:Functional:tb_satadd} -tclbatch {tb_satadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_satadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              200000): PASS, mode: 2, a: 004, b: 005, y: 009                                                                                                    #

          2(              300000): PASS, mode: 1, a: 004, b: 005, y: 009                                                                                                    #

          3(              400000): PASS, mode: 1, a: 004, b: 005, y: 009                                                                                                    #

          4(              500000): PASS, mode: 2, a: b00, b: 100, y: c00                                                                                                    #

          5(              600000): PASS, mode: 1, a: b00, b: 100, y: c00                                                                                                    #

          6(              700000): PASS, mode: 1, a: b00, b: 100, y: c00                                                                                                    #

          7(              800000): FAIL, mode: 2, a: 7ff, b: 001, y (actual): 7ff, y (expected): 00000800                                                                                                    #

          8(              900000): FAIL, mode: 1, a: 7ff, b: 001, y (actual): 800, y (expected): 000007ff                                                                                                    #

          9(             1000000): PASS, mode: 0, a: 7ff, b: 001, y: 800                                                                                                    #

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_satadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2371.746 ; gain = 5.117
save_wave_config {C:/ece4743/lab3/tb_satadd_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/lab3/tb_satadd_behav.wcfg
set_property xsim.view C:/ece4743/lab3/tb_satadd_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.746 ; gain = 0.000
