<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ifpga_port.c source code [dpdk_18.05/drivers/raw/ifpga_rawdev/base/ifpga_port.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/raw/ifpga_rawdev/base/ifpga_port.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_18.05</a>/<a href='../../..'>drivers</a>/<a href='../..'>raw</a>/<a href='..'>ifpga_rawdev</a>/<a href='./'>base</a>/<a href='ifpga_port.c.html'>ifpga_port.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="ifpga_feature_dev.h.html">"ifpga_feature_dev.h"</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><em>int</em> <dfn class="decl def fn" id="port_get_prop" title='port_get_prop' data-ref="port_get_prop">port_get_prop</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col1 decl" id="1port" title='port' data-type='struct ifpga_port_hw *' data-ref="1port">port</dfn>, <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col2 decl" id="2prop" title='prop' data-type='struct feature_prop *' data-ref="2prop">prop</dfn>)</td></tr>
<tr><th id="8">8</th><td>{</td></tr>
<tr><th id="9">9</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col3 decl" id="3feature" title='feature' data-type='struct feature *' data-ref="3feature">feature</dfn>;</td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td>	<b>if</b> (!<a class="local col1 ref" href="#1port" title='port' data-ref="1port">port</a>)</td></tr>
<tr><th id="12">12</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td>	<a class="local col3 ref" href="#3feature" title='feature' data-ref="3feature">feature</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_by_id" title='get_port_feature_by_id' data-ref="get_port_feature_by_id">get_port_feature_by_id</a>(<a class="local col1 ref" href="#1port" title='port' data-ref="1port">port</a>, <a class="local col2 ref" href="#2prop" title='prop' data-ref="2prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::feature_id" title='feature_prop::feature_id' data-ref="feature_prop::feature_id">feature_id</a>);</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td>	<b>if</b> (<a class="local col3 ref" href="#3feature" title='feature' data-ref="3feature">feature</a> &amp;&amp; <a class="local col3 ref" href="#3feature" title='feature' data-ref="3feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a> &amp;&amp; <a class="local col3 ref" href="#3feature" title='feature' data-ref="3feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature_ops::get_prop" title='feature_ops::get_prop' data-ref="feature_ops::get_prop">get_prop</a>)</td></tr>
<tr><th id="17">17</th><td>		<b>return</b> <a class="local col3 ref" href="#3feature" title='feature' data-ref="3feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature_ops::get_prop" title='feature_ops::get_prop' data-ref="feature_ops::get_prop">get_prop</a>(<a class="local col3 ref" href="#3feature" title='feature' data-ref="3feature">feature</a>, <a class="local col2 ref" href="#2prop" title='prop' data-ref="2prop">prop</a>);</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td>	<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="20">20</th><td>}</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><em>int</em> <dfn class="decl def fn" id="port_set_prop" title='port_set_prop' data-ref="port_set_prop">port_set_prop</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col4 decl" id="4port" title='port' data-type='struct ifpga_port_hw *' data-ref="4port">port</dfn>, <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col5 decl" id="5prop" title='prop' data-type='struct feature_prop *' data-ref="5prop">prop</dfn>)</td></tr>
<tr><th id="23">23</th><td>{</td></tr>
<tr><th id="24">24</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col6 decl" id="6feature" title='feature' data-type='struct feature *' data-ref="6feature">feature</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td>	<b>if</b> (!<a class="local col4 ref" href="#4port" title='port' data-ref="4port">port</a>)</td></tr>
<tr><th id="27">27</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td>	<a class="local col6 ref" href="#6feature" title='feature' data-ref="6feature">feature</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_by_id" title='get_port_feature_by_id' data-ref="get_port_feature_by_id">get_port_feature_by_id</a>(<a class="local col4 ref" href="#4port" title='port' data-ref="4port">port</a>, <a class="local col5 ref" href="#5prop" title='prop' data-ref="5prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::feature_id" title='feature_prop::feature_id' data-ref="feature_prop::feature_id">feature_id</a>);</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>	<b>if</b> (<a class="local col6 ref" href="#6feature" title='feature' data-ref="6feature">feature</a> &amp;&amp; <a class="local col6 ref" href="#6feature" title='feature' data-ref="6feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a> &amp;&amp; <a class="local col6 ref" href="#6feature" title='feature' data-ref="6feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature_ops::set_prop" title='feature_ops::set_prop' data-ref="feature_ops::set_prop">set_prop</a>)</td></tr>
<tr><th id="32">32</th><td>		<b>return</b> <a class="local col6 ref" href="#6feature" title='feature' data-ref="6feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature_ops::set_prop" title='feature_ops::set_prop' data-ref="feature_ops::set_prop">set_prop</a>(<a class="local col6 ref" href="#6feature" title='feature' data-ref="6feature">feature</a>, <a class="local col5 ref" href="#5prop" title='prop' data-ref="5prop">prop</a>);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>	<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="35">35</th><td>}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>int</em> <dfn class="decl def fn" id="port_set_irq" title='port_set_irq' data-ref="port_set_irq">port_set_irq</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col7 decl" id="7port" title='port' data-type='struct ifpga_port_hw *' data-ref="7port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col8 decl" id="8feature_id" title='feature_id' data-type='u32' data-ref="8feature_id">feature_id</dfn>, <em>void</em> *<dfn class="local col9 decl" id="9irq_set" title='irq_set' data-type='void *' data-ref="9irq_set">irq_set</dfn>)</td></tr>
<tr><th id="38">38</th><td>{</td></tr>
<tr><th id="39">39</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col0 decl" id="10feature" title='feature' data-type='struct feature *' data-ref="10feature">feature</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>	<b>if</b> (!<a class="local col7 ref" href="#7port" title='port' data-ref="7port">port</a>)</td></tr>
<tr><th id="42">42</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	<a class="local col0 ref" href="#10feature" title='feature' data-ref="10feature">feature</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_by_id" title='get_port_feature_by_id' data-ref="get_port_feature_by_id">get_port_feature_by_id</a>(<a class="local col7 ref" href="#7port" title='port' data-ref="7port">port</a>, <a class="local col8 ref" href="#8feature_id" title='feature_id' data-ref="8feature_id">feature_id</a>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>	<b>if</b> (<a class="local col0 ref" href="#10feature" title='feature' data-ref="10feature">feature</a> &amp;&amp; <a class="local col0 ref" href="#10feature" title='feature' data-ref="10feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a> &amp;&amp; <a class="local col0 ref" href="#10feature" title='feature' data-ref="10feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature_ops::set_irq" title='feature_ops::set_irq' data-ref="feature_ops::set_irq">set_irq</a>)</td></tr>
<tr><th id="47">47</th><td>		<b>return</b> <a class="local col0 ref" href="#10feature" title='feature' data-ref="10feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ops" title='feature::ops' data-ref="feature::ops">ops</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature_ops::set_irq" title='feature_ops::set_irq' data-ref="feature_ops::set_irq">set_irq</a>(<a class="local col0 ref" href="#10feature" title='feature' data-ref="10feature">feature</a>, <a class="local col9 ref" href="#9irq_set" title='irq_set' data-ref="9irq_set">irq_set</a>);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>	<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_revision" title='port_get_revision' data-type='int port_get_revision(struct ifpga_port_hw * port, u64 * revision)' data-ref="port_get_revision">port_get_revision</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col1 decl" id="11port" title='port' data-type='struct ifpga_port_hw *' data-ref="11port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col2 decl" id="12revision" title='revision' data-type='u64 *' data-ref="12revision">revision</dfn>)</td></tr>
<tr><th id="53">53</th><td>{</td></tr>
<tr><th id="54">54</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col3 decl" id="13port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="13port_hdr">port_hdr</dfn></td></tr>
<tr><th id="55">55</th><td>		= <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col1 ref" href="#11port" title='port' data-ref="11port">port</a>,</td></tr>
<tr><th id="56">56</th><td>						   <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="57">57</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_header" title='feature_header' data-ref="feature_header">feature_header</a> <dfn class="local col4 decl" id="14header" title='header' data-type='struct feature_header' data-ref="14header">header</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>	<a class="local col4 ref" href="#14header" title='header' data-ref="14header">header</a>.<a class="ref field" href="ifpga_defines.h.html#feature_header::(anonymous)::csr" title='feature_header::(anonymous union)::csr' data-ref="feature_header::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;header)" data-ref="_M/readq">readq</a>(&amp;<a class="local col3 ref" href="#13port_hdr" title='port_hdr' data-ref="13port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::header" title='feature_port_header::header' data-ref="feature_port_header::header">header</a>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>	*<a class="local col2 ref" href="#12revision" title='revision' data-ref="12revision">revision</a> = <a class="local col4 ref" href="#14header" title='header' data-ref="14header">header</a>.<a class="ref field" href="ifpga_defines.h.html#feature_header::(anonymousunion)::(anonymous)::revision" title='feature_header::(anonymous union)::(anonymous struct)::revision' data-ref="feature_header::(anonymousunion)::(anonymous)::revision">revision</a>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_portidx" title='port_get_portidx' data-type='int port_get_portidx(struct ifpga_port_hw * port, u64 * idx)' data-ref="port_get_portidx">port_get_portidx</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col5 decl" id="15port" title='port' data-type='struct ifpga_port_hw *' data-ref="15port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col6 decl" id="16idx" title='idx' data-type='u64 *' data-ref="16idx">idx</dfn>)</td></tr>
<tr><th id="67">67</th><td>{</td></tr>
<tr><th id="68">68</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col7 decl" id="17port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="17port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="69">69</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_capability" title='feature_port_capability' data-ref="feature_port_capability">feature_port_capability</a> <dfn class="local col8 decl" id="18capability" title='capability' data-type='struct feature_port_capability' data-ref="18capability">capability</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>	<a class="local col7 ref" href="#17port_hdr" title='port_hdr' data-ref="17port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col5 ref" href="#15port" title='port' data-ref="15port">port</a>,</td></tr>
<tr><th id="72">72</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>	<a class="local col8 ref" href="#18capability" title='capability' data-ref="18capability">capability</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_capability::(anonymous)::csr" title='feature_port_capability::(anonymous union)::csr' data-ref="feature_port_capability::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;capability)" data-ref="_M/readq">readq</a>(&amp;<a class="local col7 ref" href="#17port_hdr" title='port_hdr' data-ref="17port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::capability" title='feature_port_header::capability' data-ref="feature_port_header::capability">capability</a>);</td></tr>
<tr><th id="75">75</th><td>	*<a class="local col6 ref" href="#16idx" title='idx' data-ref="16idx">idx</a> = <a class="local col8 ref" href="#18capability" title='capability' data-ref="18capability">capability</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_capability::(anonymousunion)::(anonymous)::port_number" title='feature_port_capability::(anonymous union)::(anonymous struct)::port_number' data-ref="feature_port_capability::(anonymousunion)::(anonymous)::port_number">port_number</a>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_latency_tolerance" title='port_get_latency_tolerance' data-type='int port_get_latency_tolerance(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_latency_tolerance">port_get_latency_tolerance</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col9 decl" id="19port" title='port' data-type='struct ifpga_port_hw *' data-ref="19port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col0 decl" id="20val" title='val' data-type='u64 *' data-ref="20val">val</dfn>)</td></tr>
<tr><th id="81">81</th><td>{</td></tr>
<tr><th id="82">82</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col1 decl" id="21port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="21port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="83">83</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_control" title='feature_port_control' data-ref="feature_port_control">feature_port_control</a> <dfn class="local col2 decl" id="22control" title='control' data-type='struct feature_port_control' data-ref="22control">control</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>	<a class="local col1 ref" href="#21port_hdr" title='port_hdr' data-ref="21port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col9 ref" href="#19port" title='port' data-ref="19port">port</a>,</td></tr>
<tr><th id="86">86</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>	<a class="local col2 ref" href="#22control" title='control' data-ref="22control">control</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_control::(anonymous)::csr" title='feature_port_control::(anonymous union)::csr' data-ref="feature_port_control::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;control)" data-ref="_M/readq">readq</a>(&amp;<a class="local col1 ref" href="#21port_hdr" title='port_hdr' data-ref="21port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::control" title='feature_port_header::control' data-ref="feature_port_header::control">control</a>);</td></tr>
<tr><th id="89">89</th><td>	*<a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a> = <a class="local col2 ref" href="#22control" title='control' data-ref="22control">control</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_control::(anonymousunion)::(anonymous)::latency_tolerance" title='feature_port_control::(anonymous union)::(anonymous struct)::latency_tolerance' data-ref="feature_port_control::(anonymousunion)::(anonymous)::latency_tolerance">latency_tolerance</a>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_ap1_event" title='port_get_ap1_event' data-type='int port_get_ap1_event(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_ap1_event">port_get_ap1_event</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col3 decl" id="23port" title='port' data-type='struct ifpga_port_hw *' data-ref="23port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col4 decl" id="24val" title='val' data-type='u64 *' data-ref="24val">val</dfn>)</td></tr>
<tr><th id="95">95</th><td>{</td></tr>
<tr><th id="96">96</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col5 decl" id="25port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="25port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="97">97</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_status" title='feature_port_status' data-ref="feature_port_status">feature_port_status</a> <dfn class="local col6 decl" id="26status" title='status' data-type='struct feature_port_status' data-ref="26status">status</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<a class="local col5 ref" href="#25port_hdr" title='port_hdr' data-ref="25port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col3 ref" href="#23port" title='port' data-ref="23port">port</a>,</td></tr>
<tr><th id="100">100</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col3 ref" href="#23port" title='port' data-ref="23port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="103">103</th><td>	<a class="local col6 ref" href="#26status" title='status' data-ref="26status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col5 ref" href="#25port_hdr" title='port_hdr' data-ref="25port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="104">104</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col3 ref" href="#23port" title='port' data-ref="23port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>	*<a class="local col4 ref" href="#24val" title='val' data-ref="24val">val</a> = <a class="local col6 ref" href="#26status" title='status' data-ref="26status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymousunion)::(anonymous)::ap1_event" title='feature_port_status::(anonymous union)::(anonymous struct)::ap1_event' data-ref="feature_port_status::(anonymousunion)::(anonymous)::ap1_event">ap1_event</a>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_set_ap1_event" title='port_set_ap1_event' data-type='int port_set_ap1_event(struct ifpga_port_hw * port, u64 val)' data-ref="port_set_ap1_event">port_set_ap1_event</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col7 decl" id="27port" title='port' data-type='struct ifpga_port_hw *' data-ref="27port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col8 decl" id="28val" title='val' data-type='u64' data-ref="28val">val</dfn>)</td></tr>
<tr><th id="112">112</th><td>{</td></tr>
<tr><th id="113">113</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col9 decl" id="29port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="29port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="114">114</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_status" title='feature_port_status' data-ref="feature_port_status">feature_port_status</a> <dfn class="local col0 decl" id="30status" title='status' data-type='struct feature_port_status' data-ref="30status">status</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>	<a class="local col9 ref" href="#29port_hdr" title='port_hdr' data-ref="29port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col7 ref" href="#27port" title='port' data-ref="27port">port</a>,</td></tr>
<tr><th id="117">117</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col7 ref" href="#27port" title='port' data-ref="27port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="120">120</th><td>	<a class="local col0 ref" href="#30status" title='status' data-ref="30status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col9 ref" href="#29port_hdr" title='port_hdr' data-ref="29port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="121">121</th><td>	<a class="local col0 ref" href="#30status" title='status' data-ref="30status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymousunion)::(anonymous)::ap1_event" title='feature_port_status::(anonymous union)::(anonymous struct)::ap1_event' data-ref="feature_port_status::(anonymousunion)::(anonymous)::ap1_event">ap1_event</a> = <a class="local col8 ref" href="#28val" title='val' data-ref="28val">val</a>;</td></tr>
<tr><th id="122">122</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(status.csr, &amp;port_hdr-&gt;status)" data-ref="_M/writeq">writeq</a>(<a class="local col0 ref" href="#30status" title='status' data-ref="30status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a>, &amp;<a class="local col9 ref" href="#29port_hdr" title='port_hdr' data-ref="29port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="123">123</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col7 ref" href="#27port" title='port' data-ref="27port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_ap2_event" title='port_get_ap2_event' data-type='int port_get_ap2_event(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_ap2_event">port_get_ap2_event</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col1 decl" id="31port" title='port' data-type='struct ifpga_port_hw *' data-ref="31port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col2 decl" id="32val" title='val' data-type='u64 *' data-ref="32val">val</dfn>)</td></tr>
<tr><th id="129">129</th><td>{</td></tr>
<tr><th id="130">130</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col3 decl" id="33port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="33port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="131">131</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_status" title='feature_port_status' data-ref="feature_port_status">feature_port_status</a> <dfn class="local col4 decl" id="34status" title='status' data-type='struct feature_port_status' data-ref="34status">status</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>	<a class="local col3 ref" href="#33port_hdr" title='port_hdr' data-ref="33port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col1 ref" href="#31port" title='port' data-ref="31port">port</a>,</td></tr>
<tr><th id="134">134</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col1 ref" href="#31port" title='port' data-ref="31port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="137">137</th><td>	<a class="local col4 ref" href="#34status" title='status' data-ref="34status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col3 ref" href="#33port_hdr" title='port_hdr' data-ref="33port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="138">138</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col1 ref" href="#31port" title='port' data-ref="31port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>	*<a class="local col2 ref" href="#32val" title='val' data-ref="32val">val</a> = <a class="local col4 ref" href="#34status" title='status' data-ref="34status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymousunion)::(anonymous)::ap2_event" title='feature_port_status::(anonymous union)::(anonymous struct)::ap2_event' data-ref="feature_port_status::(anonymousunion)::(anonymous)::ap2_event">ap2_event</a>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_set_ap2_event" title='port_set_ap2_event' data-type='int port_set_ap2_event(struct ifpga_port_hw * port, u64 val)' data-ref="port_set_ap2_event">port_set_ap2_event</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col5 decl" id="35port" title='port' data-type='struct ifpga_port_hw *' data-ref="35port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col6 decl" id="36val" title='val' data-type='u64' data-ref="36val">val</dfn>)</td></tr>
<tr><th id="146">146</th><td>{</td></tr>
<tr><th id="147">147</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col7 decl" id="37port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="37port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="148">148</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_status" title='feature_port_status' data-ref="feature_port_status">feature_port_status</a> <dfn class="local col8 decl" id="38status" title='status' data-type='struct feature_port_status' data-ref="38status">status</dfn>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<a class="local col7 ref" href="#37port_hdr" title='port_hdr' data-ref="37port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col5 ref" href="#35port" title='port' data-ref="35port">port</a>,</td></tr>
<tr><th id="151">151</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col5 ref" href="#35port" title='port' data-ref="35port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="154">154</th><td>	<a class="local col8 ref" href="#38status" title='status' data-ref="38status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col7 ref" href="#37port_hdr" title='port_hdr' data-ref="37port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="155">155</th><td>	<a class="local col8 ref" href="#38status" title='status' data-ref="38status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymousunion)::(anonymous)::ap2_event" title='feature_port_status::(anonymous union)::(anonymous struct)::ap2_event' data-ref="feature_port_status::(anonymousunion)::(anonymous)::ap2_event">ap2_event</a> = <a class="local col6 ref" href="#36val" title='val' data-ref="36val">val</a>;</td></tr>
<tr><th id="156">156</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(status.csr, &amp;port_hdr-&gt;status)" data-ref="_M/writeq">writeq</a>(<a class="local col8 ref" href="#38status" title='status' data-ref="38status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a>, &amp;<a class="local col7 ref" href="#37port_hdr" title='port_hdr' data-ref="37port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="157">157</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col5 ref" href="#35port" title='port' data-ref="35port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_power_state" title='port_get_power_state' data-type='int port_get_power_state(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_power_state">port_get_power_state</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col9 decl" id="39port" title='port' data-type='struct ifpga_port_hw *' data-ref="39port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col0 decl" id="40val" title='val' data-type='u64 *' data-ref="40val">val</dfn>)</td></tr>
<tr><th id="163">163</th><td>{</td></tr>
<tr><th id="164">164</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col1 decl" id="41port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="41port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="165">165</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_status" title='feature_port_status' data-ref="feature_port_status">feature_port_status</a> <dfn class="local col2 decl" id="42status" title='status' data-type='struct feature_port_status' data-ref="42status">status</dfn>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>	<a class="local col1 ref" href="#41port_hdr" title='port_hdr' data-ref="41port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col9 ref" href="#39port" title='port' data-ref="39port">port</a>,</td></tr>
<tr><th id="168">168</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col9 ref" href="#39port" title='port' data-ref="39port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="171">171</th><td>	<a class="local col2 ref" href="#42status" title='status' data-ref="42status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymous)::csr" title='feature_port_status::(anonymous union)::csr' data-ref="feature_port_status::(anonymous)::csr">csr</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;status)" data-ref="_M/readq">readq</a>(&amp;<a class="local col1 ref" href="#41port_hdr" title='port_hdr' data-ref="41port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::status" title='feature_port_header::status' data-ref="feature_port_header::status">status</a>);</td></tr>
<tr><th id="172">172</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col9 ref" href="#39port" title='port' data-ref="39port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	*<a class="local col0 ref" href="#40val" title='val' data-ref="40val">val</a> = <a class="local col2 ref" href="#42status" title='status' data-ref="42status">status</a>.<a class="ref field" href="ifpga_defines.h.html#feature_port_status::(anonymousunion)::(anonymous)::power_state" title='feature_port_status::(anonymous union)::(anonymous struct)::power_state' data-ref="feature_port_status::(anonymousunion)::(anonymous)::power_state">power_state</a>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_userclk_freqcmd" title='port_get_userclk_freqcmd' data-type='int port_get_userclk_freqcmd(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_userclk_freqcmd">port_get_userclk_freqcmd</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col3 decl" id="43port" title='port' data-type='struct ifpga_port_hw *' data-ref="43port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col4 decl" id="44val" title='val' data-type='u64 *' data-ref="44val">val</dfn>)</td></tr>
<tr><th id="180">180</th><td>{</td></tr>
<tr><th id="181">181</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col5 decl" id="45port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="45port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>	<a class="local col5 ref" href="#45port_hdr" title='port_hdr' data-ref="45port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col3 ref" href="#43port" title='port' data-ref="43port">port</a>,</td></tr>
<tr><th id="184">184</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col3 ref" href="#43port" title='port' data-ref="43port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="187">187</th><td>	*<a class="local col4 ref" href="#44val" title='val' data-ref="44val">val</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;user_clk_freq_cmd0)" data-ref="_M/readq">readq</a>(&amp;<a class="local col5 ref" href="#45port_hdr" title='port_hdr' data-ref="45port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::user_clk_freq_cmd0" title='feature_port_header::user_clk_freq_cmd0' data-ref="feature_port_header::user_clk_freq_cmd0">user_clk_freq_cmd0</a>);</td></tr>
<tr><th id="188">188</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col3 ref" href="#43port" title='port' data-ref="43port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_set_userclk_freqcmd" title='port_set_userclk_freqcmd' data-type='int port_set_userclk_freqcmd(struct ifpga_port_hw * port, u64 val)' data-ref="port_set_userclk_freqcmd">port_set_userclk_freqcmd</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col6 decl" id="46port" title='port' data-type='struct ifpga_port_hw *' data-ref="46port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col7 decl" id="47val" title='val' data-type='u64' data-ref="47val">val</dfn>)</td></tr>
<tr><th id="194">194</th><td>{</td></tr>
<tr><th id="195">195</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col8 decl" id="48port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="48port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>	<a class="local col8 ref" href="#48port_hdr" title='port_hdr' data-ref="48port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col6 ref" href="#46port" title='port' data-ref="46port">port</a>,</td></tr>
<tr><th id="198">198</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col6 ref" href="#46port" title='port' data-ref="46port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="201">201</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(val, &amp;port_hdr-&gt;user_clk_freq_cmd0)" data-ref="_M/writeq">writeq</a>(<a class="local col7 ref" href="#47val" title='val' data-ref="47val">val</a>, &amp;<a class="local col8 ref" href="#48port_hdr" title='port_hdr' data-ref="48port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::user_clk_freq_cmd0" title='feature_port_header::user_clk_freq_cmd0' data-ref="feature_port_header::user_clk_freq_cmd0">user_clk_freq_cmd0</a>);</td></tr>
<tr><th id="202">202</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col6 ref" href="#46port" title='port' data-ref="46port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_userclk_freqcntrcmd" title='port_get_userclk_freqcntrcmd' data-type='int port_get_userclk_freqcntrcmd(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_userclk_freqcntrcmd">port_get_userclk_freqcntrcmd</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col9 decl" id="49port" title='port' data-type='struct ifpga_port_hw *' data-ref="49port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col0 decl" id="50val" title='val' data-type='u64 *' data-ref="50val">val</dfn>)</td></tr>
<tr><th id="208">208</th><td>{</td></tr>
<tr><th id="209">209</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col1 decl" id="51port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="51port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>	<a class="local col1 ref" href="#51port_hdr" title='port_hdr' data-ref="51port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col9 ref" href="#49port" title='port' data-ref="49port">port</a>,</td></tr>
<tr><th id="212">212</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col9 ref" href="#49port" title='port' data-ref="49port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="215">215</th><td>	*<a class="local col0 ref" href="#50val" title='val' data-ref="50val">val</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;user_clk_freq_cmd1)" data-ref="_M/readq">readq</a>(&amp;<a class="local col1 ref" href="#51port_hdr" title='port_hdr' data-ref="51port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::user_clk_freq_cmd1" title='feature_port_header::user_clk_freq_cmd1' data-ref="feature_port_header::user_clk_freq_cmd1">user_clk_freq_cmd1</a>);</td></tr>
<tr><th id="216">216</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col9 ref" href="#49port" title='port' data-ref="49port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_set_userclk_freqcntrcmd" title='port_set_userclk_freqcntrcmd' data-type='int port_set_userclk_freqcntrcmd(struct ifpga_port_hw * port, u64 val)' data-ref="port_set_userclk_freqcntrcmd">port_set_userclk_freqcntrcmd</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col2 decl" id="52port" title='port' data-type='struct ifpga_port_hw *' data-ref="52port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col3 decl" id="53val" title='val' data-type='u64' data-ref="53val">val</dfn>)</td></tr>
<tr><th id="222">222</th><td>{</td></tr>
<tr><th id="223">223</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col4 decl" id="54port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="54port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>	<a class="local col4 ref" href="#54port_hdr" title='port_hdr' data-ref="54port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col2 ref" href="#52port" title='port' data-ref="52port">port</a>,</td></tr>
<tr><th id="226">226</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col2 ref" href="#52port" title='port' data-ref="52port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="229">229</th><td>	<a class="macro" href="ifpga_compat.h.html#28" title="rte_write64(val, &amp;port_hdr-&gt;user_clk_freq_cmd1)" data-ref="_M/writeq">writeq</a>(<a class="local col3 ref" href="#53val" title='val' data-ref="53val">val</a>, &amp;<a class="local col4 ref" href="#54port_hdr" title='port_hdr' data-ref="54port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::user_clk_freq_cmd1" title='feature_port_header::user_clk_freq_cmd1' data-ref="feature_port_header::user_clk_freq_cmd1">user_clk_freq_cmd1</a>);</td></tr>
<tr><th id="230">230</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col2 ref" href="#52port" title='port' data-ref="52port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_userclk_freqsts" title='port_get_userclk_freqsts' data-type='int port_get_userclk_freqsts(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_userclk_freqsts">port_get_userclk_freqsts</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col5 decl" id="55port" title='port' data-type='struct ifpga_port_hw *' data-ref="55port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col6 decl" id="56val" title='val' data-type='u64 *' data-ref="56val">val</dfn>)</td></tr>
<tr><th id="236">236</th><td>{</td></tr>
<tr><th id="237">237</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col7 decl" id="57port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="57port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>	<a class="local col7 ref" href="#57port_hdr" title='port_hdr' data-ref="57port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col5 ref" href="#55port" title='port' data-ref="55port">port</a>,</td></tr>
<tr><th id="240">240</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col5 ref" href="#55port" title='port' data-ref="55port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="243">243</th><td>	*<a class="local col6 ref" href="#56val" title='val' data-ref="56val">val</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;user_clk_freq_sts0)" data-ref="_M/readq">readq</a>(&amp;<a class="local col7 ref" href="#57port_hdr" title='port_hdr' data-ref="57port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::user_clk_freq_sts0" title='feature_port_header::user_clk_freq_sts0' data-ref="feature_port_header::user_clk_freq_sts0">user_clk_freq_sts0</a>);</td></tr>
<tr><th id="244">244</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col5 ref" href="#55port" title='port' data-ref="55port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="247">247</th><td>}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_get_userclk_freqcntrsts" title='port_get_userclk_freqcntrsts' data-type='int port_get_userclk_freqcntrsts(struct ifpga_port_hw * port, u64 * val)' data-ref="port_get_userclk_freqcntrsts">port_get_userclk_freqcntrsts</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col8 decl" id="58port" title='port' data-type='struct ifpga_port_hw *' data-ref="58port">port</dfn>, <a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> *<dfn class="local col9 decl" id="59val" title='val' data-type='u64 *' data-ref="59val">val</dfn>)</td></tr>
<tr><th id="250">250</th><td>{</td></tr>
<tr><th id="251">251</th><td>	<b>struct</b> <a class="type" href="ifpga_defines.h.html#feature_port_header" title='feature_port_header' data-ref="feature_port_header">feature_port_header</a> *<dfn class="local col0 decl" id="60port_hdr" title='port_hdr' data-type='struct feature_port_header *' data-ref="60port_hdr">port_hdr</dfn>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>	<a class="local col0 ref" href="#60port_hdr" title='port_hdr' data-ref="60port_hdr">port_hdr</a> = <a class="ref fn" href="ifpga_feature_dev.h.html#get_port_feature_ioaddr_by_index" title='get_port_feature_ioaddr_by_index' data-ref="get_port_feature_ioaddr_by_index">get_port_feature_ioaddr_by_index</a>(<a class="local col8 ref" href="#58port" title='port' data-ref="58port">port</a>,</td></tr>
<tr><th id="254">254</th><td>						    <a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_HEADER" title='PORT_FEATURE_ID_HEADER' data-ref="PORT_FEATURE_ID_HEADER">PORT_FEATURE_ID_HEADER</a>);</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col8 ref" href="#58port" title='port' data-ref="58port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="257">257</th><td>	*<a class="local col9 ref" href="#59val" title='val' data-ref="59val">val</a> = <a class="macro" href="ifpga_compat.h.html#26" title="rte_read64(&amp;port_hdr-&gt;user_clk_freq_sts1)" data-ref="_M/readq">readq</a>(&amp;<a class="local col0 ref" href="#60port_hdr" title='port_hdr' data-ref="60port_hdr">port_hdr</a>-&gt;<a class="ref field" href="ifpga_defines.h.html#feature_port_header::user_clk_freq_sts1" title='feature_port_header::user_clk_freq_sts1' data-ref="feature_port_header::user_clk_freq_sts1">user_clk_freq_sts1</a>);</td></tr>
<tr><th id="258">258</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col8 ref" href="#58port" title='port' data-ref="58port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_hdr_init" title='port_hdr_init' data-type='int port_hdr_init(struct feature * feature)' data-ref="port_hdr_init">port_hdr_init</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col1 decl" id="61feature" title='feature' data-type='struct feature *' data-ref="61feature">feature</dfn>)</td></tr>
<tr><th id="264">264</th><td>{</td></tr>
<tr><th id="265">265</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col2 decl" id="62port" title='port' data-type='struct ifpga_port_hw *' data-ref="62port">port</dfn> = <a class="local col1 ref" href="#61feature" title='feature' data-ref="61feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::parent" title='feature::parent' data-ref="feature::parent">parent</a>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;port hdr Init.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"port hdr Init.\n"</q>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>	<a class="ref fn" href="ifpga_feature_dev.h.html#fpga_port_reset" title='fpga_port_reset' data-ref="fpga_port_reset">fpga_port_reset</a>(<a class="local col2 ref" href="#62port" title='port' data-ref="62port">port</a>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="port_hdr_uinit" title='port_hdr_uinit' data-type='void port_hdr_uinit(struct feature * feature)' data-ref="port_hdr_uinit">port_hdr_uinit</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col3 decl" id="63feature" title='feature' data-type='struct feature *' data-ref="63feature">feature</dfn>)</td></tr>
<tr><th id="275">275</th><td>{</td></tr>
<tr><th id="276">276</th><td>	<a class="macro" href="ifpga_compat.h.html#56" title="(void)(feature)" data-ref="_M/UNUSED">UNUSED</a>(<a class="local col3 ref" href="#63feature" title='feature' data-ref="63feature">feature</a>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;port hdr uinit.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"port hdr uinit.\n"</q>);</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_hdr_get_prop" title='port_hdr_get_prop' data-type='int port_hdr_get_prop(struct feature * feature, struct feature_prop * prop)' data-ref="port_hdr_get_prop">port_hdr_get_prop</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col4 decl" id="64feature" title='feature' data-type='struct feature *' data-ref="64feature">feature</dfn>, <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col5 decl" id="65prop" title='prop' data-type='struct feature_prop *' data-ref="65prop">prop</dfn>)</td></tr>
<tr><th id="282">282</th><td>{</td></tr>
<tr><th id="283">283</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col6 decl" id="66port" title='port' data-type='struct ifpga_port_hw *' data-ref="66port">port</dfn> = <a class="local col4 ref" href="#64feature" title='feature' data-ref="64feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::parent" title='feature::parent' data-ref="feature::parent">parent</a>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>	<b>switch</b> (<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::prop_id" title='feature_prop::prop_id' data-ref="feature_prop::prop_id">prop_id</a>) {</td></tr>
<tr><th id="286">286</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#195" title="0x1" data-ref="_M/PORT_HDR_PROP_REVISION">PORT_HDR_PROP_REVISION</a>:</td></tr>
<tr><th id="287">287</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_revision" title='port_get_revision' data-use='c' data-ref="port_get_revision">port_get_revision</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="288">288</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#196" title="0x2" data-ref="_M/PORT_HDR_PROP_PORTIDX">PORT_HDR_PROP_PORTIDX</a>:</td></tr>
<tr><th id="289">289</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_portidx" title='port_get_portidx' data-use='c' data-ref="port_get_portidx">port_get_portidx</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="290">290</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#197" title="0x3" data-ref="_M/PORT_HDR_PROP_LATENCY_TOLERANCE">PORT_HDR_PROP_LATENCY_TOLERANCE</a>:</td></tr>
<tr><th id="291">291</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_latency_tolerance" title='port_get_latency_tolerance' data-use='c' data-ref="port_get_latency_tolerance">port_get_latency_tolerance</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="292">292</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#198" title="0x4" data-ref="_M/PORT_HDR_PROP_AP1_EVENT">PORT_HDR_PROP_AP1_EVENT</a>:</td></tr>
<tr><th id="293">293</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_ap1_event" title='port_get_ap1_event' data-use='c' data-ref="port_get_ap1_event">port_get_ap1_event</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="294">294</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#199" title="0x5" data-ref="_M/PORT_HDR_PROP_AP2_EVENT">PORT_HDR_PROP_AP2_EVENT</a>:</td></tr>
<tr><th id="295">295</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_ap2_event" title='port_get_ap2_event' data-use='c' data-ref="port_get_ap2_event">port_get_ap2_event</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="296">296</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#200" title="0x6" data-ref="_M/PORT_HDR_PROP_POWER_STATE">PORT_HDR_PROP_POWER_STATE</a>:</td></tr>
<tr><th id="297">297</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_power_state" title='port_get_power_state' data-use='c' data-ref="port_get_power_state">port_get_power_state</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="298">298</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#201" title="0x7" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQCMD">PORT_HDR_PROP_USERCLK_FREQCMD</a>:</td></tr>
<tr><th id="299">299</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_userclk_freqcmd" title='port_get_userclk_freqcmd' data-use='c' data-ref="port_get_userclk_freqcmd">port_get_userclk_freqcmd</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="300">300</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#202" title="0x8" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQCNTRCMD">PORT_HDR_PROP_USERCLK_FREQCNTRCMD</a>:</td></tr>
<tr><th id="301">301</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_userclk_freqcntrcmd" title='port_get_userclk_freqcntrcmd' data-use='c' data-ref="port_get_userclk_freqcntrcmd">port_get_userclk_freqcntrcmd</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="302">302</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#203" title="0x9" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQSTS">PORT_HDR_PROP_USERCLK_FREQSTS</a>:</td></tr>
<tr><th id="303">303</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_userclk_freqsts" title='port_get_userclk_freqsts' data-use='c' data-ref="port_get_userclk_freqsts">port_get_userclk_freqsts</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="304">304</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#204" title="0xa" data-ref="_M/PORT_HDR_PROP_USERCLK_CNTRSTS">PORT_HDR_PROP_USERCLK_CNTRSTS</a>:</td></tr>
<tr><th id="305">305</th><td>		<b>return</b> <a class="tu ref fn" href="#port_get_userclk_freqcntrsts" title='port_get_userclk_freqcntrsts' data-use='c' data-ref="port_get_userclk_freqcntrsts">port_get_userclk_freqcntrsts</a>(<a class="local col6 ref" href="#66port" title='port' data-ref="66port">port</a>, &amp;<a class="local col5 ref" href="#65prop" title='prop' data-ref="65prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="306">306</th><td>	}</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>	<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_hdr_set_prop" title='port_hdr_set_prop' data-type='int port_hdr_set_prop(struct feature * feature, struct feature_prop * prop)' data-ref="port_hdr_set_prop">port_hdr_set_prop</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col7 decl" id="67feature" title='feature' data-type='struct feature *' data-ref="67feature">feature</dfn>, <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col8 decl" id="68prop" title='prop' data-type='struct feature_prop *' data-ref="68prop">prop</dfn>)</td></tr>
<tr><th id="312">312</th><td>{</td></tr>
<tr><th id="313">313</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col9 decl" id="69port" title='port' data-type='struct ifpga_port_hw *' data-ref="69port">port</dfn> = <a class="local col7 ref" href="#67feature" title='feature' data-ref="67feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::parent" title='feature::parent' data-ref="feature::parent">parent</a>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>	<b>switch</b> (<a class="local col8 ref" href="#68prop" title='prop' data-ref="68prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::prop_id" title='feature_prop::prop_id' data-ref="feature_prop::prop_id">prop_id</a>) {</td></tr>
<tr><th id="316">316</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#198" title="0x4" data-ref="_M/PORT_HDR_PROP_AP1_EVENT">PORT_HDR_PROP_AP1_EVENT</a>:</td></tr>
<tr><th id="317">317</th><td>		<b>return</b> <a class="tu ref fn" href="#port_set_ap1_event" title='port_set_ap1_event' data-use='c' data-ref="port_set_ap1_event">port_set_ap1_event</a>(<a class="local col9 ref" href="#69port" title='port' data-ref="69port">port</a>, <a class="local col8 ref" href="#68prop" title='prop' data-ref="68prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="318">318</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#199" title="0x5" data-ref="_M/PORT_HDR_PROP_AP2_EVENT">PORT_HDR_PROP_AP2_EVENT</a>:</td></tr>
<tr><th id="319">319</th><td>		<b>return</b> <a class="tu ref fn" href="#port_set_ap2_event" title='port_set_ap2_event' data-use='c' data-ref="port_set_ap2_event">port_set_ap2_event</a>(<a class="local col9 ref" href="#69port" title='port' data-ref="69port">port</a>, <a class="local col8 ref" href="#68prop" title='prop' data-ref="68prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="320">320</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#201" title="0x7" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQCMD">PORT_HDR_PROP_USERCLK_FREQCMD</a>:</td></tr>
<tr><th id="321">321</th><td>		<b>return</b> <a class="tu ref fn" href="#port_set_userclk_freqcmd" title='port_set_userclk_freqcmd' data-use='c' data-ref="port_set_userclk_freqcmd">port_set_userclk_freqcmd</a>(<a class="local col9 ref" href="#69port" title='port' data-ref="69port">port</a>, <a class="local col8 ref" href="#68prop" title='prop' data-ref="68prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="322">322</th><td>	<b>case</b> <a class="macro" href="opae_ifpga_hw_api.h.html#202" title="0x8" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQCNTRCMD">PORT_HDR_PROP_USERCLK_FREQCNTRCMD</a>:</td></tr>
<tr><th id="323">323</th><td>		<b>return</b> <a class="tu ref fn" href="#port_set_userclk_freqcntrcmd" title='port_set_userclk_freqcntrcmd' data-use='c' data-ref="port_set_userclk_freqcntrcmd">port_set_userclk_freqcntrcmd</a>(<a class="local col9 ref" href="#69port" title='port' data-ref="69port">port</a>, <a class="local col8 ref" href="#68prop" title='prop' data-ref="68prop">prop</a>-&gt;<a class="ref field" href="opae_ifpga_hw_api.h.html#feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</a>);</td></tr>
<tr><th id="324">324</th><td>	}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>	<b>return</b> -<a class="macro" href="../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><b>struct</b> <a class="type" href="ifpga_hw.h.html#feature_ops" title='feature_ops' data-ref="feature_ops">feature_ops</a> <dfn class="decl def" id="port_hdr_ops" title='port_hdr_ops' data-ref="port_hdr_ops">port_hdr_ops</dfn> = {</td></tr>
<tr><th id="330">330</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::init" title='feature_ops::init' data-ref="feature_ops::init">init</a> = <a class="tu ref fn" href="#port_hdr_init" title='port_hdr_init' data-ref="port_hdr_init">port_hdr_init</a>,</td></tr>
<tr><th id="331">331</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::uinit" title='feature_ops::uinit' data-ref="feature_ops::uinit">uinit</a> = <a class="tu ref fn" href="#port_hdr_uinit" title='port_hdr_uinit' data-ref="port_hdr_uinit">port_hdr_uinit</a>,</td></tr>
<tr><th id="332">332</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::get_prop" title='feature_ops::get_prop' data-ref="feature_ops::get_prop">get_prop</a> = <a class="tu ref fn" href="#port_hdr_get_prop" title='port_hdr_get_prop' data-ref="port_hdr_get_prop">port_hdr_get_prop</a>,</td></tr>
<tr><th id="333">333</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::set_prop" title='feature_ops::set_prop' data-ref="feature_ops::set_prop">set_prop</a> = <a class="tu ref fn" href="#port_hdr_set_prop" title='port_hdr_set_prop' data-ref="port_hdr_set_prop">port_hdr_set_prop</a>,</td></tr>
<tr><th id="334">334</th><td>};</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_stp_init" title='port_stp_init' data-type='int port_stp_init(struct feature * feature)' data-ref="port_stp_init">port_stp_init</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col0 decl" id="70feature" title='feature' data-type='struct feature *' data-ref="70feature">feature</dfn>)</td></tr>
<tr><th id="337">337</th><td>{</td></tr>
<tr><th id="338">338</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col1 decl" id="71port" title='port' data-type='struct ifpga_port_hw *' data-ref="71port">port</dfn> = <a class="local col0 ref" href="#70feature" title='feature' data-ref="70feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::parent" title='feature::parent' data-ref="feature::parent">parent</a>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;port stp Init.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"port stp Init.\n"</q>);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col1 ref" href="#71port" title='port' data-ref="71port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="343">343</th><td>	<a class="local col1 ref" href="#71port" title='port' data-ref="71port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::stp_addr" title='ifpga_port_hw::stp_addr' data-ref="ifpga_port_hw::stp_addr">stp_addr</a> = <a class="local col0 ref" href="#70feature" title='feature' data-ref="70feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::addr" title='feature::addr' data-ref="feature::addr">addr</a>;</td></tr>
<tr><th id="344">344</th><td>	<a class="local col1 ref" href="#71port" title='port' data-ref="71port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::stp_size" title='ifpga_port_hw::stp_size' data-ref="ifpga_port_hw::stp_size">stp_size</a> = <a class="local col0 ref" href="#70feature" title='feature' data-ref="70feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::size" title='feature::size' data-ref="feature::size">size</a>;</td></tr>
<tr><th id="345">345</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col1 ref" href="#71port" title='port' data-ref="71port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="port_stp_uinit" title='port_stp_uinit' data-type='void port_stp_uinit(struct feature * feature)' data-ref="port_stp_uinit">port_stp_uinit</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col2 decl" id="72feature" title='feature' data-type='struct feature *' data-ref="72feature">feature</dfn>)</td></tr>
<tr><th id="351">351</th><td>{</td></tr>
<tr><th id="352">352</th><td>	<a class="macro" href="ifpga_compat.h.html#56" title="(void)(feature)" data-ref="_M/UNUSED">UNUSED</a>(<a class="local col2 ref" href="#72feature" title='feature' data-ref="72feature">feature</a>);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;port stp uinit.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"port stp uinit.\n"</q>);</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><b>struct</b> <a class="type" href="ifpga_hw.h.html#feature_ops" title='feature_ops' data-ref="feature_ops">feature_ops</a> <dfn class="decl def" id="port_stp_ops" title='port_stp_ops' data-ref="port_stp_ops">port_stp_ops</dfn> = {</td></tr>
<tr><th id="358">358</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::init" title='feature_ops::init' data-ref="feature_ops::init">init</a> = <a class="tu ref fn" href="#port_stp_init" title='port_stp_init' data-ref="port_stp_init">port_stp_init</a>,</td></tr>
<tr><th id="359">359</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::uinit" title='feature_ops::uinit' data-ref="feature_ops::uinit">uinit</a> = <a class="tu ref fn" href="#port_stp_uinit" title='port_stp_uinit' data-ref="port_stp_uinit">port_stp_uinit</a>,</td></tr>
<tr><th id="360">360</th><td>};</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="port_uint_init" title='port_uint_init' data-type='int port_uint_init(struct feature * feature)' data-ref="port_uint_init">port_uint_init</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col3 decl" id="73feature" title='feature' data-type='struct feature *' data-ref="73feature">feature</dfn>)</td></tr>
<tr><th id="363">363</th><td>{</td></tr>
<tr><th id="364">364</th><td>	<b>struct</b> <a class="type" href="ifpga_hw.h.html#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> *<dfn class="local col4 decl" id="74port" title='port' data-type='struct ifpga_port_hw *' data-ref="74port">port</dfn> = <a class="local col3 ref" href="#73feature" title='feature' data-ref="73feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::parent" title='feature::parent' data-ref="feature::parent">parent</a>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;PORT UINT Init.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"PORT UINT Init.\n"</q>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#42" title="rte_spinlock_lock(&amp;port-&gt;lock)" data-ref="_M/spinlock_lock">spinlock_lock</a>(&amp;<a class="local col4 ref" href="#74port" title='port' data-ref="74port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="369">369</th><td>	<b>if</b> (<a class="local col3 ref" href="#73feature" title='feature' data-ref="73feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ctx_num" title='feature::ctx_num' data-ref="feature::ctx_num">ctx_num</a>) {</td></tr>
<tr><th id="370">370</th><td>		<a class="local col4 ref" href="#74port" title='port' data-ref="74port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::capability" title='ifpga_port_hw::capability' data-ref="ifpga_port_hw::capability">capability</a> |= <a class="macro" href="opae_ifpga_hw_api.h.html#250" title="(1 &lt;&lt; 1)" data-ref="_M/FPGA_PORT_CAP_UAFU_IRQ">FPGA_PORT_CAP_UAFU_IRQ</a>;</td></tr>
<tr><th id="371">371</th><td>		<a class="local col4 ref" href="#74port" title='port' data-ref="74port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::num_uafu_irqs" title='ifpga_port_hw::num_uafu_irqs' data-ref="ifpga_port_hw::num_uafu_irqs">num_uafu_irqs</a> = <a class="local col3 ref" href="#73feature" title='feature' data-ref="73feature">feature</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#feature::ctx_num" title='feature::ctx_num' data-ref="feature::ctx_num">ctx_num</a>;</td></tr>
<tr><th id="372">372</th><td>	}</td></tr>
<tr><th id="373">373</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#43" title="rte_spinlock_unlock(&amp;port-&gt;lock)" data-ref="_M/spinlock_unlock">spinlock_unlock</a>(&amp;<a class="local col4 ref" href="#74port" title='port' data-ref="74port">port</a>-&gt;<a class="ref field" href="ifpga_hw.h.html#ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</a>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="376">376</th><td>}</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="port_uint_uinit" title='port_uint_uinit' data-type='void port_uint_uinit(struct feature * feature)' data-ref="port_uint_uinit">port_uint_uinit</dfn>(<b>struct</b> <a class="type" href="ifpga_hw.h.html#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col5 decl" id="75feature" title='feature' data-type='struct feature *' data-ref="75feature">feature</dfn>)</td></tr>
<tr><th id="379">379</th><td>{</td></tr>
<tr><th id="380">380</th><td>	<a class="macro" href="ifpga_compat.h.html#56" title="(void)(feature)" data-ref="_M/UNUSED">UNUSED</a>(<a class="local col5 ref" href="#75feature" title='feature' data-ref="75feature">feature</a>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>	<a class="macro" href="opae_osdep.h.html#53" title="rte_log(7U, 5, &quot;PMD&quot; &quot;: &quot; &quot;osdep_rte: &quot; &quot;PORT UINT UInit.\n&quot;)" data-ref="_M/dev_info">dev_info</a>(NULL, <q>"PORT UINT UInit.\n"</q>);</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><b>struct</b> <a class="type" href="ifpga_hw.h.html#feature_ops" title='feature_ops' data-ref="feature_ops">feature_ops</a> <dfn class="decl def" id="port_uint_ops" title='port_uint_ops' data-ref="port_uint_ops">port_uint_ops</dfn> = {</td></tr>
<tr><th id="386">386</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::init" title='feature_ops::init' data-ref="feature_ops::init">init</a> = <a class="tu ref fn" href="#port_uint_init" title='port_uint_init' data-ref="port_uint_init">port_uint_init</a>,</td></tr>
<tr><th id="387">387</th><td>	.<a class="ref field" href="ifpga_hw.h.html#feature_ops::uinit" title='feature_ops::uinit' data-ref="feature_ops::uinit">uinit</a> = <a class="tu ref fn" href="#port_uint_uinit" title='port_uint_uinit' data-ref="port_uint_uinit">port_uint_uinit</a>,</td></tr>
<tr><th id="388">388</th><td>};</td></tr>
<tr><th id="389">389</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
