#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Tue Sep 10 14:58:19 2024
# Process ID: 6952
# Current directory: C:/Users/Student/project_10/project_10.runs/synth_1
# Command line: vivado.exe -log top_K_ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_K_ALU.tcl
# Log file: C:/Users/Student/project_10/project_10.runs/synth_1/top_K_ALU.vds
# Journal file: C:/Users/Student/project_10/project_10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_K_ALU.tcl -notrace
Command: synth_design -top top_K_ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.055 ; gain = 22.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_K_ALU' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/top_K_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'K_ALU' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/top_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'subtract' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/subtract.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_subtractor_1_bit' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_subtractor_1_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_subtractor_1_bit' (2#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_subtractor_1_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'subtract' (3#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/subtract.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mult.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mult' (4#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (5#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'and_gate' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/and_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (6#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/and_gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'or_gate' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/or_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'or_gate' (7#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/or_gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'xor_gate' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/xor_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xor_gate' (8#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/xor_gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/not_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (9#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/not_gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'identity_gate' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/identity_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'identity_gate' (10#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/identity_gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_logical' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/left_shift_logical.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux4.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (11#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (12#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (13#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_logical' (14#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/left_shift_logical.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift_logical' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_logical.v:1]
INFO: [Synth 8-6155] done synthesizing module 'right_shift_logical' (15#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_logical.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_arithmetic.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (16#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_arithmetic.v:2]
INFO: [Synth 8-6157] synthesizing module 'add_4' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/add_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder_1_bit' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_adder_1_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_1_bit' (17#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_adder_1_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add_4' (18#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/add_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'subtract_4' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/sub_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'subtract_4' (19#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/sub_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'hamm_wt' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/hamm.v:1]
INFO: [Synth 8-6157] synthesizing module 'bit1adder' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit1adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit1adder' (20#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit1adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'bit2adder' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit2adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit_adder' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit_adder' (21#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit2adder' (22#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit2adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit3adder' [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit3adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bit3adder' (23#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit3adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'hamm_wt' (24#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/hamm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'K_ALU' (25#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/top_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_K_ALU' (26#1) [C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/top_K_ALU.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.535 ; gain = 80.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.535 ; gain = 80.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.535 ; gain = 80.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1180.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/project_10/project_10.srcs/constrs_1/imports/K_ALU/constrains.xdc]
Finished Parsing XDC File [C:/Users/Student/project_10/project_10.srcs/constrs_1/imports/K_ALU/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/project_10/project_10.srcs/constrs_1/imports/K_ALU/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_K_ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_K_ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1295.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1295.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 31    
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.051 ; gain = 195.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT2   |    23|
|3     |LUT3   |    33|
|4     |LUT4   |    20|
|5     |LUT5   |    24|
|6     |LUT6   |    65|
|7     |IBUF   |    16|
|8     |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1299.246 ; gain = 84.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.246 ; gain = 199.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1311.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1317.105 ; gain = 217.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/project_10/project_10.runs/synth_1/top_K_ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_K_ALU_utilization_synth.rpt -pb top_K_ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 14:59:10 2024...
