// Seed: 122284471
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6
);
  assign id_4 = 1;
  assign id_4 = 1;
  wire id_8;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri1 id_3
);
  reg id_5 = "" <-> {1'b0};
  assign id_3 = id_2;
  always_ff id_5 <= id_0;
  wire id_6;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.type_2 = 0;
  integer id_7;
endmodule
