

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Thu Dec 24 01:36:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       C_5_unroll_50percent
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5045|  5045|  5045|  5045|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- unroll1         |    64|    64|         2|          -|          -|    32|    no    |
        |- unroll2         |   112|   112|         2|          -|          -|    56|    no    |
        |- loop3           |  1584|  1584|        99|          -|          -|    16|    no    |
        | + loop3_1        |    96|    96|         2|          -|          -|    48|    no    |
        |- Pipeline_loop4  |  3152|  3152|       197|          -|          -|    16|    no    |
        | + loop4_1        |    96|    96|         2|          -|          -|    48|    no    |
        | + loop4_2        |    32|    32|         4|          -|          -|     8|    no    |
        | + loop4_3        |    64|    64|         2|          -|          -|    32|    no    |
        |- loop5           |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   2405|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|     45|     33|    0|
|Multiplexer      |        -|      -|      -|    312|    -|
|Register         |        -|      -|   1221|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|   1266|   2750|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      3|     13|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |E_U        |des_dec_E        |        0|   6|   5|    0|    48|    6|     1|          288|
    |IP_U       |des_dec_IP       |        0|  14|   7|    0|    64|    7|     1|          448|
    |P_U        |des_dec_P        |        0|   6|   3|    0|    32|    6|     1|          192|
    |PC1_U      |des_dec_PC1      |        0|   6|   6|    0|    56|    6|     1|          336|
    |PC2_U      |des_dec_PC2      |        0|   6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|   7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        1|   0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|   0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                 |        3|  45|  33|    0|   840|  106|     8|         5072|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln171_fu_550_p2      |     +    |      0|  0|   15|           2|           7|
    |add_ln246_1_fu_1230_p2   |     +    |      0|  0|   18|          11|          11|
    |add_ln246_fu_1208_p2     |     +    |      0|  0|   16|           9|           9|
    |i_5_fu_1317_p2           |     +    |      0|  0|   15|           7|           1|
    |i_6_fu_698_p2            |     +    |      0|  0|   15|           5|           1|
    |i_7_fu_921_p2            |     +    |      0|  0|   15|           5|           1|
    |i_fu_623_p2              |     +    |      0|  0|   15|           6|           1|
    |j_4_fu_874_p2            |     +    |      0|  0|   15|           6|           1|
    |j_5_fu_1029_p2           |     +    |      0|  0|   13|           4|           1|
    |j_6_fu_1263_p2           |     +    |      0|  0|   15|           6|           1|
    |j_fu_941_p2              |     +    |      0|  0|   15|           6|           1|
    |sub_ln174_1_fu_589_p2    |     -    |      0|  0|   15|           8|           7|
    |sub_ln174_fu_570_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln184_fu_666_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln218_fu_889_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln229_fu_963_p2      |     -    |      0|  0|   15|           7|           6|
    |sub_ln232_fu_952_p2      |     -    |      0|  0|   15|           4|           5|
    |sub_ln240_1_fu_1083_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_2_fu_1089_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_fu_1065_p2     |     -    |      0|  0|   15|           7|           7|
    |sub_ln243_1_fu_1101_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln243_fu_1095_p2     |     -    |      0|  0|    8|           6|           6|
    |sub_ln254_fu_1284_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln270_fu_1332_p2     |     -    |      0|  0|   15|           8|           7|
    |and_ln240_fu_1124_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln243_fu_1172_p2     |    and   |      0|  0|   47|          47|          47|
    |empty_12_fu_704_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_13_fu_710_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_15_fu_722_p2       |   icmp   |      0|  0|   11|           5|           1|
    |empty_17_fu_734_p2       |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln171_fu_520_p2     |   icmp   |      0|  0|   11|           7|           8|
    |icmp_ln182_fu_617_p2     |   icmp   |      0|  0|   11|           6|           5|
    |icmp_ln192_fu_692_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln216_fu_868_p2     |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln223_fu_915_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln227_fu_935_p2     |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln235_fu_1023_p2    |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln252_fu_1257_p2    |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln267_fu_1311_p2    |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln174_1_fu_599_p2   |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln174_fu_580_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln184_fu_676_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln218_fu_899_p2     |   lshr   |      0|  0|  166|          56|          56|
    |lshr_ln229_fu_973_p2     |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln240_1_fu_1132_p2  |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln240_fu_1118_p2    |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln243_1_fu_1180_p2  |   lshr   |      0|  0|  148|          47|          47|
    |lshr_ln243_fu_1166_p2    |   lshr   |      0|  0|  148|          45|          47|
    |lshr_ln254_fu_1294_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln270_fu_1342_p2    |   lshr   |      0|  0|  182|          64|          64|
    |empty_14_fu_716_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_16_fu_728_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_18_fu_740_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln171_fu_535_p2       |    or    |      0|  0|    6|           6|           1|
    |or_ln241_fu_1150_p2      |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_1278_p2           |    xor   |      0|  0|   32|          32|          32|
    |xor_ln232_1_fu_1017_p2   |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_fu_1011_p2     |    xor   |      0|  0|   47|          47|          47|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 2405|        1021|         977|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |C_1_fu_176                   |   15|          3|   28|         84|
    |D_fu_180                     |   15|          3|   28|         84|
    |L_0_reg_409                  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  105|         22|    1|         22|
    |f_function_res_0_reg_467     |    9|          2|   32|         64|
    |i_0_0_reg_332                |    9|          2|    7|         14|
    |i_1_reg_354                  |    9|          2|    6|         12|
    |i_2_reg_365                  |    9|          2|    5|         10|
    |i_3_reg_420                  |    9|          2|    5|         10|
    |i_4_reg_489                  |    9|          2|    7|         14|
    |init_perm_res_0_0_reg_321    |    9|          2|   64|        128|
    |inv_init_perm_res_0_reg_500  |    9|          2|   64|        128|
    |j_0_reg_388                  |    9|          2|    6|         12|
    |j_1_reg_444                  |    9|          2|    6|         12|
    |j_2_reg_455                  |    9|          2|    4|          8|
    |j_3_reg_478                  |    9|          2|    6|         12|
    |permuted_choice_1_0_reg_343  |    9|          2|   64|        128|
    |s_input_0_reg_432            |    9|          2|   64|        128|
    |s_output_1_fu_184            |    9|          2|   32|         64|
    |sub_key_address0             |   15|          3|    4|         12|
    |sub_key_load_1_reg_376       |    9|          2|   64|        128|
    |temp_reg_399                 |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  312|         67|  561|       1202|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |C_1_fu_176                   |  28|   0|   28|          0|
    |D_fu_180                     |  28|   0|   28|          0|
    |L_0_reg_409                  |  32|   0|   32|          0|
    |L_reg_1392                   |  32|   0|   32|          0|
    |R_reg_1397                   |  32|   0|   32|          0|
    |add_ln171_reg_1387           |   7|   0|    7|          0|
    |add_ln246_1_reg_1566         |  11|   0|   11|          0|
    |ap_CS_fsm                    |  21|   0|   21|          0|
    |f_function_res_0_reg_467     |  32|   0|   32|          0|
    |i_0_0_reg_332                |   7|   0|    7|          0|
    |i_1_reg_354                  |   6|   0|    6|          0|
    |i_2_reg_365                  |   5|   0|    5|          0|
    |i_3_reg_420                  |   5|   0|    5|          0|
    |i_4_reg_489                  |   7|   0|    7|          0|
    |i_5_reg_1607                 |   7|   0|    7|          0|
    |i_6_reg_1449                 |   5|   0|    5|          0|
    |i_7_reg_1500                 |   5|   0|    5|          0|
    |i_reg_1410                   |   6|   0|    6|          0|
    |init_perm_res_0_0_reg_321    |  64|   0|   64|          0|
    |inv_init_perm_res_0_reg_500  |  64|   0|   64|          0|
    |j_0_reg_388                  |   6|   0|    6|          0|
    |j_1_reg_444                  |   6|   0|    6|          0|
    |j_2_reg_455                  |   4|   0|    4|          0|
    |j_3_reg_478                  |   6|   0|    6|          0|
    |j_4_reg_1477                 |   6|   0|    6|          0|
    |j_5_reg_1546                 |   4|   0|    4|          0|
    |j_6_reg_1579                 |   6|   0|    6|          0|
    |j_reg_1513                   |   6|   0|    6|          0|
    |permuted_choice_1_0_reg_343  |  64|   0|   64|          0|
    |pre_output_reg_1505          |  64|   0|   64|          0|
    |s_input_0_reg_432            |  64|   0|   64|          0|
    |s_output_1_fu_184            |  32|   0|   32|          0|
    |sub_key_addr_reg_1457        |   4|   0|    4|          0|
    |sub_key_load_1_reg_376       |  64|   0|   64|          0|
    |sub_ln240_2_reg_1556         |   5|   0|    6|          1|
    |sub_ln240_reg_1551           |   6|   0|    7|          1|
    |sub_ln243_1_reg_1561         |   5|   0|    6|          1|
    |temp_reg_399                 |  32|   0|   32|          0|
    |tmp_9_reg_1469               |  56|   0|   56|          0|
    |trunc_ln173_reg_1377         |  62|   0|   62|          0|
    |trunc_ln184_1_reg_1420       |  63|   0|   63|          0|
    |trunc_ln218_1_reg_1487       |  63|   0|   63|          0|
    |trunc_ln254_1_reg_1589       |  31|   0|   31|          0|
    |trunc_ln270_1_reg_1617       |  63|   0|   63|          0|
    |xor_ln232_1_reg_1538         |  48|   0|   48|          0|
    |xor_ln232_reg_1533           |  47|   0|   47|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1221|   0| 1224|          3|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

