<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_mbx_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6800_2ip_2hpm__mbx__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_mbx_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2ip_2hpm__mbx__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_MBX_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_MBX_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CR;                          <span class="comment">/* 0x0: Command Registers */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t SR;                          <span class="comment">/* 0x4: Status Registers */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __W  uint32_t TXREG;                       <span class="comment">/* 0x8: Transmit word message to other core. */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint32_t RXREG;                       <span class="comment">/* 0xC: Receive word message from other core. */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __W  uint32_t TXWRD[1];                    <span class="comment">/* 0x10: TXFIFO for sending message to other core */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __R  uint8_t  RESERVED0[12];               <span class="comment">/* 0x14 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __R  uint32_t RXWRD[1];                    <span class="comment">/* 0x20: RXFIFO for receiving message from other core */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>} <a class="code hl_struct" href="structMBX__Type.html">MBX_Type</a>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* Bitfield definition for register: CR */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/*</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * TXRESET (RW)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * Reset TX Fifo and word.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#afcb2bc7bd0d114b8afb0751482e3b792">   29</a></span><span class="preprocessor">#define MBX_CR_TXRESET_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a7ed5b90c205f3a194deeaae34e1a7cc9">   30</a></span><span class="preprocessor">#define MBX_CR_TXRESET_SHIFT (31U)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a100c8bfc6cc3313175e634b80b54d62b">   31</a></span><span class="preprocessor">#define MBX_CR_TXRESET_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_TXRESET_SHIFT) &amp; MBX_CR_TXRESET_MASK)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a0f3f5d6699fb4f03052b521c5ae8bfcf">   32</a></span><span class="preprocessor">#define MBX_CR_TXRESET_GET(x) (((uint32_t)(x) &amp; MBX_CR_TXRESET_MASK) &gt;&gt; MBX_CR_TXRESET_SHIFT)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * BARCTL (RW)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * Bus Access Response Control, when bit 15:14=</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * 00: no bus error will be generated,      no wait for fifo write when fifo full and  no wait for word/fifo read when word message invalid or fifo empty; or when write to word/fifo message will be ignored.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> *  01: bus error will be generated when: 1, access invalid address; 2, write to ready only addr; 3, write to fulled fifo or valid message; 4, read from a emptied fifo/word message.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * 10: no error will be generated, but bus will wait when 1, write to fulled fifo/reg message; 2, read from a emptied fifo/reg message; write to word message will overwrite the existing reg value enven word message are still valid; read from invalid word message will read out last read out message data.happen.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * 11: reserved.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ac2cbf29e26c446a97da3cd1ebd88a938">   43</a></span><span class="preprocessor">#define MBX_CR_BARCTL_MASK (0xC000U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab20258fa1202486f50767b1d3ac2eb3d">   44</a></span><span class="preprocessor">#define MBX_CR_BARCTL_SHIFT (14U)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab521a841e5b43a4b4e8fc0b5c3013fef">   45</a></span><span class="preprocessor">#define MBX_CR_BARCTL_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_BARCTL_SHIFT) &amp; MBX_CR_BARCTL_MASK)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a22cdd3a49539a863ee6fc699edb2b132">   46</a></span><span class="preprocessor">#define MBX_CR_BARCTL_GET(x) (((uint32_t)(x) &amp; MBX_CR_BARCTL_MASK) &gt;&gt; MBX_CR_BARCTL_SHIFT)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/*</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * BEIE (RW)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> *</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * Bus Error Interrupt Enable, will enable the interrupt for any bus  error as described in the SR bit 13 to bit 8.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * 1, enable the bus access error interrupt.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * 0, disable the bus access error interrupt.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a3ef881b6c7ec16d108eeac1135f14028">   55</a></span><span class="preprocessor">#define MBX_CR_BEIE_MASK (0x100U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a06932f01d48feebc7d9686715dc461c7">   56</a></span><span class="preprocessor">#define MBX_CR_BEIE_SHIFT (8U)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a5fc3e9147c0b38482692dec39e6faf53">   57</a></span><span class="preprocessor">#define MBX_CR_BEIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_BEIE_SHIFT) &amp; MBX_CR_BEIE_MASK)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a730fd44e42b3a23e1c6bcb1743e7255f">   58</a></span><span class="preprocessor">#define MBX_CR_BEIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_BEIE_MASK) &gt;&gt; MBX_CR_BEIE_SHIFT)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/*</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * TFMAIE (RW)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> *</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * TX FIFO message available interrupt enable.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * 1, enable the TX FIFO massage available interrupt.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * 0, disable the TX FIFO message available interrupt.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#afeee5c6056cc0d123c38984907adc279">   67</a></span><span class="preprocessor">#define MBX_CR_TFMAIE_MASK (0x80U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a7be674c76cce83a44df36c8020f9f094">   68</a></span><span class="preprocessor">#define MBX_CR_TFMAIE_SHIFT (7U)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a96ddb29305cd4ed4f154a4fe818ce6a7">   69</a></span><span class="preprocessor">#define MBX_CR_TFMAIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_TFMAIE_SHIFT) &amp; MBX_CR_TFMAIE_MASK)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a40ded7205cec014cfe68b13815f4d562">   70</a></span><span class="preprocessor">#define MBX_CR_TFMAIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_TFMAIE_MASK) &gt;&gt; MBX_CR_TFMAIE_SHIFT)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/*</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * TFMEIE (RW)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> *</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * TX FIFO message empty interrupt enable.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * 1, enable the TX FIFO massage empty interrupt.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * 0, disable the TX FIFO message empty interrupt.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aa61b535e15650a7534acc37bc1807e1e">   79</a></span><span class="preprocessor">#define MBX_CR_TFMEIE_MASK (0x40U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a0f59e1ce1783c8ed9e12dba096e4f3ca">   80</a></span><span class="preprocessor">#define MBX_CR_TFMEIE_SHIFT (6U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a52df3bae0db4b5e6791b0014dab52b08">   81</a></span><span class="preprocessor">#define MBX_CR_TFMEIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_TFMEIE_SHIFT) &amp; MBX_CR_TFMEIE_MASK)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab770ac54d5b01cecb1e1c063b3dcecca">   82</a></span><span class="preprocessor">#define MBX_CR_TFMEIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_TFMEIE_MASK) &gt;&gt; MBX_CR_TFMEIE_SHIFT)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * RFMAIE (RW)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> *</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * RX FIFO message available interrupt enable.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * 1, enable the RX FIFO massage available interrupt.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * 0, disable the RX FIFO message available interrupt.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a87a074178d6299c20beffd444393a256">   91</a></span><span class="preprocessor">#define MBX_CR_RFMAIE_MASK (0x20U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ad0df910dba17bfed933fa22e65774dac">   92</a></span><span class="preprocessor">#define MBX_CR_RFMAIE_SHIFT (5U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a43eaa7df36438d1125524c598cb98c2e">   93</a></span><span class="preprocessor">#define MBX_CR_RFMAIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_RFMAIE_SHIFT) &amp; MBX_CR_RFMAIE_MASK)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ada35c5518a4d2b63f48d6c7dbd532de9">   94</a></span><span class="preprocessor">#define MBX_CR_RFMAIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_RFMAIE_MASK) &gt;&gt; MBX_CR_RFMAIE_SHIFT)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/*</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * RFMFIE (RW)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> *</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * RX fifo message full interrupt enable.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * 1, enable the RX fifo message full interrupt.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * 0, disable the RX fifo message full interrupt.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aca6406b922a95ed0aeb9ee0c6ec39089">  103</a></span><span class="preprocessor">#define MBX_CR_RFMFIE_MASK (0x10U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#acda5e1f3715f054ce46bf2dd64039cf3">  104</a></span><span class="preprocessor">#define MBX_CR_RFMFIE_SHIFT (4U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ae3b4e8777f727fab296dc664b8d57e60">  105</a></span><span class="preprocessor">#define MBX_CR_RFMFIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_RFMFIE_SHIFT) &amp; MBX_CR_RFMFIE_MASK)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aff3f103295ee62827550e564bcfb7fe4">  106</a></span><span class="preprocessor">#define MBX_CR_RFMFIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_RFMFIE_MASK) &gt;&gt; MBX_CR_RFMFIE_SHIFT)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/*</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * TWMEIE (RW)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> *</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * TX word message empty interrupt enable.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 1, enable the TX word massage empty interrupt.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * 0, disable the TX word message empty interrupt.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a477b83036ba686b1f25c23f50f5b4811">  115</a></span><span class="preprocessor">#define MBX_CR_TWMEIE_MASK (0x2U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a4aed4eab4233c149b9e2239ff9fdadb7">  116</a></span><span class="preprocessor">#define MBX_CR_TWMEIE_SHIFT (1U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a5ed447beae916ab320a38e99fe33a480">  117</a></span><span class="preprocessor">#define MBX_CR_TWMEIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_TWMEIE_SHIFT) &amp; MBX_CR_TWMEIE_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a267a86166eff0be1aef55ffa49f82f31">  118</a></span><span class="preprocessor">#define MBX_CR_TWMEIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_TWMEIE_MASK) &gt;&gt; MBX_CR_TWMEIE_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * RWMVIE (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * RX word message valid interrupt enable.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 1, enable the RX word massage valid interrupt.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * 0, disable the RX word message valid interrupt.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ac6a87be7f7f7984a3ea94c830e4c8efd">  127</a></span><span class="preprocessor">#define MBX_CR_RWMVIE_MASK (0x1U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a479275d6942ef4adcf2e0176669acd54">  128</a></span><span class="preprocessor">#define MBX_CR_RWMVIE_SHIFT (0U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ae31f4ca740754e64fcaab4a6f2428278">  129</a></span><span class="preprocessor">#define MBX_CR_RWMVIE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_CR_RWMVIE_SHIFT) &amp; MBX_CR_RWMVIE_MASK)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a95cb5bd7397eb3520bcd6f6d878c4d0d">  130</a></span><span class="preprocessor">#define MBX_CR_RWMVIE_GET(x) (((uint32_t)(x) &amp; MBX_CR_RWMVIE_MASK) &gt;&gt; MBX_CR_RWMVIE_SHIFT)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Bitfield definition for register: SR */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * RFVC (RO)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * RX FIFO valid message count</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#abdc2d40e99c84d3e61d2a2543f6f0654">  138</a></span><span class="preprocessor">#define MBX_SR_RFVC_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a30a8e53eff8fe0ec5d5e16a7aea6d23d">  139</a></span><span class="preprocessor">#define MBX_SR_RFVC_SHIFT (20U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ac32fa3c84c45b718103b59f4c9cfdbcd">  140</a></span><span class="preprocessor">#define MBX_SR_RFVC_GET(x) (((uint32_t)(x) &amp; MBX_SR_RFVC_MASK) &gt;&gt; MBX_SR_RFVC_SHIFT)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/*</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * TFEC (RO)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> *</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * TX FIFO empty message word count</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#abd89d95301bd815e549eba49e7d41027">  147</a></span><span class="preprocessor">#define MBX_SR_TFEC_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a30a600a558c31e2d9f5d43510e88cb06">  148</a></span><span class="preprocessor">#define MBX_SR_TFEC_SHIFT (16U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a1a4c4b16955775a264a80d59213fa5fd">  149</a></span><span class="preprocessor">#define MBX_SR_TFEC_GET(x) (((uint32_t)(x) &amp; MBX_SR_TFEC_MASK) &gt;&gt; MBX_SR_TFEC_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * ERRRE (W1C)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * bus Error for read when rx word message are still invalid, this bit is W1C bit.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * 1, read from word message when the word message are still invalid will cause this error bit set.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 0, nothis kind of bus error; write this bit to 1 will clear this bit when this kind of error happen.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a0cf63a31a20ddc76cd553be4584a0c34">  158</a></span><span class="preprocessor">#define MBX_SR_ERRRE_MASK (0x2000U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a619f93b47830ade8c956957a56d1bd0a">  159</a></span><span class="preprocessor">#define MBX_SR_ERRRE_SHIFT (13U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a545739ec6d84d56814f442df99b28fa4">  160</a></span><span class="preprocessor">#define MBX_SR_ERRRE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_ERRRE_SHIFT) &amp; MBX_SR_ERRRE_MASK)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aefadcec7962e343f0765902da9cb19d6">  161</a></span><span class="preprocessor">#define MBX_SR_ERRRE_GET(x) (((uint32_t)(x) &amp; MBX_SR_ERRRE_MASK) &gt;&gt; MBX_SR_ERRRE_SHIFT)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/*</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * EWTRF (W1C)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> *</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * bus Error for write when tx word message are still valid, this bit is W1C bit.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * 1, write to word message when the word message are still valid will cause this error bit set.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * 0, nothis kind of bus error; write this bit to 1 will clear this bit when this kind of error happen.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab7e560b5ab1a0323d3597b5829dc15b2">  170</a></span><span class="preprocessor">#define MBX_SR_EWTRF_MASK (0x1000U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a99e464ffc6c2cf7e96134fb9cba7ac76">  171</a></span><span class="preprocessor">#define MBX_SR_EWTRF_SHIFT (12U)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ae6ea2543e5c76a1dce22de926bbde49e">  172</a></span><span class="preprocessor">#define MBX_SR_EWTRF_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_EWTRF_SHIFT) &amp; MBX_SR_EWTRF_MASK)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#abec46054a23f7dde9f3e5ff3297f0e8f">  173</a></span><span class="preprocessor">#define MBX_SR_EWTRF_GET(x) (((uint32_t)(x) &amp; MBX_SR_EWTRF_MASK) &gt;&gt; MBX_SR_EWTRF_SHIFT)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/*</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * ERRFE (W1C)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> *</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * bus Error for read when rx fifo empty, this bit is W1C bit.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * 1, read from a empty rx fifo will cause this error bit set.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * 0, nothis kind of bus error; write this bit to 1 will clear this bit when this kind of error happen.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a2a83fcdd6d0a8ca1e1f82a28f01e3638">  182</a></span><span class="preprocessor">#define MBX_SR_ERRFE_MASK (0x800U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a994c3f2986f4eaba800cadab2150356f">  183</a></span><span class="preprocessor">#define MBX_SR_ERRFE_SHIFT (11U)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a8e6210c41cfaa5e619be79e9a8a1fa0f">  184</a></span><span class="preprocessor">#define MBX_SR_ERRFE_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_ERRFE_SHIFT) &amp; MBX_SR_ERRFE_MASK)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a8f2c049f698af52bb8ad775a65253426">  185</a></span><span class="preprocessor">#define MBX_SR_ERRFE_GET(x) (((uint32_t)(x) &amp; MBX_SR_ERRFE_MASK) &gt;&gt; MBX_SR_ERRFE_SHIFT)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * EWTFF (W1C)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * bus Error for write when tx fifo full, this bit is W1C bit.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * 1, write to a fulled tx fifo will cause this error bit set.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * 0, nothis kind of bus error; write this bit to 1 will clear this bit when this kind of error happen.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a88b22f68eaa166bd5edb0949f7ee5789">  194</a></span><span class="preprocessor">#define MBX_SR_EWTFF_MASK (0x400U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#af082ee0ce15cefdab51d80f24edd9470">  195</a></span><span class="preprocessor">#define MBX_SR_EWTFF_SHIFT (10U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a96afc3b4d8f1224f3d2ae707d98a625c">  196</a></span><span class="preprocessor">#define MBX_SR_EWTFF_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_EWTFF_SHIFT) &amp; MBX_SR_EWTFF_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a9beb144c1951b816ed63e83569b7debd">  197</a></span><span class="preprocessor">#define MBX_SR_EWTFF_GET(x) (((uint32_t)(x) &amp; MBX_SR_EWTFF_MASK) &gt;&gt; MBX_SR_EWTFF_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * EAIVA (W1C)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * bus Error for Accessing Invalid Address; this bit is W1C bit.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * 1, read and write to invalid address in the bus of this block, will set this bit.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * 0, nothis kind of bus error; write this bit to 1 will clear this bit when this kind of error happen.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab529cf0226f36cba62821bc414d5dd69">  206</a></span><span class="preprocessor">#define MBX_SR_EAIVA_MASK (0x200U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a6dc029da7d698874c64a80103e9b99db">  207</a></span><span class="preprocessor">#define MBX_SR_EAIVA_SHIFT (9U)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aaf6557c5f8f5c0d76042177a13fb9519">  208</a></span><span class="preprocessor">#define MBX_SR_EAIVA_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_EAIVA_SHIFT) &amp; MBX_SR_EAIVA_MASK)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a122f8939abcc54a5e13e9b369d5aed8a">  209</a></span><span class="preprocessor">#define MBX_SR_EAIVA_GET(x) (((uint32_t)(x) &amp; MBX_SR_EAIVA_MASK) &gt;&gt; MBX_SR_EAIVA_SHIFT)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * EW2RO (W1C)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * bus Error for Write to Read Only address; this bit is W1C bit.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 1, write to read only address happened in the bus of this block.</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 0, nothis kind of bus error; write this bit to 1 will clear this bit when this kind of error happen.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a186bc0f34789bb6cd76c1b2c472e6a00">  218</a></span><span class="preprocessor">#define MBX_SR_EW2RO_MASK (0x100U)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a63ba71d9a6c8b474c43c95a000757a0a">  219</a></span><span class="preprocessor">#define MBX_SR_EW2RO_SHIFT (8U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a3f48e1253eb3303d85204d7a0e662760">  220</a></span><span class="preprocessor">#define MBX_SR_EW2RO_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_EW2RO_SHIFT) &amp; MBX_SR_EW2RO_MASK)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a1d86dd23a5ac1dca1548fac3bc64e1ea">  221</a></span><span class="preprocessor">#define MBX_SR_EW2RO_GET(x) (((uint32_t)(x) &amp; MBX_SR_EW2RO_MASK) &gt;&gt; MBX_SR_EW2RO_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * TFMA (RW)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * TX FIFO Message slot available, the 4x32 TX FIFO message buffer to the other core full, will not trigger any interrupt.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 1, TXFIFO message buffer has slot available</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * 0, no slot available (fifo full)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a8c2911e07a1fd6921708ad4d0dc488cc">  230</a></span><span class="preprocessor">#define MBX_SR_TFMA_MASK (0x80U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ad588d05cc1f46181f92db6bcf9b169bf">  231</a></span><span class="preprocessor">#define MBX_SR_TFMA_SHIFT (7U)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a97f5fcb176c1ac972945bc25cd59ba82">  232</a></span><span class="preprocessor">#define MBX_SR_TFMA_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_TFMA_SHIFT) &amp; MBX_SR_TFMA_MASK)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a68a3ca3907bf186b5ab841b897c3026e">  233</a></span><span class="preprocessor">#define MBX_SR_TFMA_GET(x) (((uint32_t)(x) &amp; MBX_SR_TFMA_MASK) &gt;&gt; MBX_SR_TFMA_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * TFME (RW)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * TX FIFO Message Empty, no any data in the message FIFO buffer from other core, will not trigger any interrupt.message from other core.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 1, no any message data in TXFIFO from other core.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * 0, there are some data in the 4x32 TX FIFO from other core yet.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab6204dd9a1c675454977e85545cc49b0">  242</a></span><span class="preprocessor">#define MBX_SR_TFME_MASK (0x40U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a3d7e739425861b4c8ac38da095c2edb3">  243</a></span><span class="preprocessor">#define MBX_SR_TFME_SHIFT (6U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a0991961fcc9cda7ac1e4192112806e30">  244</a></span><span class="preprocessor">#define MBX_SR_TFME_SET(x) (((uint32_t)(x) &lt;&lt; MBX_SR_TFME_SHIFT) &amp; MBX_SR_TFME_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a87c714d3a06bd51ff5d610d48aebc753">  245</a></span><span class="preprocessor">#define MBX_SR_TFME_GET(x) (((uint32_t)(x) &amp; MBX_SR_TFME_MASK) &gt;&gt; MBX_SR_TFME_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * RFMA (RO)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * RX FIFO Message Available, available data in the 4x32 TX FIFO message buffer to the other core, will trigger interrupt if the related interrupt enable bit set in the control (CR) registrer.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * 1, no any data in the 4x32 TXFIFO message buffer.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * 0, there are some data in the  the 4x32 TXFIFO message buffer already.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab4a555fb028ae8aa1106976d2521cef4">  254</a></span><span class="preprocessor">#define MBX_SR_RFMA_MASK (0x20U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a22b4c20f199a9216f1deec26f0dd3ae5">  255</a></span><span class="preprocessor">#define MBX_SR_RFMA_SHIFT (5U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a1cc014971bb68ea4d82cb06bd2188f59">  256</a></span><span class="preprocessor">#define MBX_SR_RFMA_GET(x) (((uint32_t)(x) &amp; MBX_SR_RFMA_MASK) &gt;&gt; MBX_SR_RFMA_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/*</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * RFMF (RO)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> *</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * RX FIFO Message Full, message from other core; will trigger interrupt if the related interrupt enable bit set in the control (CR) registrer.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * 1, the other core had written 4x32 message in the RXFIFO.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * 0, no 4x32 RX FIFO message from other core yet.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ad69bc9247c85cfae348e22841ad85534">  265</a></span><span class="preprocessor">#define MBX_SR_RFMF_MASK (0x10U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a4f00a271b739d5c943aa385ea51198e8">  266</a></span><span class="preprocessor">#define MBX_SR_RFMF_SHIFT (4U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#af8427e2e9ec706953016b1f6b9e10e97">  267</a></span><span class="preprocessor">#define MBX_SR_RFMF_GET(x) (((uint32_t)(x) &amp; MBX_SR_RFMF_MASK) &gt;&gt; MBX_SR_RFMF_SHIFT)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/*</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * TWME (RO)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> *</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * TX word message empty, will trigger interrupt if the related interrupt enable bit set in the control (CR) registrer.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * 1, means this core had write word message to TXREG.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * 0, means no valid word message in the TXREG yet.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a31956bf10e8f63d32df67c85150b850f">  276</a></span><span class="preprocessor">#define MBX_SR_TWME_MASK (0x2U)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a3cc814878de97582d8d7b490546513ca">  277</a></span><span class="preprocessor">#define MBX_SR_TWME_SHIFT (1U)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#adfef170c574ba643416b44c7dc0ba375">  278</a></span><span class="preprocessor">#define MBX_SR_TWME_GET(x) (((uint32_t)(x) &amp; MBX_SR_TWME_MASK) &gt;&gt; MBX_SR_TWME_SHIFT)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/*</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * RWMV (RO)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> *</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * RX word message valid, will trigger interrupt if the related interrupt enable bit set in the control (CR) registrer.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 1, the other core had written word message in the RXREG.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 0, no valid word message yet in the RXREG.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aaeffa5fb875658346e5d47b249c26d21">  287</a></span><span class="preprocessor">#define MBX_SR_RWMV_MASK (0x1U)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#aadc7d972a208af91aeb0255bc9a0339c">  288</a></span><span class="preprocessor">#define MBX_SR_RWMV_SHIFT (0U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#af7d0af861585477617ef8b581fe0834e">  289</a></span><span class="preprocessor">#define MBX_SR_RWMV_GET(x) (((uint32_t)(x) &amp; MBX_SR_RWMV_MASK) &gt;&gt; MBX_SR_RWMV_SHIFT)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/* Bitfield definition for register: TXREG */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * TXREG (WO)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * Transmit word message to other core.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ae57ce0dff43bfb8e82577c991e176d85">  297</a></span><span class="preprocessor">#define MBX_TXREG_TXREG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ad35aa9026a687cbb8d3511804458f714">  298</a></span><span class="preprocessor">#define MBX_TXREG_TXREG_SHIFT (0U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab5c79bdb8b9a3037c7704413c0536fcb">  299</a></span><span class="preprocessor">#define MBX_TXREG_TXREG_SET(x) (((uint32_t)(x) &lt;&lt; MBX_TXREG_TXREG_SHIFT) &amp; MBX_TXREG_TXREG_MASK)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a2701b6b151ec00b2598c0bf1b17bef92">  300</a></span><span class="preprocessor">#define MBX_TXREG_TXREG_GET(x) (((uint32_t)(x) &amp; MBX_TXREG_TXREG_MASK) &gt;&gt; MBX_TXREG_TXREG_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* Bitfield definition for register: RXREG */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * RXREG (RO)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * Receive word message from other core.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a8b326428654e5e1b7ce1ff1928bf5a47">  308</a></span><span class="preprocessor">#define MBX_RXREG_RXREG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ae536670a005538c803d278e78f79d64b">  309</a></span><span class="preprocessor">#define MBX_RXREG_RXREG_SHIFT (0U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a445b43781e4ae368d026b61d7aacc637">  310</a></span><span class="preprocessor">#define MBX_RXREG_RXREG_GET(x) (((uint32_t)(x) &amp; MBX_RXREG_RXREG_MASK) &gt;&gt; MBX_RXREG_RXREG_SHIFT)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/* Bitfield definition for register array: TXWRD */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/*</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * TXFIFO (WO)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * TXFIFO for sending message to other core, FIFO size, 4x32</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * can write one of the word address to push data to the FIFO;</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * can also use 4x32 burst write from 0x010 to push 4 words to the FIFO.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a09abdf923494f86fa4cccbd14c280fa6">  320</a></span><span class="preprocessor">#define MBX_TXWRD_TXFIFO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a76c702254e8825aec399b1ed83d74c67">  321</a></span><span class="preprocessor">#define MBX_TXWRD_TXFIFO_SHIFT (0U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a03b6ea75c67cf7b83d0b9b39312a021f">  322</a></span><span class="preprocessor">#define MBX_TXWRD_TXFIFO_SET(x) (((uint32_t)(x) &lt;&lt; MBX_TXWRD_TXFIFO_SHIFT) &amp; MBX_TXWRD_TXFIFO_MASK)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a4a25e3fc7fa8471ffbf2c567664ed1b9">  323</a></span><span class="preprocessor">#define MBX_TXWRD_TXFIFO_GET(x) (((uint32_t)(x) &amp; MBX_TXWRD_TXFIFO_MASK) &gt;&gt; MBX_TXWRD_TXFIFO_SHIFT)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/* Bitfield definition for register array: RXWRD */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/*</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * RXFIFO (RO)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> *</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * RXFIFO for receiving message from other core, FIFO size, 4x32</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * can read one of the word address to pop data to the FIFO;</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * can also use 4x32 burst read from 0x020 to read 4 words from the FIFO.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a264e7706ae67e0a82a598f110afb88cc">  333</a></span><span class="preprocessor">#define MBX_RXWRD_RXFIFO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ab0497f64920e916d73bb065bc8ee7a84">  334</a></span><span class="preprocessor">#define MBX_RXWRD_RXFIFO_SHIFT (0U)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ac5903383c86823b3bf3e2d16ba75a9f4">  335</a></span><span class="preprocessor">#define MBX_RXWRD_RXFIFO_GET(x) (((uint32_t)(x) &amp; MBX_RXWRD_RXFIFO_MASK) &gt;&gt; MBX_RXWRD_RXFIFO_SHIFT)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">/* TXWRD register group index macro definition */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#ae55c4156cecb28a195b97fefb3b6ea22">  340</a></span><span class="preprocessor">#define MBX_TXWRD_TXFIFO0 (0UL)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/* RXWRD register group index macro definition */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__mbx__regs_8h.html#a15ba15b04ab0b3863fcaa6d3612e09e1">  343</a></span><span class="preprocessor">#define MBX_RXWRD_RXFIFO0 (0UL)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_MBX_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMBX__Type_html"><div class="ttname"><a href="structMBX__Type.html">MBX_Type</a></div><div class="ttdef"><b>Definition</b> hpm_mbx_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="HPM6800_2ip_2hpm__mbx__regs_8h.html">hpm_mbx_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:51:58 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
