Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Aug  6 10:20:30 2021
| Host         : DESKTOP-R1R40B4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (42)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.370        0.000                      0                26719        0.045        0.000                      0                26703        0.548        0.000                       0                 16921  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_i/clk_wiz_0/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_130_design_1_clk_wiz_0_0                                                              {0.000 3.846}        7.692           130.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 25.000}       50.000          20.000          
design_1_i/clk_wiz_1/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_12mhz_design_1_clk_wiz_1_0_1                                                          {0.000 41.667}       83.333          12.000          
  clkfbout_design_1_clk_wiz_1_0_1                                                           {0.000 25.000}       50.000          20.000          
lvds_dco1_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin                                                                                {0.595 1.786}        2.381           419.992         
  clkfb_o                                                                                   {2.976 32.739}       59.525          16.800          
lvds_dco1_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_2                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_2                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco1_p2                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_4                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_4                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin_1                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_1                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_3                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_3                                                                                 {2.976 32.739}       59.525          16.800          
lvds_fco1_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco1_p1                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco1_p2                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco2_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco2_p1                                                                                {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        1.000        0.000                      0                20000        0.056        0.000                      0                20000        2.500        0.000                       0                 12772  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.302        0.000                      0                  928        0.061        0.000                      0                  928       15.732        0.000                       0                   483  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_130_design_1_clk_wiz_0_0                                                                    5.156        0.000                      0                   30        0.213        0.000                      0                   30        3.496        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                              48.592        0.000                       0                     3  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_12mhz_design_1_clk_wiz_1_0_1                                                               78.436        0.000                      0                  518        0.045        0.000                      0                  518       41.267        0.000                       0                  1038  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                                                            48.592        0.000                       0                     3  
lvds_dco1_p                                                                                      10.482        0.000                      0                   35        0.144        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin                                                                                      0.614        0.000                      0                  410        0.120        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o                                                                                                                                                                                                                                    40.475        0.000                       0                     3  
lvds_dco1_p1                                                                                     10.336        0.000                      0                   35        0.183        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_2                                                                                    0.813        0.000                      0                  410        0.111        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_2                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco1_p2                                                                                      9.468        0.000                      0                   35        0.571        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_4                                                                                    0.956        0.000                      0                  262        0.127        0.000                      0                  262        0.548        0.000                       0                   201  
  clkfb_o_4                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p                                                                                      10.439        0.000                      0                   35        0.188        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_1                                                                                    0.724        0.000                      0                  410        0.112        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_1                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p1                                                                                     10.375        0.000                      0                   35        0.215        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_3                                                                                    0.991        0.000                      0                  410        0.117        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_3                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_fco1_p                                                                                      82.324        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p1                                                                                     82.535        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p2                                                                                     82.558        0.000                      0                   70        0.106        0.000                      0                   70       41.266        0.000                       0                   141  
lvds_fco2_p                                                                                      82.509        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p1                                                                                     82.566        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.421        0.000                      0                    8                                                                        
clk_12mhz_design_1_clk_wiz_1_0_1                                                            clk_fpga_0                                                                                        0.370        0.000                      0                 1554        0.117        0.000                      0                 1554  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.367        0.000                      0                    8                                                                        
lvds_fco1_p                                                                                 clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.500        0.000                      0                  224        0.861        0.000                      0                  224  
lvds_fco1_p1                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.628        0.000                      0                  224        0.853        0.000                      0                  224  
lvds_fco1_p2                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 76.651        0.000                      0                  140        1.411        0.000                      0                  140  
lvds_fco2_p                                                                                 clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.670        0.000                      0                  224        0.859        0.000                      0                  224  
lvds_fco2_p1                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.767        0.000                      0                  224        0.654        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        0.967        0.000                      0                  460        0.251        0.000                      0                  460  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.055        0.000                      0                  100        0.259        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 0.266ns (3.106%)  route 8.299ns (96.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.095    11.558    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y3           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y3           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X3Y3           FDRE (Setup_fdre_C_R)       -0.304    12.558    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 0.266ns (3.114%)  route 8.275ns (96.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.072    11.534    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y4           FDSE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y4           FDSE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.304    12.558    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 0.266ns (3.331%)  route 7.720ns (96.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.517    10.979    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X3Y2           FDRE (Setup_fdre_C_R)       -0.304    12.558    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 0.266ns (3.331%)  route 7.720ns (96.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.517    10.979    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.584    12.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y2           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X3Y2           FDRE (Setup_fdre_C_R)       -0.304    12.558    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 0.266ns (3.482%)  route 7.374ns (96.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         7.170    10.633    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X2Y52          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.414    12.738    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y52          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.281    12.411    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.266ns (3.567%)  route 7.191ns (96.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.987    10.450    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y53          FDSE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.414    12.738    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y53          FDSE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X3Y53          FDSE (Setup_fdse_C_S)       -0.304    12.388    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.266ns (3.567%)  route 7.191ns (96.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.987    10.450    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y53          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.414    12.738    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y53          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.304    12.388    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.266ns (3.567%)  route 7.191ns (96.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         6.987    10.450    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y53          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.414    12.738    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y53          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.304    12.388    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.266ns (4.228%)  route 6.026ns (95.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         5.822     9.285    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y103         FDSE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.244    12.568    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y103         FDSE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X3Y103         FDSE (Setup_fdse_C_S)       -0.304    12.218    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.266ns (4.228%)  route 6.026ns (95.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         5.822     9.285    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.244    12.568    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.304    12.218    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  2.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.709     1.460    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y292        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y292        FDRE (Prop_fdre_C_Q)         0.091     1.551 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.095     1.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y291        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.955     1.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y291        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.280     1.474    
    SLICE_X34Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.590    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.520%)  route 0.197ns (57.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.638     1.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y149         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     1.507 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[6]/Q
                         net (fo=1, routed)           0.197     1.704    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do[6]
    SLICE_X2Y150         LUT6 (Prop_lut6_I4_O)        0.028     1.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[6]_i_1/O
                         net (fo=1, routed)           0.000     1.732    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/next_di[6]
    SLICE_X2Y150         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.828     1.627    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y150         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[6]/C
                         clock pessimism             -0.048     1.579    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.087     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.272ns (67.056%)  route 0.134ns (32.944%))
  Logic Levels:           3  (CARRY4=2 SRL16E=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.588     1.339    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X18Y199        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y199        FDRE (Prop_fdre_C_Q)         0.118     1.457 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/Q
                         net (fo=2, routed)           0.133     1.590    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I3
    SLICE_X18Y199        SRL16E (Prop_srl16e_A3_Q)    0.030     1.620 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.000     1.620    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X18Y199        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097     1.717 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     1.718    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X18Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.745 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X18Y200        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.895     1.694    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X18Y200        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.056     1.638    
    SLICE_X18Y200        FDRE (Hold_fdre_C_D)         0.039     1.677    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.182ns (59.838%)  route 0.122ns (40.162%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.688     1.439    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y98          FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.100     1.539 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[6]/Q
                         net (fo=29, routed)          0.122     1.661    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep_n_0_[6]
    SLICE_X4Y100         MUXF7 (Prop_muxf7_S_O)       0.082     1.743 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/p_0_out[22]
    SLICE_X4Y100         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.839     1.638    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y100         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[22]/C
                         clock pessimism             -0.056     1.582    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.674    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.551     1.302    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y198        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y198        FDRE (Prop_fdre_C_Q)         0.118     1.420 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/Q
                         net (fo=1, routed)           0.150     1.570    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[13]
    RAMB36_X2Y39         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.787     1.586    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X2Y39         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.346    
    RAMB36_X2Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.501    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][494]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.524%)  route 0.145ns (57.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.583     1.334    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y183        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][494]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_fdre_C_Q)         0.107     1.441 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][494]/Q
                         net (fo=1, routed)           0.145     1.586    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[8]
    RAMB36_X0Y36         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.817     1.616    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y36         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.221     1.395    
    RAMB36_X0Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.119     1.514    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][685]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.639%)  route 0.144ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.668     1.419    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y206        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][685]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y206        FDRE (Prop_fdre_C_Q)         0.107     1.526 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][685]/Q
                         net (fo=1, routed)           0.144     1.670    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[26]
    RAMB36_X0Y41         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.923     1.722    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y41         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     1.481    
    RAMB36_X0Y41         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.117     1.598    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.385%)  route 0.102ns (50.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.812     1.563    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y301        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y301        FDRE (Prop_fdre_C_Q)         0.100     1.663 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.102     1.765    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y301        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.077     1.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y301        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.281     1.595    
    SLICE_X26Y301        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.693    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][654]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.051%)  route 0.147ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.668     1.419    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y203        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][654]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y203        FDRE (Prop_fdre_C_Q)         0.107     1.526 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][654]/Q
                         net (fo=1, routed)           0.147     1.673    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[31]
    RAMB36_X0Y40         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.924     1.723    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y40         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     1.482    
    RAMB36_X0Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.119     1.601    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][652]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.015%)  route 0.148ns (57.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.668     1.419    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y203        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][652]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y203        FDRE (Prop_fdre_C_Q)         0.107     1.526 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][652]/Q
                         net (fo=1, routed)           0.148     1.674    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[29]
    RAMB36_X0Y40         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.924     1.723    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y40         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     1.482    
    RAMB36_X0Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.119     1.601    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y34     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y34     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y38     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y38     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y37     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.494ns (15.325%)  route 2.730ns (84.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 37.617 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.521     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.701     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y226        LUT4 (Prop_lut4_I1_O)        0.047     7.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.558     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y225        LUT5 (Prop_lut5_I4_O)        0.138     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    37.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.733    38.350    
                         clock uncertainty           -0.035    38.314    
    SLICE_X62Y225        FDRE (Setup_fdre_C_R)       -0.372    37.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.494ns (15.325%)  route 2.730ns (84.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 37.617 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.521     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.701     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y226        LUT4 (Prop_lut4_I1_O)        0.047     7.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.558     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y225        LUT5 (Prop_lut5_I4_O)        0.138     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    37.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.733    38.350    
                         clock uncertainty           -0.035    38.314    
    SLICE_X62Y225        FDRE (Setup_fdre_C_R)       -0.372    37.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.494ns (15.325%)  route 2.730ns (84.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 37.617 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.521     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.701     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y226        LUT4 (Prop_lut4_I1_O)        0.047     7.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.558     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y225        LUT5 (Prop_lut5_I4_O)        0.138     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    37.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.733    38.350    
                         clock uncertainty           -0.035    38.314    
    SLICE_X62Y225        FDRE (Setup_fdre_C_R)       -0.372    37.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.494ns (15.325%)  route 2.730ns (84.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 37.617 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.521     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.701     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y226        LUT4 (Prop_lut4_I1_O)        0.047     7.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.558     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y225        LUT5 (Prop_lut5_I4_O)        0.138     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    37.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.733    38.350    
                         clock uncertainty           -0.035    38.314    
    SLICE_X62Y225        FDRE (Setup_fdre_C_R)       -0.372    37.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.494ns (15.325%)  route 2.730ns (84.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 37.617 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.521     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.701     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y226        LUT4 (Prop_lut4_I1_O)        0.047     7.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.558     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y225        LUT5 (Prop_lut5_I4_O)        0.138     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    37.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.733    38.350    
                         clock uncertainty           -0.035    38.314    
    SLICE_X62Y225        FDRE (Setup_fdre_C_R)       -0.372    37.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.494ns (15.325%)  route 2.730ns (84.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 37.617 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.521     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.701     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y226        LUT4 (Prop_lut4_I1_O)        0.047     7.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.558     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y225        LUT5 (Prop_lut5_I4_O)        0.138     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.478     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    37.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.733    38.350    
                         clock uncertainty           -0.035    38.314    
    SLICE_X62Y225        FDRE (Setup_fdre_C_R)       -0.372    37.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.487ns (16.076%)  route 2.542ns (83.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 37.637 - 33.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     5.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X58Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y208        FDRE (Prop_fdre_C_Q)         0.259     5.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.484     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X58Y208        LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.876     7.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X52Y209        LUT3 (Prop_lut3_I0_O)        0.051     7.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.467     7.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X59Y209        LUT4 (Prop_lut4_I1_O)        0.134     7.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.715     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.232    37.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.733    38.369    
                         clock uncertainty           -0.035    38.334    
    SLICE_X53Y208        FDRE (Setup_fdre_C_CE)      -0.201    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.487ns (16.076%)  route 2.542ns (83.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 37.637 - 33.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     5.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X58Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y208        FDRE (Prop_fdre_C_Q)         0.259     5.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.484     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X58Y208        LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.876     7.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X52Y209        LUT3 (Prop_lut3_I0_O)        0.051     7.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.467     7.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X59Y209        LUT4 (Prop_lut4_I1_O)        0.134     7.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.715     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.232    37.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.733    38.369    
                         clock uncertainty           -0.035    38.334    
    SLICE_X53Y208        FDRE (Setup_fdre_C_CE)      -0.201    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.487ns (16.076%)  route 2.542ns (83.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 37.637 - 33.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     5.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X58Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y208        FDRE (Prop_fdre_C_Q)         0.259     5.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.484     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X58Y208        LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.876     7.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X52Y209        LUT3 (Prop_lut3_I0_O)        0.051     7.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.467     7.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X59Y209        LUT4 (Prop_lut4_I1_O)        0.134     7.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.715     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.232    37.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.733    38.369    
                         clock uncertainty           -0.035    38.334    
    SLICE_X53Y208        FDRE (Setup_fdre_C_CE)      -0.201    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 29.691    

Slack (MET) :             29.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.487ns (16.076%)  route 2.542ns (83.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 37.637 - 33.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     5.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X58Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y208        FDRE (Prop_fdre_C_Q)         0.259     5.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.484     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X58Y208        LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.876     7.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X52Y209        LUT3 (Prop_lut3_I0_O)        0.051     7.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.467     7.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X59Y209        LUT4 (Prop_lut4_I1_O)        0.134     7.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.715     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.232    37.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.733    38.369    
                         clock uncertainty           -0.035    38.334    
    SLICE_X53Y208        FDRE (Setup_fdre_C_CE)      -0.201    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 29.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214        FDCE (Prop_fdce_C_Q)         0.100     2.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.103     2.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X48Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.583     2.806    
    SLICE_X48Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.635%)  route 0.100ns (52.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214        FDCE (Prop_fdce_C_Q)         0.091     2.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.100     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X48Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.583     2.806    
    SLICE_X48Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.321%)  route 0.148ns (59.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y213        FDCE (Prop_fdce_C_Q)         0.100     2.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.148     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.564     2.826    
    SLICE_X46Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.889%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y213        FDCE (Prop_fdce_C_Q)         0.100     2.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.151     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.564     2.826    
    SLICE_X46Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.534%)  route 0.147ns (59.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y213        FDCE (Prop_fdce_C_Q)         0.100     2.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.147     3.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X46Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.564     2.826    
    SLICE_X46Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.508%)  route 0.101ns (52.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214        FDCE (Prop_fdce_C_Q)         0.091     2.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.101     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X48Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.583     2.806    
    SLICE_X48Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y214        FDCE (Prop_fdce_C_Q)         0.100     2.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.597     2.793    
    SLICE_X45Y214        FDCE (Hold_fdce_C_D)         0.047     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y236        FDRE (Prop_fdre_C_Q)         0.100     2.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X45Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.597     2.793    
    SLICE_X45Y236        FDRE (Hold_fdre_C_D)         0.047     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y211        FDPE (Prop_fdpe_C_Q)         0.100     2.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X57Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.597     2.788    
    SLICE_X57Y211        FDPE (Hold_fdpe_C_D)         0.047     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y212        FDPE (Prop_fdpe_C_Q)         0.100     2.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X45Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     3.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.597     2.794    
    SLICE_X45Y212        FDPE (Hold_fdpe_C_D)         0.047     2.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X54Y216   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y217   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y217   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X52Y218   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y217   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y217   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X51Y217   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X54Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y213   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y214   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X48Y214   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_130_design_1_clk_wiz_0_0
  To Clock:  clk_130_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.269ns (51.441%)  route 1.198ns (48.559%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 8.914 - 7.692 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.393     1.393    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.259     1.652 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/Q
                         net (fo=79, routed)          0.585     2.237    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[0]
    SLICE_X39Y221        LUT1 (Prop_lut1_I0_O)        0.043     2.280 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     2.280    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.547 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.547    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.613     3.271    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[4]
    SLICE_X38Y222        LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.641 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.641    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.695 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.860 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.860    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.222     8.914    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.146     9.060    
                         clock uncertainty           -0.121     8.939    
    SLICE_X38Y224        FDRE (Setup_fdre_C_D)        0.076     9.015    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.215ns (50.354%)  route 1.198ns (49.646%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 8.915 - 7.692 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.393     1.393    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.259     1.652 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/Q
                         net (fo=79, routed)          0.585     2.237    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[0]
    SLICE_X39Y221        LUT1 (Prop_lut1_I0_O)        0.043     2.280 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     2.280    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.547 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.547    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.613     3.271    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[4]
    SLICE_X38Y222        LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.641 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.641    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.806 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.806    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.223     8.915    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism              0.146     9.061    
                         clock uncertainty           -0.121     8.940    
    SLICE_X38Y223        FDRE (Setup_fdre_C_D)        0.076     9.016    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.212ns (50.292%)  route 1.198ns (49.708%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 8.914 - 7.692 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.393     1.393    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.259     1.652 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/Q
                         net (fo=79, routed)          0.585     2.237    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[0]
    SLICE_X39Y221        LUT1 (Prop_lut1_I0_O)        0.043     2.280 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     2.280    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.547 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.547    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.613     3.271    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[4]
    SLICE_X38Y222        LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.641 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.641    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.695 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.803 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.803    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.222     8.914    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.146     9.060    
                         clock uncertainty           -0.121     8.939    
    SLICE_X38Y224        FDRE (Setup_fdre_C_D)        0.076     9.015    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.201ns (50.064%)  route 1.198ns (49.935%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 8.915 - 7.692 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.393     1.393    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.259     1.652 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/Q
                         net (fo=79, routed)          0.585     2.237    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[0]
    SLICE_X39Y221        LUT1 (Prop_lut1_I0_O)        0.043     2.280 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     2.280    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.547 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.547    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.613     3.271    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[4]
    SLICE_X38Y222        LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.641 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.641    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.792 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.792    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.223     8.915    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism              0.146     9.061    
                         clock uncertainty           -0.121     8.940    
    SLICE_X38Y223        FDRE (Setup_fdre_C_D)        0.076     9.016    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.162ns (49.239%)  route 1.198ns (50.761%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 8.915 - 7.692 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.393     1.393    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.259     1.652 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/Q
                         net (fo=79, routed)          0.585     2.237    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[0]
    SLICE_X39Y221        LUT1 (Prop_lut1_I0_O)        0.043     2.280 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     2.280    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.547 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.547    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.613     3.271    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[4]
    SLICE_X38Y222        LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.641 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.641    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.753 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.753    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_5
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.223     8.915    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                         clock pessimism              0.146     9.061    
                         clock uncertainty           -0.121     8.940    
    SLICE_X38Y223        FDRE (Setup_fdre_C_D)        0.076     9.016    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.158ns (49.153%)  route 1.198ns (50.847%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 8.915 - 7.692 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.393     1.393    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.259     1.652 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/Q
                         net (fo=79, routed)          0.585     2.237    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[0]
    SLICE_X39Y221        LUT1 (Prop_lut1_I0_O)        0.043     2.280 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     2.280    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_12_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.547 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.547    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_10_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.613     3.271    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/plusOp__0[4]
    SLICE_X38Y222        LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.641 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.641    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.749    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.223     8.915    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism              0.146     9.061    
                         clock uncertainty           -0.121     8.940    
    SLICE_X38Y223        FDRE (Setup_fdre_C_D)        0.076     9.016    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.910ns (38.831%)  route 1.434ns (61.169%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 8.916 - 7.692 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.392     1.392    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDRE (Prop_fdre_C_Q)         0.259     1.651 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/Q
                         net (fo=78, routed)          0.488     2.139    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[4]
    SLICE_X41Y223        LUT4 (Prop_lut4_I2_O)        0.051     2.190 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.352     2.542    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X40Y223        LUT6 (Prop_lut6_I0_O)        0.136     2.678 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.593     3.272    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X38Y221        LUT6 (Prop_lut6_I3_O)        0.043     3.315 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     3.315    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X38Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.571 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.571    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.736 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.736    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.224     8.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism              0.168     9.084    
                         clock uncertainty           -0.121     8.963    
    SLICE_X38Y222        FDRE (Setup_fdre_C_D)        0.076     9.039    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.896ns (38.463%)  route 1.434ns (61.537%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 8.916 - 7.692 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.392     1.392    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDRE (Prop_fdre_C_Q)         0.259     1.651 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/Q
                         net (fo=78, routed)          0.488     2.139    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[4]
    SLICE_X41Y223        LUT4 (Prop_lut4_I2_O)        0.051     2.190 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.352     2.542    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X40Y223        LUT6 (Prop_lut6_I0_O)        0.136     2.678 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.593     3.272    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X38Y221        LUT6 (Prop_lut6_I3_O)        0.043     3.315 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     3.315    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X38Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.571 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.571    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.722 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.722    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_4
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.224     8.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                         clock pessimism              0.168     9.084    
                         clock uncertainty           -0.121     8.963    
    SLICE_X38Y222        FDRE (Setup_fdre_C_D)        0.076     9.039    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.857ns (37.415%)  route 1.434ns (62.585%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 8.916 - 7.692 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.392     1.392    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDRE (Prop_fdre_C_Q)         0.259     1.651 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/Q
                         net (fo=78, routed)          0.488     2.139    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[4]
    SLICE_X41Y223        LUT4 (Prop_lut4_I2_O)        0.051     2.190 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.352     2.542    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X40Y223        LUT6 (Prop_lut6_I0_O)        0.136     2.678 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.593     3.272    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X38Y221        LUT6 (Prop_lut6_I3_O)        0.043     3.315 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     3.315    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X38Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.571 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.571    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.683 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.683    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_5
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.224     8.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                         clock pessimism              0.168     9.084    
                         clock uncertainty           -0.121     8.963    
    SLICE_X38Y222        FDRE (Setup_fdre_C_D)        0.076     9.039    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.853ns (37.306%)  route 1.434ns (62.694%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 8.916 - 7.692 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.392     1.392    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDRE (Prop_fdre_C_Q)         0.259     1.651 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/Q
                         net (fo=78, routed)          0.488     2.139    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[4]
    SLICE_X41Y223        LUT4 (Prop_lut4_I2_O)        0.051     2.190 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2/O
                         net (fo=1, routed)           0.352     2.542    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_2_n_0
    SLICE_X40Y223        LUT6 (Prop_lut6_I0_O)        0.136     2.678 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.593     3.272    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X38Y221        LUT6 (Prop_lut6_I3_O)        0.043     3.315 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     3.315    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X38Y221        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.571 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.571    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.679    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.224     8.916    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism              0.168     9.084    
                         clock uncertainty           -0.121     8.963    
    SLICE_X38Y222        FDRE (Setup_fdre_C_D)        0.076     9.039    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.740%)  route 0.154ns (51.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.618     0.618    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X36Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y223        FDRE (Prop_fdre_C_Q)         0.118     0.736 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.154     0.890    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X36Y223        LUT3 (Prop_lut3_I1_O)        0.028     0.918 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1_n_0
    SLICE_X36Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.841     0.841    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X36Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                         clock pessimism             -0.223     0.618    
    SLICE_X36Y223        FDRE (Hold_fdre_C_D)         0.087     0.705    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.196ns (54.898%)  route 0.161ns (45.102%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.618     0.618    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y223        FDRE (Prop_fdre_C_Q)         0.118     0.736 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.161     0.897    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X38Y223        LUT6 (Prop_lut6_I0_O)        0.028     0.925 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.925    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.975 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.975    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.841     0.841    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism             -0.223     0.618    
    SLICE_X38Y223        FDRE (Hold_fdre_C_D)         0.092     0.710    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.196ns (54.556%)  route 0.163ns (45.444%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.617     0.617    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y224        FDRE (Prop_fdre_C_Q)         0.118     0.735 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/Q
                         net (fo=78, routed)          0.163     0.898    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[11]
    SLICE_X38Y224        LUT6 (Prop_lut6_I0_O)        0.028     0.926 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.926    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_3_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.976 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.976    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.840     0.840    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism             -0.223     0.617    
    SLICE_X38Y224        FDRE (Hold_fdre_C_D)         0.092     0.709    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.240%)  route 0.169ns (46.760%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.618     0.618    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y223        FDRE (Prop_fdre_C_Q)         0.118     0.736 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.169     0.905    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X38Y223        LUT6 (Prop_lut6_I0_O)        0.028     0.933 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.979 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.841     0.841    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism             -0.223     0.618    
    SLICE_X38Y223        FDRE (Hold_fdre_C_D)         0.092     0.710    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.192ns (52.912%)  route 0.171ns (47.088%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.619     0.619    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDRE (Prop_fdre_C_Q)         0.118     0.737 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/Q
                         net (fo=78, routed)          0.171     0.908    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[6]
    SLICE_X38Y222        LUT6 (Prop_lut6_I0_O)        0.028     0.936 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.982 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.982    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_4
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.843     0.843    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                         clock pessimism             -0.224     0.619    
    SLICE_X38Y222        FDRE (Hold_fdre_C_D)         0.092     0.711    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.196ns (53.453%)  route 0.171ns (46.547%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.619     0.619    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDRE (Prop_fdre_C_Q)         0.118     0.737 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          0.171     0.908    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X38Y222        LUT6 (Prop_lut6_I0_O)        0.028     0.936 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X38Y222        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.986 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.986    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.843     0.843    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y222        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism             -0.224     0.619    
    SLICE_X38Y222        FDRE (Hold_fdre_C_D)         0.092     0.711    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.196ns (53.453%)  route 0.171ns (46.547%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.620     0.620    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.118     0.738 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          0.171     0.909    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X38Y221        LUT5 (Prop_lut5_I3_O)        0.028     0.937 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.937    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X38Y221        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.987 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.987    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_7
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.844     0.844    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism             -0.224     0.620    
    SLICE_X38Y221        FDRE (Hold_fdre_C_D)         0.092     0.712    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.192ns (50.810%)  route 0.186ns (49.190%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.620     0.620    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_fdre_C_Q)         0.118     0.738 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/Q
                         net (fo=78, routed)          0.186     0.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[2]
    SLICE_X38Y221        LUT6 (Prop_lut6_I0_O)        0.028     0.952 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_4_n_0
    SLICE_X38Y221        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.998 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_4
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.844     0.844    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y221        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
                         clock pessimism             -0.224     0.620    
    SLICE_X38Y221        FDRE (Hold_fdre_C_D)         0.092     0.712    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.223ns (58.069%)  route 0.161ns (41.931%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.618     0.618    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y223        FDRE (Prop_fdre_C_Q)         0.118     0.736 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.161     0.897    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X38Y223        LUT6 (Prop_lut6_I0_O)        0.028     0.925 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.925    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_5_n_0
    SLICE_X38Y223        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     1.002 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.002    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.841     0.841    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y223        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism             -0.223     0.618    
    SLICE_X38Y223        FDRE (Hold_fdre_C_D)         0.092     0.710    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.223ns (57.733%)  route 0.163ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.617     0.617    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y224        FDRE (Prop_fdre_C_Q)         0.118     0.735 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/Q
                         net (fo=78, routed)          0.163     0.898    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[11]
    SLICE_X38Y224        LUT6 (Prop_lut6_I0_O)        0.028     0.926 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.926    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_3_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     1.003 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.003    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.840     0.840    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X38Y224        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism             -0.223     0.617    
    SLICE_X38Y224        FDRE (Hold_fdre_C_D)         0.092     0.709    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_130_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         7.692       6.284      BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         7.692       6.622      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y224    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y224    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y224    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y224    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X36Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X37Y224    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y221    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y222    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y222    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y222    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y222    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X38Y223    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y24   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12mhz_design_1_clk_wiz_1_0_1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.436ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.771ns (16.248%)  route 3.974ns (83.752%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 84.481 - 83.333 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.290     1.290    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y170        FDRE (Prop_fdre_C_Q)         0.223     1.513 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.467     4.980    design_1_i/moving_average_top_0/U0/MA1/Q[6]
    SLICE_X29Y170        LUT3 (Prop_lut3_I0_O)        0.050     5.030 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.508     5.537    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X29Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.816 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X29Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.869 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X29Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.035 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.035    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2_n_6
    SLICE_X29Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.148    84.481    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]/C
                         clock pessimism              0.117    84.598    
                         clock uncertainty           -0.176    84.422    
    SLICE_X29Y172        FDRE (Setup_fdre_C_D)        0.049    84.471    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.471    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 78.436    

Slack (MET) :             78.490ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.718ns (15.302%)  route 3.974ns (84.698%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.290     1.290    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y170        FDRE (Prop_fdre_C_Q)         0.223     1.513 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.467     4.980    design_1_i/moving_average_top_0/U0/MA1/Q[6]
    SLICE_X29Y170        LUT3 (Prop_lut3_I0_O)        0.050     5.030 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.508     5.537    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X29Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.816 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X29Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.982 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.982    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_6
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]/C
                         clock pessimism              0.117    84.599    
                         clock uncertainty           -0.176    84.423    
    SLICE_X29Y171        FDRE (Setup_fdre_C_D)        0.049    84.472    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.472    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 78.490    

Slack (MET) :             78.491ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.716ns (15.266%)  route 3.974ns (84.734%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 84.481 - 83.333 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.290     1.290    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y170        FDRE (Prop_fdre_C_Q)         0.223     1.513 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.467     4.980    design_1_i/moving_average_top_0/U0/MA1/Q[6]
    SLICE_X29Y170        LUT3 (Prop_lut3_I0_O)        0.050     5.030 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.508     5.537    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X29Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.816 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X29Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.869 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X29Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.980 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2_n_7
    SLICE_X29Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.148    84.481    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]/C
                         clock pessimism              0.117    84.598    
                         clock uncertainty           -0.176    84.422    
    SLICE_X29Y172        FDRE (Setup_fdre_C_D)        0.049    84.471    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.471    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                 78.491    

Slack (MET) :             78.507ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.701ns (14.994%)  route 3.974ns (85.006%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.290     1.290    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y170        FDRE (Prop_fdre_C_Q)         0.223     1.513 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.467     4.980    design_1_i/moving_average_top_0/U0/MA1/Q[6]
    SLICE_X29Y170        LUT3 (Prop_lut3_I0_O)        0.050     5.030 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.508     5.537    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X29Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.816 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X29Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.965 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     5.965    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_4
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]/C
                         clock pessimism              0.117    84.599    
                         clock uncertainty           -0.176    84.423    
    SLICE_X29Y171        FDRE (Setup_fdre_C_D)        0.049    84.472    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.472    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                 78.507    

Slack (MET) :             78.545ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.663ns (14.298%)  route 3.974ns (85.702%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.290     1.290    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y170        FDRE (Prop_fdre_C_Q)         0.223     1.513 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.467     4.980    design_1_i/moving_average_top_0/U0/MA1/Q[6]
    SLICE_X29Y170        LUT3 (Prop_lut3_I0_O)        0.050     5.030 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.508     5.537    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X29Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.816 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X29Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.927 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.927    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_5
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]/C
                         clock pessimism              0.117    84.599    
                         clock uncertainty           -0.176    84.423    
    SLICE_X29Y171        FDRE (Setup_fdre_C_D)        0.049    84.472    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.472    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 78.545    

Slack (MET) :             78.545ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.663ns (14.298%)  route 3.974ns (85.702%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.290     1.290    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y170        FDRE (Prop_fdre_C_Q)         0.223     1.513 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.467     4.980    design_1_i/moving_average_top_0/U0/MA1/Q[6]
    SLICE_X29Y170        LUT3 (Prop_lut3_I0_O)        0.050     5.030 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.508     5.537    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X29Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.816 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X29Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.927 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.927    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_7
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X29Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[8]/C
                         clock pessimism              0.117    84.599    
                         clock uncertainty           -0.176    84.423    
    SLICE_X29Y171        FDRE (Setup_fdre_C_D)        0.049    84.472    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.472    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 78.545    

Slack (MET) :             78.551ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.841ns (18.153%)  route 3.792ns (81.847%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 84.496 - 83.333 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.302     1.302    design_1_i/moving_average_top_1/U0/MA2/clk
    SLICE_X11Y183        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDRE (Prop_fdre_C_Q)         0.223     1.525 r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[8]/Q
                         net (fo=5, routed)           3.075     4.600    design_1_i/moving_average_top_1/U0/MA2/Q[8]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.049     4.649 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_3__1/O
                         net (fo=2, routed)           0.717     5.366    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_3__1_n_0
    SLICE_X11Y183        LUT4 (Prop_lut4_I3_O)        0.136     5.502 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_7__1/O
                         net (fo=1, routed)           0.000     5.502    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_7__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.769 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.769    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.935 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.935    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X11Y184        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.163    84.496    design_1_i/moving_average_top_1/U0/MA2/clk
    SLICE_X11Y184        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.117    84.613    
                         clock uncertainty           -0.176    84.437    
    SLICE_X11Y184        FDRE (Setup_fdre_C_D)        0.049    84.486    design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.486    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 78.551    

Slack (MET) :             78.588ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.840ns (18.289%)  route 3.753ns (81.711%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.311     1.311    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y195        FDRE (Prop_fdre_C_Q)         0.223     1.534 r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/Q
                         net (fo=5, routed)           3.524     5.058    design_1_i/moving_average_top_1/U0/MA12/Q[1]
    SLICE_X11Y195        LUT3 (Prop_lut3_I0_O)        0.054     5.112 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_2__11/O
                         net (fo=2, routed)           0.229     5.341    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_2__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     5.632 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.685 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.738 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.738    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.904 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.904    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__2_n_6
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/C
                         clock pessimism              0.117    84.619    
                         clock uncertainty           -0.176    84.443    
    SLICE_X11Y198        FDRE (Setup_fdre_C_D)        0.049    84.492    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.492    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                 78.588    

Slack (MET) :             78.606ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.786ns (17.170%)  route 3.792ns (82.830%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 84.496 - 83.333 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.302     1.302    design_1_i/moving_average_top_1/U0/MA2/clk
    SLICE_X11Y183        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDRE (Prop_fdre_C_Q)         0.223     1.525 r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[8]/Q
                         net (fo=5, routed)           3.075     4.600    design_1_i/moving_average_top_1/U0/MA2/Q[8]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.049     4.649 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_3__1/O
                         net (fo=2, routed)           0.717     5.366    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_3__1_n_0
    SLICE_X11Y183        LUT4 (Prop_lut4_I3_O)        0.136     5.502 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_7__1/O
                         net (fo=1, routed)           0.000     5.502    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_i_7__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.769 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.769    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.880 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     5.880    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__2_n_7
    SLICE_X11Y184        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.163    84.496    design_1_i/moving_average_top_1/U0/MA2/clk
    SLICE_X11Y184        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[12]/C
                         clock pessimism              0.117    84.613    
                         clock uncertainty           -0.176    84.437    
    SLICE_X11Y184        FDRE (Setup_fdre_C_D)        0.049    84.486    design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.486    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                 78.606    

Slack (MET) :             78.641ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.787ns (17.336%)  route 3.753ns (82.664%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.311     1.311    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y195        FDRE (Prop_fdre_C_Q)         0.223     1.534 r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/Q
                         net (fo=5, routed)           3.524     5.058    design_1_i/moving_average_top_1/U0/MA12/Q[1]
    SLICE_X11Y195        LUT3 (Prop_lut3_I0_O)        0.054     5.112 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_2__11/O
                         net (fo=2, routed)           0.229     5.341    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_2__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     5.632 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.685 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.851 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.851    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1_n_6
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]/C
                         clock pessimism              0.117    84.619    
                         clock uncertainty           -0.176    84.443    
    SLICE_X11Y197        FDRE (Setup_fdre_C_D)        0.049    84.492    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.492    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                 78.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.278ns (66.765%)  route 0.138ns (33.235%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA10/Q[7]
    SLICE_X7Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_5__9/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_5__9_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.034 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.034    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__2_n_7
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[12]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.278ns (66.765%)  route 0.138ns (33.235%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA7/Q[3]
    SLICE_X5Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_n_0
    SLICE_X5Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X5Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.034 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.034    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_7
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[8]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.289ns (67.620%)  route 0.138ns (32.380%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA7/Q[3]
    SLICE_X5Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_n_0
    SLICE_X5Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X5Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.045 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.045    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_5
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[10]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.297ns (68.215%)  route 0.138ns (31.785%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[7]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA10/Q[7]
    SLICE_X7Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_5__9/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_i_5__9_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__0_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.053 r  design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.053    design_1_i/moving_average_top_1/U0/MA10/r_acc0_carry__2_n_6
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[13]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.297ns (68.215%)  route 0.138ns (31.785%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA7/Q[3]
    SLICE_X5Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_n_0
    SLICE_X5Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X5Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.053 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.053    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_6
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.302ns (68.576%)  route 0.138ns (31.424%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA7/Q[3]
    SLICE_X5Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_n_0
    SLICE_X5Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X5Y200         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.058 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.058    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_4
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y200         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.303ns (68.647%)  route 0.138ns (31.353%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA7/Q[3]
    SLICE_X5Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_n_0
    SLICE_X5Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X5Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.018 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.018    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X5Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.059 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.059    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_7
    SLICE_X5Y201         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X5Y201         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.322ns (69.941%)  route 0.138ns (30.059%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.856    design_1_i/moving_average_top_1/U0/MA7/Q[3]
    SLICE_X5Y198         LUT4 (Prop_lut4_I0_O)        0.028     0.884 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.968 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.968    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry_n_0
    SLICE_X5Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.993 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.993    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X5Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.018 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.018    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X5Y201         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.078 r  design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.078    design_1_i/moving_average_top_1/U0/MA7/r_acc0_carry__2_n_6
    SLICE_X5Y201         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.926     0.926    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]/C
                         clock pessimism             -0.008     0.918    
    SLICE_X5Y201         FDRE (Hold_fdre_C_D)         0.071     0.989    design_1_i/moving_average_top_1/U0/MA7/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA4/p_moving_average_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (68.094%)  route 0.082ns (31.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.578     0.578    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X21Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/p_moving_average_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y169        FDRE (Prop_fdre_C_Q)         0.100     0.678 r  design_1_i/moving_average_top_0/U0/MA4/p_moving_average_reg[0][7]/Q
                         net (fo=2, routed)           0.082     0.760    design_1_i/moving_average_top_0/U0/MA4/p_moving_average_reg_n_0_[0][7]
    SLICE_X20Y169        LUT4 (Prop_lut4_I2_O)        0.028     0.788 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_i_5__3_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.834 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.834    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_n_4
    SLICE_X20Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X20Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[7]/C
                         clock pessimism             -0.194     0.589    
    SLICE_X20Y169        FDRE (Hold_fdre_C_D)         0.092     0.681    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (68.094%)  route 0.082ns (31.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.613     0.613    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X5Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y163         FDRE (Prop_fdre_C_Q)         0.100     0.713 r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][3]/Q
                         net (fo=2, routed)           0.082     0.795    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg_n_0_[0][3]
    SLICE_X4Y163         LUT4 (Prop_lut4_I2_O)        0.028     0.823 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry_i_5__13/O
                         net (fo=1, routed)           0.000     0.823    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry_i_5__13_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.869 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry/O[3]
                         net (fo=1, routed)           0.000     0.869    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry_n_4
    SLICE_X4Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.820     0.820    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X4Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[3]/C
                         clock pessimism             -0.196     0.624    
    SLICE_X4Y163         FDRE (Hold_fdre_C_D)         0.092     0.716    design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12mhz_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         83.333      81.925     BUFGCTRL_X0Y19   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         83.333      82.263     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X8Y212     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X11Y184    design_1_i/moving_average_top_1/U0/MA2/p_moving_average_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X10Y182    design_1_i/moving_average_top_1/U0/MA2/p_moving_average_reg[0][9]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X7Y187     design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X8Y212     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y210     design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y199     design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y201     design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y201     design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y201     design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y201     design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y202    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y204    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y204    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y205    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y205    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y202    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y202    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y202    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y203    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X11Y203    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y25   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p
  To Clock:  lvds_dco1_p

Setup :            0  Failing Endpoints,  Worst Slack       10.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.482ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.062ns  (logic 0.302ns (28.428%)  route 0.760ns (71.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 16.690 - 14.881 ) 
    Source Clock Delay      (SCD):    2.091ns = ( 5.067 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.270     5.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.259     5.326 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.043     5.758 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.065    16.690    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.158    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.201    16.612    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 10.482    

Slack (MET) :             10.482ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.062ns  (logic 0.302ns (28.428%)  route 0.760ns (71.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 16.690 - 14.881 ) 
    Source Clock Delay      (SCD):    2.091ns = ( 5.067 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.270     5.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.259     5.326 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.043     5.758 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.065    16.690    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.158    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.201    16.612    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 10.482    

Slack (MET) :             10.482ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.062ns  (logic 0.302ns (28.428%)  route 0.760ns (71.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 16.690 - 14.881 ) 
    Source Clock Delay      (SCD):    2.091ns = ( 5.067 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.270     5.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.259     5.326 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.043     5.758 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.065    16.690    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.158    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.201    16.612    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 10.482    

Slack (MET) :             10.482ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.062ns  (logic 0.302ns (28.428%)  route 0.760ns (71.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 16.690 - 14.881 ) 
    Source Clock Delay      (SCD):    2.091ns = ( 5.067 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.270     5.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.259     5.326 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.043     5.758 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.371     6.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.065    16.690    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.158    16.848    
                         clock uncertainty           -0.035    16.813    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.201    16.612    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 10.482    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.179ns  (logic 0.691ns (58.586%)  route 0.488ns (41.414%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 16.673 - 14.881 ) 
    Source Clock Delay      (SCD):    2.165ns = ( 5.141 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.344     5.141    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.223     5.364 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.488     5.852    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.154 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.048    16.673    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.264    16.937    
                         clock uncertainty           -0.035    16.902    
    SLICE_X9Y47          FDCE (Setup_fdce_C_D)        0.049    16.951    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.647ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.162ns  (logic 0.674ns (57.980%)  route 0.488ns (42.020%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 16.673 - 14.881 ) 
    Source Clock Delay      (SCD):    2.165ns = ( 5.141 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.344     5.141    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.223     5.364 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.488     5.852    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.154 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.303 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.303    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.048    16.673    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.264    16.937    
                         clock uncertainty           -0.035    16.902    
    SLICE_X9Y47          FDCE (Setup_fdce_C_D)        0.049    16.951    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 10.647    

Slack (MET) :             10.685ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.124ns  (logic 0.636ns (56.560%)  route 0.488ns (43.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 16.673 - 14.881 ) 
    Source Clock Delay      (SCD):    2.165ns = ( 5.141 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.344     5.141    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.223     5.364 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.488     5.852    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.154 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.265 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.265    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.048    16.673    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.264    16.937    
                         clock uncertainty           -0.035    16.902    
    SLICE_X9Y47          FDCE (Setup_fdce_C_D)        0.049    16.951    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                 10.685    

Slack (MET) :             10.685ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.124ns  (logic 0.636ns (56.560%)  route 0.488ns (43.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 16.673 - 14.881 ) 
    Source Clock Delay      (SCD):    2.165ns = ( 5.141 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.344     5.141    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.223     5.364 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.488     5.852    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.154 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.265 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.265    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.048    16.673    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.264    16.937    
                         clock uncertainty           -0.035    16.902    
    SLICE_X9Y47          FDCE (Setup_fdce_C_D)        0.049    16.951    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                 10.685    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.980ns  (logic 0.302ns (30.815%)  route 0.678ns (69.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 16.743 - 14.881 ) 
    Source Clock Delay      (SCD):    2.091ns = ( 5.067 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.270     5.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.259     5.326 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.043     5.758 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.289     6.047    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.118    16.743    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.264    17.007    
                         clock uncertainty           -0.035    16.972    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.201    16.771    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.980ns  (logic 0.302ns (30.815%)  route 0.678ns (69.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 16.743 - 14.881 ) 
    Source Clock Delay      (SCD):    2.091ns = ( 5.067 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.270     5.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.259     5.326 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.043     5.758 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.289     6.047    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.118    16.743    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.264    17.007    
                         clock uncertainty           -0.035    16.972    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.201    16.771    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                 10.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.167%)  route 0.098ns (27.833%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 4.385 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.481    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.891     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.118     4.267    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.071     4.338    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.362ns  (logic 0.264ns (73.014%)  route 0.098ns (26.986%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 4.385 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.492 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.492    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.891     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.118     4.267    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.071     4.338    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.370ns  (logic 0.272ns (73.598%)  route 0.098ns (26.402%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 4.385 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.500 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.500    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.891     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism             -0.118     4.267    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.071     4.338    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.375ns  (logic 0.277ns (73.950%)  route 0.098ns (26.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 4.385 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.505 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.505    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.891     4.385    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y45          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.118     4.267    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.071     4.338    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.505    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.376ns  (logic 0.278ns (74.020%)  route 0.098ns (25.980%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.465 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.506 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.506    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.883     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.118     4.259    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.071     4.330    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.330    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.387ns  (logic 0.289ns (74.759%)  route 0.098ns (25.241%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.465 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.517 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.517    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.883     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.118     4.259    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.071     4.330    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.330    
                         arrival time                           4.517    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.151ns = ( 4.127 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.706     4.127    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.245 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.383    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.027     4.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.410    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.335    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.208     4.127    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.096     4.223    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.395ns  (logic 0.297ns (75.271%)  route 0.098ns (24.729%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.465 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.525 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.525    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.883     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.118     4.259    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.071     4.330    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.330    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.151ns = ( 4.127 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.706     4.127    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.245 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.383    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.028     4.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.411    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.841     4.335    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.208     4.127    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.087     4.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.400ns  (logic 0.302ns (75.580%)  route 0.098ns (24.420%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.155ns = ( 4.131 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.710     4.131    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y44          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.098     4.328    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.440 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.440    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.465 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.530 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.883     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y46          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.118     4.259    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.071     4.330    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.330    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y46      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y47      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y44      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y45      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin
  To Clock:  clk1_bufin

Setup :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.342ns  (logic 0.259ns (19.296%)  route 1.083ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 1.185 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           1.083    -0.271    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[1]
    SLICE_X6Y117         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.232     1.185    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y117         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.707     0.478    
                         clock uncertainty           -0.133     0.346    
    SLICE_X6Y117         FDCE (Setup_fdce_C_D)       -0.002     0.344    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.421ns  (logic 0.259ns (18.221%)  route 1.162ns (81.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 1.177 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.783    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.259    -1.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.162    -0.361    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X6Y152         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y152         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.457    
                         clock uncertainty           -0.133     0.325    
    SLICE_X6Y152         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.291    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.378ns  (logic 0.259ns (18.799%)  route 1.119ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 1.177 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.783    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.259    -1.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.119    -0.405    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.457    
                         clock uncertainty           -0.133     0.325    
    SLICE_X6Y155         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.291    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.214ns  (logic 0.259ns (21.342%)  route 0.955ns (78.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 1.184 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.955    -0.399    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[0]
    SLICE_X5Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.231     1.184    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.707     0.477    
                         clock uncertainty           -0.133     0.345    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.022     0.323    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.325ns  (logic 0.259ns (19.553%)  route 1.066ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 1.177 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.783    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.259    -1.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           1.066    -0.458    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.720     0.457    
                         clock uncertainty           -0.133     0.325    
    SLICE_X6Y155         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.294    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.299ns  (logic 0.259ns (19.943%)  route 1.040ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 1.177 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.783    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.259    -1.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.040    -0.484    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.457    
                         clock uncertainty           -0.133     0.325    
    SLICE_X6Y155         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.295    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.255ns  (logic 0.259ns (20.630%)  route 0.996ns (79.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 1.177 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.783    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.259    -1.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.996    -0.527    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_position
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y155         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.720     0.457    
                         clock uncertainty           -0.133     0.325    
    SLICE_X6Y155         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.278    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.390%)  route 1.011ns (79.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 1.177 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.783    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.259    -1.524 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.011    -0.513    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X6Y152         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y152         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.457    
                         clock uncertainty           -0.133     0.325    
    SLICE_X6Y152         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.295    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.270ns  (logic 0.302ns (23.783%)  route 0.968ns (76.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 1.119 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( -1.781 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.781    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y155         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.968    -0.554    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X21Y158        LUT3 (Prop_lut3_I1_O)        0.043    -0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.511    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/p_1_in[8]
    SLICE_X21Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.166     1.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X21Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/C
                         clock pessimism             -0.627     0.492    
                         clock uncertainty           -0.133     0.360    
    SLICE_X21Y158        FDRE (Setup_fdre_C_D)        0.034     0.394    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.278ns  (logic 0.310ns (24.260%)  route 0.968ns (75.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 1.119 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( -1.781 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.781    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y155         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.968    -0.554    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X21Y158        LUT3 (Prop_lut3_I1_O)        0.051    -0.503 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X21Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.166     1.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X21Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism             -0.627     0.492    
                         clock uncertainty           -0.133     0.360    
    SLICE_X21Y158        FDRE (Setup_fdre_C_D)        0.058     0.418    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns = ( 0.035 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 0.075 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.590     0.075    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.100     0.175 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.090     0.265    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X8Y156         LUT3 (Prop_lut3_I0_O)        0.028     0.293 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.293    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X8Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.796     0.035    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X8Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.051     0.086    
    SLICE_X8Y156         FDRE (Hold_fdre_C_D)         0.087     0.173    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.841%)  route 0.084ns (36.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 0.033 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.072 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.587     0.072    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X20Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDRE (Prop_fdre_C_Q)         0.118     0.190 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/Q
                         net (fo=3, routed)           0.084     0.274    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8[1]
    SLICE_X21Y158        LUT3 (Prop_lut3_I0_O)        0.030     0.304 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000     0.304    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X21Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.033    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X21Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism              0.050     0.083    
    SLICE_X21Y158        FDRE (Hold_fdre_C_D)         0.075     0.158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 0.034 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 0.074 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.589     0.074    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X12Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        FDRE (Prop_fdre_C_Q)         0.118     0.192 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.084     0.276    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5[0]
    SLICE_X13Y159        LUT3 (Prop_lut3_I2_O)        0.030     0.306 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.034    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X13Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.051     0.085    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.075     0.160    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 0.034 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 0.074 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.589     0.074    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X12Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        FDRE (Prop_fdre_C_Q)         0.118     0.192 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.084     0.276    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3[1]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.030     0.306 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.034    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X13Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.051     0.085    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.075     0.160    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.020%)  route 0.284ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns = ( 0.066 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.476ns = ( 0.119 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.634     0.119    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X3Y140         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.100     0.219 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/Q
                         net (fo=1, routed)           0.284     0.503    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1[1]
    SLICE_X7Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.066    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X7Y153         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d2_reg[1]/C
                         clock pessimism              0.246     0.312    
    SLICE_X7Y153         FDRE (Hold_fdre_C_D)         0.040     0.352    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.240ns  (logic 0.148ns (61.783%)  route 0.092ns (38.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 0.065 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.103    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.118     0.221 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.092     0.312    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d5[0]
    SLICE_X5Y159         LUT3 (Prop_lut3_I2_O)        0.030     0.342 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.826     0.065    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.049     0.114    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.075     0.189    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.639%)  route 0.125ns (49.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns = ( 0.066 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 0.111 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.626     0.111    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.100     0.211 f  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.125     0.335    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X6Y118         LUT6 (Prop_lut6_I4_O)        0.028     0.363 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     0.363    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.066    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism              0.057     0.123    
    SLICE_X6Y118         FDCE (Hold_fdce_C_D)         0.087     0.210    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.242%)  route 0.127ns (49.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns = ( 0.066 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 0.111 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.626     0.111    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.100     0.211 f  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.127     0.337    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.028     0.365 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     0.365    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.066    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X6Y118         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism              0.057     0.123    
    SLICE_X6Y118         FDCE (Hold_fdce_C_D)         0.087     0.210    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.442%)  route 0.084ns (36.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 0.034 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 0.074 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.589     0.074    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X12Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        FDRE (Prop_fdre_C_Q)         0.118     0.192 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.084     0.276    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5[0]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.028     0.304 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.304    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[6]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.034    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X13Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism              0.051     0.085    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.061     0.146    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.442%)  route 0.084ns (36.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns = ( 0.031 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.072 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.587     0.072    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X14Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.118     0.190 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[1]/Q
                         net (fo=3, routed)           0.084     0.274    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6[1]
    SLICE_X15Y162        LUT3 (Prop_lut3_I2_O)        0.028     0.302 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[10]_i_1_n_0
    SLICE_X15Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.792     0.031    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X15Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]/C
                         clock pessimism              0.052     0.083    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.060     0.143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y0    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y78     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y156    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y162    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y164    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y194    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y138    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y168    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y152     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y155     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o
  To Clock:  clkfb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y6    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p1
  To Clock:  lvds_dco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.336ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.304ns  (logic 0.733ns (56.228%)  route 0.571ns (43.773%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 16.658 - 14.881 ) 
    Source Clock Delay      (SCD):    2.215ns = ( 5.191 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.406     5.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.223     5.414 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.570     5.984    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.222 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.328 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.494 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.494    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.046    16.658    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.817    
                         clock uncertainty           -0.035    16.781    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)        0.049    16.830    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                 10.336    

Slack (MET) :             10.353ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.287ns  (logic 0.716ns (55.649%)  route 0.571ns (44.351%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 16.658 - 14.881 ) 
    Source Clock Delay      (SCD):    2.215ns = ( 5.191 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.406     5.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.223     5.414 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.570     5.984    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.222 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.328 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.477 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.477    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.046    16.658    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.817    
                         clock uncertainty           -0.035    16.781    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)        0.049    16.830    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 10.353    

Slack (MET) :             10.391ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.249ns  (logic 0.678ns (54.299%)  route 0.571ns (45.701%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 16.658 - 14.881 ) 
    Source Clock Delay      (SCD):    2.215ns = ( 5.191 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.406     5.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.223     5.414 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.570     5.984    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.222 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.328 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.439 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.439    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.046    16.658    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.158    16.817    
                         clock uncertainty           -0.035    16.781    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)        0.049    16.830    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 10.391    

Slack (MET) :             10.391ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.249ns  (logic 0.678ns (54.299%)  route 0.571ns (45.701%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 16.658 - 14.881 ) 
    Source Clock Delay      (SCD):    2.215ns = ( 5.191 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.406     5.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.223     5.414 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.570     5.984    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.222 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.328 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.439 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.439    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.046    16.658    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.158    16.817    
                         clock uncertainty           -0.035    16.781    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)        0.049    16.830    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 10.391    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 16.712 - 14.881 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 5.038 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.253     5.038    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.223     5.261 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.682 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.145    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.100    16.712    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.158    16.870    
                         clock uncertainty           -0.035    16.835    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.634    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 16.712 - 14.881 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 5.038 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.253     5.038    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.223     5.261 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.682 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.145    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.100    16.712    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.158    16.870    
                         clock uncertainty           -0.035    16.835    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.634    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 16.712 - 14.881 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 5.038 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.253     5.038    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.223     5.261 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.682 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.145    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.100    16.712    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.158    16.870    
                         clock uncertainty           -0.035    16.835    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.634    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 16.712 - 14.881 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 5.038 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.253     5.038    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.223     5.261 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.682 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.145    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.100    16.712    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.158    16.870    
                         clock uncertainty           -0.035    16.835    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.201    16.634    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.490ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.251ns  (logic 0.680ns (54.372%)  route 0.571ns (45.628%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 16.704 - 14.881 ) 
    Source Clock Delay      (SCD):    2.215ns = ( 5.191 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.406     5.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.223     5.414 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.570     5.984    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.222 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.441 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.441    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.092    16.704    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.213    16.918    
                         clock uncertainty           -0.035    16.882    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)        0.049    16.931    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 10.490    

Slack (MET) :             10.507ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.234ns  (logic 0.663ns (53.744%)  route 0.571ns (46.256%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 16.704 - 14.881 ) 
    Source Clock Delay      (SCD):    2.215ns = ( 5.191 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.406     5.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.223     5.414 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.570     5.984    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.222 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.424    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.092    16.704    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.213    16.918    
                         clock uncertainty           -0.035    16.882    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)        0.049    16.931    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 10.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 4.301 - 2.976 ) 
    Source Clock Delay      (SCD):    1.113ns = ( 4.089 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.681     4.089    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.100     4.189 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.318    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X9Y102         LUT3 (Prop_lut3_I0_O)        0.029     4.347 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.347    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.819     4.301    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.211     4.089    
    SLICE_X9Y102         FDCE (Hold_fdce_C_D)         0.075     4.164    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 4.301 - 2.976 ) 
    Source Clock Delay      (SCD):    1.113ns = ( 4.089 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.681     4.089    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.100     4.189 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.318    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.028     4.346 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.346    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.819     4.301    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X9Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.211     4.089    
    SLICE_X9Y102         FDCE (Hold_fdce_C_D)         0.060     4.149    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 4.365 - 2.976 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 4.153 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.745     4.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.100     4.253 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.098     4.351    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.883     4.365    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.211     4.153    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.071     4.224    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.673%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 4.413 - 2.976 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 4.190 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.782     4.190    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.100     4.290 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.391    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.468 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.468    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.931     4.413    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y99         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.222     4.190    
    SLICE_X11Y99         FDCE (Hold_fdce_C_D)         0.071     4.261    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 4.368 - 2.976 ) 
    Source Clock Delay      (SCD):    1.179ns = ( 4.155 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.747     4.155    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.255 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.356    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.433    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.887     4.368    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.213     4.155    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.071     4.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (63.087%)  route 0.104ns (36.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 4.315 - 2.976 ) 
    Source Clock Delay      (SCD):    1.129ns = ( 4.105 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.697     4.105    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.100     4.205 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.104     4.309    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X11Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.386 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.833     4.315    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.209     4.105    
    SLICE_X11Y102        FDCE (Hold_fdce_C_D)         0.071     4.176    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.185%)  route 0.098ns (34.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 4.368 - 2.976 ) 
    Source Clock Delay      (SCD):    1.179ns = ( 4.155 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.747     4.155    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.255 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.098     4.353    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.436 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.436    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.887     4.368    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.213     4.155    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.071     4.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 4.315 - 2.976 ) 
    Source Clock Delay      (SCD):    1.129ns = ( 4.105 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.697     4.105    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.100     4.205 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/Q
                         net (fo=2, routed)           0.099     4.304    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
    SLICE_X11Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.387 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.387    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.833     4.315    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y102        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.209     4.105    
    SLICE_X11Y102        FDCE (Hold_fdce_C_D)         0.071     4.176    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 4.365 - 2.976 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 4.153 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.745     4.153    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.100     4.253 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.099     4.352    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.435 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.435    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.883     4.365    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y101        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.211     4.153    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.071     4.224    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.822%)  route 0.111ns (38.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 4.368 - 2.976 ) 
    Source Clock Delay      (SCD):    1.179ns = ( 4.155 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.747     4.155    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100     4.255 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.111     4.365    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.444 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.444    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.887     4.368    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X11Y100        FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.213     4.155    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.071     4.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X9Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y99     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X9Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X9Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y99     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X11Y100    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X11Y101    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_2
  To Clock:  clk1_bufin_2

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.107ns  (logic 0.223ns (20.138%)  route 0.884ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 1.148 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.243ns = ( -1.648 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.526    -1.648    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.223    -1.425 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.884    -0.540    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.219     1.148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.439    
                         clock uncertainty           -0.133     0.307    
    SLICE_X6Y185         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.032ns  (logic 0.223ns (21.601%)  route 0.809ns (78.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 1.148 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.243ns = ( -1.648 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.526    -1.648    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.223    -1.425 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.809    -0.615    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_position
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.219     1.148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.709     0.439    
                         clock uncertainty           -0.133     0.307    
    SLICE_X6Y185         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.260    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.030ns  (logic 0.223ns (21.647%)  route 0.807ns (78.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 1.148 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.243ns = ( -1.648 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.526    -1.648    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.223    -1.425 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.807    -0.618    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.219     1.148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.439    
                         clock uncertainty           -0.133     0.307    
    SLICE_X6Y185         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.277    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.873%)  route 0.826ns (76.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 1.284 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.402ns = ( -1.807 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.807    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259    -1.548 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.826    -0.722    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355     1.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]/C
                         clock pessimism             -0.709     0.575    
                         clock uncertainty           -0.133     0.443    
    SLICE_X3Y206         FDRE (Setup_fdre_C_CE)      -0.201     0.242    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.873%)  route 0.826ns (76.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 1.284 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.402ns = ( -1.807 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.807    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259    -1.548 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.826    -0.722    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355     1.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/C
                         clock pessimism             -0.709     0.575    
                         clock uncertainty           -0.133     0.443    
    SLICE_X3Y206         FDRE (Setup_fdre_C_CE)      -0.201     0.242    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.873%)  route 0.826ns (76.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 1.284 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.402ns = ( -1.807 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.807    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259    -1.548 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.826    -0.722    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355     1.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/C
                         clock pessimism             -0.709     0.575    
                         clock uncertainty           -0.133     0.443    
    SLICE_X3Y206         FDRE (Setup_fdre_C_CE)      -0.201     0.242    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.873%)  route 0.826ns (76.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 1.284 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.402ns = ( -1.807 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.807    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259    -1.548 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.826    -0.722    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355     1.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]/C
                         clock pessimism             -0.709     0.575    
                         clock uncertainty           -0.133     0.443    
    SLICE_X3Y206         FDRE (Setup_fdre_C_CE)      -0.201     0.242    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.873%)  route 0.826ns (76.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 1.284 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.402ns = ( -1.807 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.807    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259    -1.548 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.826    -0.722    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355     1.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism             -0.709     0.575    
                         clock uncertainty           -0.133     0.443    
    SLICE_X3Y206         FDRE (Setup_fdre_C_CE)      -0.201     0.242    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.873%)  route 0.826ns (76.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 1.284 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.402ns = ( -1.807 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.807    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259    -1.548 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.826    -0.722    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355     1.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism             -0.709     0.575    
                         clock uncertainty           -0.133     0.443    
    SLICE_X3Y206         FDRE (Setup_fdre_C_CE)      -0.201     0.242    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.957ns  (logic 0.223ns (23.297%)  route 0.734ns (76.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 1.148 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.243ns = ( -1.648 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.526    -1.648    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.223    -1.425 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.734    -0.691    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.219     1.148    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y185         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.709     0.439    
                         clock uncertainty           -0.133     0.307    
    SLICE_X6Y185         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.276    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.448%)  route 0.225ns (65.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 0.135 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.636     0.135    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y148         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.118     0.253 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.225     0.478    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[0]
    SLICE_X3Y158         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y158         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.231     0.327    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.040     0.367    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.076%)  route 0.232ns (69.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.397ns = ( 0.198 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.699     0.198    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.100     0.298 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.232     0.530    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X6Y197         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.223     0.319    
    SLICE_X6Y197         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.417    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.129ns (58.355%)  route 0.092ns (41.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 0.116 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_fdre_C_Q)         0.100     0.216 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.092     0.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9[0]
    SLICE_X4Y189         LUT3 (Prop_lut3_I0_O)        0.029     0.337 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.337    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/p_2_in[14]
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/C
                         clock pessimism              0.034     0.127    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.096     0.223    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.474%)  route 0.090ns (40.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 0.116 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_fdre_C_Q)         0.100     0.216 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.090     0.306    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6[1]
    SLICE_X4Y189         LUT3 (Prop_lut3_I0_O)        0.032     0.338 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/p_1_in[9]
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.034     0.127    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.096     0.223    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.730%)  route 0.090ns (41.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.093 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 0.116 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_fdre_C_Q)         0.100     0.216 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6_reg[1]/Q
                         net (fo=3, routed)           0.090     0.306    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d6[1]
    SLICE_X4Y189         LUT3 (Prop_lut3_I2_O)        0.028     0.334 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.334    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/p_2_in[10]
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y189         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.034     0.127    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.087     0.214    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.571%)  route 0.238ns (70.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.397ns = ( 0.198 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.699     0.198    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.100     0.298 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.238     0.536    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_position
    SLICE_X6Y197         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.828     0.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism              0.223     0.319    
    SLICE_X6Y197         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.411    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.877%)  route 0.343ns (70.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns = ( 0.197 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.476ns = ( 0.119 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.620     0.119    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.118     0.237 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.343     0.580    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X3Y206         LUT3 (Prop_lut3_I1_O)        0.028     0.608 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.608    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.929     0.197    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.223     0.420    
    SLICE_X3Y206         FDRE (Hold_fdre_C_D)         0.061     0.481    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.491ns  (logic 0.146ns (29.756%)  route 0.345ns (70.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns = ( 0.197 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.476ns = ( 0.119 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.620     0.119    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X6Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.118     0.237 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.345     0.582    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X3Y206         LUT3 (Prop_lut3_I1_O)        0.028     0.610 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.610    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.929     0.197    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.223     0.420    
    SLICE_X3Y206         FDRE (Hold_fdre_C_D)         0.061     0.481    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.243%)  route 0.060ns (33.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 0.095 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X4Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDRE (Prop_fdre_C_Q)         0.118     0.236 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.060     0.296    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5[0]
    SLICE_X5Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.095    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X5Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[0]/C
                         clock pessimism              0.034     0.129    
    SLICE_X5Y196         FDRE (Hold_fdre_C_D)         0.032     0.161    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d6_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.788%)  route 0.151ns (60.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns = ( 0.195 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.397ns = ( 0.198 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.699     0.198    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X5Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDCE (Prop_fdce_C_Q)         0.100     0.298 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.151     0.449    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_position
    SLICE_X6Y204         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.927     0.195    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y204         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism              0.017     0.212    
    SLICE_X6Y204         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.304    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_2
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y1    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y114    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y108    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y236    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y106    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y197     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y197     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y197     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y197     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y185     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X6Y204     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_2
  To Clock:  clkfb_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_2
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y7    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p2
  To Clock:  lvds_dco1_p2

Setup :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.183ns  (logic 0.359ns (16.449%)  route 1.824ns (83.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 18.725 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.902     9.712    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.088    18.725    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.669    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X10Y1          FDCE (Setup_fdce_C_CE)      -0.178    19.180    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.183ns  (logic 0.359ns (16.449%)  route 1.824ns (83.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 18.725 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.902     9.712    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.088    18.725    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.669    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X10Y1          FDCE (Setup_fdce_C_CE)      -0.178    19.180    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.183ns  (logic 0.359ns (16.449%)  route 1.824ns (83.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 18.725 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.902     9.712    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.088    18.725    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.669    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X10Y1          FDCE (Setup_fdce_C_CE)      -0.178    19.180    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.183ns  (logic 0.359ns (16.449%)  route 1.824ns (83.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 18.725 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.902     9.712    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.088    18.725    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.669    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X10Y1          FDCE (Setup_fdce_C_CE)      -0.178    19.180    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.124ns  (logic 0.359ns (16.900%)  route 1.765ns (83.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.844     9.654    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.134    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.707    19.477    
                         clock uncertainty           -0.035    19.442    
    SLICE_X10Y3          FDCE (Setup_fdce_C_CE)      -0.178    19.264    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.264    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.124ns  (logic 0.359ns (16.900%)  route 1.765ns (83.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.844     9.654    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.134    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.707    19.477    
                         clock uncertainty           -0.035    19.442    
    SLICE_X10Y3          FDCE (Setup_fdce_C_CE)      -0.178    19.264    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         19.264    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.124ns  (logic 0.359ns (16.900%)  route 1.765ns (83.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.844     9.654    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.134    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.707    19.477    
                         clock uncertainty           -0.035    19.442    
    SLICE_X10Y3          FDCE (Setup_fdce_C_CE)      -0.178    19.264    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         19.264    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.124ns  (logic 0.359ns (16.900%)  route 1.765ns (83.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.844     9.654    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.134    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.707    19.477    
                         clock uncertainty           -0.035    19.442    
    SLICE_X10Y3          FDCE (Setup_fdce_C_CE)      -0.178    19.264    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         19.264    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.100ns  (logic 0.359ns (17.093%)  route 1.741ns (82.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 18.781 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.820     9.630    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.144    18.781    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.707    19.487    
                         clock uncertainty           -0.035    19.452    
    SLICE_X10Y2          FDCE (Setup_fdce_C_CE)      -0.178    19.274    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.274    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        2.100ns  (logic 0.359ns (17.093%)  route 1.741ns (82.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 18.781 - 14.881 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 7.530 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.720     7.530    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.236     7.766 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.922     8.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.123     8.810 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.820     9.630    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.144    18.781    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.707    19.487    
                         clock uncertainty           -0.035    19.452    
    SLICE_X10Y2          FDCE (Setup_fdce_C_CE)      -0.178    19.274    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.274    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  9.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.663ns  (logic 0.193ns (29.108%)  route 0.470ns (70.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 5.894 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.974     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/Q
                         net (fo=2, routed)           0.470     5.995    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     6.070 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.070    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.388     5.894    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.488     5.407    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.499    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           6.070    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.773ns  (logic 0.266ns (34.420%)  route 0.507ns (65.580%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 5.951 - 2.976 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 5.421 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.988     5.421    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDCE (Prop_fdce_C_Q)         0.118     5.539 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.507     6.046    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     6.153 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.153    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.194 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.194    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.445     5.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.428     5.524    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.092     5.616    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.616    
                         arrival time                           6.194    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.673ns  (logic 0.193ns (28.672%)  route 0.480ns (71.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 5.894 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.974     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.480     6.005    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     6.080 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.080    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.388     5.894    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.488     5.407    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.499    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           6.080    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.676ns  (logic 0.193ns (28.550%)  route 0.483ns (71.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 5.951 - 2.976 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 5.455 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.022     5.455    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.118     5.573 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.483     6.056    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     6.131 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.131    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.445     5.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.497     5.455    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.092     5.547    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.547    
                         arrival time                           6.131    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.676ns  (logic 0.192ns (28.394%)  route 0.484ns (71.606%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 5.943 - 2.976 ) 
    Source Clock Delay      (SCD):    2.472ns = ( 5.448 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.015     5.448    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.118     5.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.484     6.050    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     6.124 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.437     5.943    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.496     5.448    
    SLICE_X10Y3          FDCE (Hold_fdce_C_D)         0.092     5.540    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.677ns  (logic 0.193ns (28.502%)  route 0.484ns (71.498%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 5.908 - 2.976 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 5.421 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.988     5.421    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDCE (Prop_fdce_C_Q)         0.118     5.539 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.484     6.023    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     6.098 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.098    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_6
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.402     5.908    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism             -0.488     5.421    
    SLICE_X10Y1          FDCE (Hold_fdce_C_D)         0.092     5.513    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.513    
                         arrival time                           6.098    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.680ns  (logic 0.192ns (28.229%)  route 0.488ns (71.771%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 5.894 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.974     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.488     6.013    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     6.087 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.388     5.894    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.488     5.407    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.499    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           6.087    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.684ns  (logic 0.147ns (21.477%)  route 0.537ns (78.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 5.871 - 2.976 ) 
    Source Clock Delay      (SCD):    2.412ns = ( 5.388 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.955     5.388    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.118     5.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.537     6.044    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.029     6.073 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     6.073    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.364     5.871    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.483     5.388    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.096     5.484    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.484    
                         arrival time                           6.073    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.683ns  (logic 0.193ns (28.265%)  route 0.490ns (71.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 5.951 - 2.976 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 5.455 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.022     5.455    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.118     5.573 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.490     6.063    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     6.138 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.138    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.445     5.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism             -0.497     5.455    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.092     5.547    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.547    
                         arrival time                           6.138    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.695%)  route 0.513ns (81.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 5.871 - 2.976 ) 
    Source Clock Delay      (SCD):    2.412ns = ( 5.388 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.955     5.388    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.118     5.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.513     6.019    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.364     5.871    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X8Y4           FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.483     5.388    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.040     5.428    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -5.428    
                         arrival time                           6.019    
  -------------------------------------------------------------------
                         slack                                  0.591    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y1      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y3      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y3      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y3      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y3      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y3      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y3      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y4       design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_4
  To Clock:  clk1_bufin_4

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.004ns  (logic 0.392ns (39.031%)  route 0.612ns (60.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 2.998 - 2.976 ) 
    Source Clock Delay      (SCD):    0.190ns = ( 0.785 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.643     0.785    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    ILOGIC_X0Y212        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        IDDR (Prop_iddr_C_Q1)        0.392     1.177 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/Q1
                         net (fo=1, routed)           0.612     1.789    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/q1
    SLICE_X11Y212        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.297     2.998    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    SLICE_X11Y212        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]/C
                         clock pessimism             -0.055     2.943    
                         clock uncertainty           -0.133     2.810    
    SLICE_X11Y212        FDRE (Setup_fdre_C_D)       -0.065     2.745    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.745    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.935ns  (logic 0.392ns (41.945%)  route 0.543ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.081ns = ( 3.057 - 2.976 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 0.788 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.646     0.788    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y202        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        IDDR (Prop_iddr_C_Q1)        0.392     1.180 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/Q1
                         net (fo=1, routed)           0.543     1.723    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/q1
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.356     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                         clock pessimism             -0.055     3.002    
                         clock uncertainty           -0.133     2.869    
    SLICE_X0Y205         FDRE (Setup_fdre_C_D)       -0.053     2.816    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.816    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.928ns  (logic 0.392ns (42.231%)  route 0.536ns (57.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.081ns = ( 3.057 - 2.976 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 0.788 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.646     0.788    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y202        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        IDDR (Prop_iddr_C_Q2)        0.392     1.180 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/Q2
                         net (fo=1, routed)           0.536     1.716    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/q2
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.356     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y205         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                         clock pessimism             -0.055     3.002    
                         clock uncertainty           -0.133     2.869    
    SLICE_X0Y205         FDRE (Setup_fdre_C_D)       -0.045     2.824    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.824    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.072ns  (logic 0.372ns (34.707%)  route 0.700ns (65.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.017ns = ( 2.993 - 2.976 ) 
    Source Clock Delay      (SCD):    0.064ns = ( 0.659 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.517     0.659    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y217         FDRE (Prop_fdre_C_Q)         0.236     0.895 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d9_reg[1]/Q
                         net (fo=1, routed)           0.700     1.595    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d9[1]
    SLICE_X8Y218         LUT3 (Prop_lut3_I0_O)        0.136     1.731 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000     1.731    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/p_2_in[15]
    SLICE_X8Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     2.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X8Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/C
                         clock pessimism             -0.055     2.938    
                         clock uncertainty           -0.133     2.805    
    SLICE_X8Y218         FDRE (Setup_fdre_C_D)        0.086     2.891    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                          2.891    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.033ns  (logic 0.302ns (29.222%)  route 0.731ns (70.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.017ns = ( 2.993 - 2.976 ) 
    Source Clock Delay      (SCD):    0.058ns = ( 0.653 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.511     0.653    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y226         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y226         FDRE (Prop_fdre_C_Q)         0.259     0.912 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.731     1.643    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2[1]
    SLICE_X8Y218         LUT3 (Prop_lut3_I2_O)        0.043     1.686 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X8Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     2.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X8Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism             -0.055     2.938    
                         clock uncertainty           -0.133     2.805    
    SLICE_X8Y218         FDRE (Setup_fdre_C_D)        0.066     2.871    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          2.871    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.839ns  (logic 0.392ns (46.699%)  route 0.447ns (53.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.081ns = ( 3.057 - 2.976 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 0.788 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.646     0.788    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/data_clk
    ILOGIC_X0Y248        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y248        IDDR (Prop_iddr_C_Q1)        0.392     1.180 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/Q1
                         net (fo=1, routed)           0.447     1.627    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/q1
    SLICE_X0Y248         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.356     3.057    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/data_clk
    SLICE_X0Y248         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/C
                         clock pessimism             -0.055     3.002    
                         clock uncertainty           -0.133     2.869    
    SLICE_X0Y248         FDRE (Setup_fdre_C_D)       -0.053     2.816    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.816    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.019ns  (logic 0.302ns (29.651%)  route 0.717ns (70.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.017ns = ( 2.993 - 2.976 ) 
    Source Clock Delay      (SCD):    0.066ns = ( 0.661 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.519     0.661    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y215         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y215         FDRE (Prop_fdre_C_Q)         0.259     0.920 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.717     1.637    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X8Y218         LUT3 (Prop_lut3_I1_O)        0.043     1.680 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     1.680    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[6]_i_1_n_0
    SLICE_X8Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.292     2.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X8Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism             -0.055     2.938    
                         clock uncertainty           -0.133     2.805    
    SLICE_X8Y218         FDRE (Setup_fdre_C_D)        0.066     2.871    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                          2.871    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.836ns  (logic 0.392ns (46.892%)  route 0.444ns (53.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.076ns = ( 3.052 - 2.976 ) 
    Source Clock Delay      (SCD):    0.188ns = ( 0.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.641     0.783    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    ILOGIC_X0Y214        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y214        IDDR (Prop_iddr_C_Q1)        0.392     1.175 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/Q1
                         net (fo=1, routed)           0.444     1.619    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/q1
    SLICE_X2Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.351     3.052    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/data_clk
    SLICE_X2Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]/C
                         clock pessimism             -0.055     2.997    
                         clock uncertainty           -0.133     2.864    
    SLICE_X2Y214         FDRE (Setup_fdre_C_D)       -0.053     2.811    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.811    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.838ns  (logic 0.392ns (46.773%)  route 0.446ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.191ns = ( 0.786 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.644     0.786    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/data_clk
    ILOGIC_X0Y242        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y242        IDDR (Prop_iddr_C_Q2)        0.392     1.178 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/Q2
                         net (fo=1, routed)           0.446     1.624    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/q2
    SLICE_X0Y241         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/data_clk
    SLICE_X0Y241         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X0Y241         FDRE (Setup_fdre_C_D)       -0.045     2.822    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.822    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.837ns  (logic 0.392ns (46.851%)  route 0.445ns (53.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.077ns = ( 3.053 - 2.976 ) 
    Source Clock Delay      (SCD):    0.190ns = ( 0.785 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.643     0.785    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    ILOGIC_X0Y212        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        IDDR (Prop_iddr_C_Q2)        0.392     1.177 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/Q2
                         net (fo=1, routed)           0.445     1.622    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/q2
    SLICE_X0Y212         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.352     3.053    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/C
                         clock pessimism             -0.055     2.998    
                         clock uncertainty           -0.133     2.865    
    SLICE_X0Y212         FDRE (Setup_fdre_C_D)       -0.045     2.820    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 1.634 - 0.595 ) 
    Source Clock Delay      (SCD):    0.745ns = ( 1.340 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.666     1.340    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X13Y215        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y215        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.098     1.538    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5[0]
    SLICE_X14Y215        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.890     1.634    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X14Y215        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[0]/C
                         clock pessimism             -0.282     1.352    
    SLICE_X14Y215        FDRE (Hold_fdre_C_D)         0.059     1.411    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.511%)  route 0.061ns (29.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 1.669 - 0.595 ) 
    Source Clock Delay      (SCD):    0.777ns = ( 1.372 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.698     1.372    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDCE (Prop_fdce_C_Q)         0.118     1.490 f  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.061     1.552    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X3Y212         LUT4 (Prop_lut4_I3_O)        0.028     1.580 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     1.580    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X3Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.925     1.669    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.286     1.383    
    SLICE_X3Y212         FDCE (Hold_fdce_C_D)         0.060     1.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.208ns  (logic 0.146ns (70.172%)  route 0.062ns (29.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 1.669 - 0.595 ) 
    Source Clock Delay      (SCD):    0.777ns = ( 1.372 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.698     1.372    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDCE (Prop_fdce_C_Q)         0.118     1.490 f  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.062     1.553    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X3Y212         LUT6 (Prop_lut6_I4_O)        0.028     1.581 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X3Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.925     1.669    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.286     1.383    
    SLICE_X3Y212         FDCE (Hold_fdce_C_D)         0.060     1.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.422%)  route 0.175ns (63.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 1.665 - 0.595 ) 
    Source Clock Delay      (SCD):    0.777ns = ( 1.372 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.698     1.372    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y212         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.100     1.472 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.175     1.647    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X6Y215         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.921     1.665    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y215         SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.263     1.402    
    SLICE_X6Y215         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.500    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 1.631 - 0.595 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 1.337 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.663     1.337    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X11Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y218        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.095     1.532    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d2[0]
    SLICE_X11Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.887     1.631    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X11Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
                         clock pessimism             -0.294     1.337    
    SLICE_X11Y218        FDRE (Hold_fdre_C_D)         0.043     1.380    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 1.636 - 0.595 ) 
    Source Clock Delay      (SCD):    0.746ns = ( 1.341 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.667     1.341    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X11Y212        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y212        FDRE (Prop_fdre_C_Q)         0.100     1.441 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.095     1.536    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1[0]
    SLICE_X11Y212        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.892     1.636    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X11Y212        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]/C
                         clock pessimism             -0.295     1.341    
    SLICE_X11Y212        FDRE (Hold_fdre_C_D)         0.043     1.384    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.749%)  route 0.136ns (51.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 1.664 - 0.595 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 1.367 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.693     1.367    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_fdre_C_Q)         0.100     1.467 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.136     1.603    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5[0]
    SLICE_X6Y216         LUT3 (Prop_lut3_I0_O)        0.029     1.632 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     1.632    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X6Y216         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.920     1.664    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y216         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism             -0.284     1.380    
    SLICE_X6Y216         FDRE (Hold_fdre_C_D)         0.096     1.476    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 1.662 - 0.595 ) 
    Source Clock Delay      (SCD):    0.771ns = ( 1.366 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.692     1.366    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y218         FDRE (Prop_fdre_C_Q)         0.100     1.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/Q
                         net (fo=3, routed)           0.099     1.565    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8[0]
    SLICE_X5Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.918     1.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
                         clock pessimism             -0.296     1.366    
    SLICE_X5Y218         FDRE (Hold_fdre_C_D)         0.043     1.409    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 1.662 - 0.595 ) 
    Source Clock Delay      (SCD):    0.771ns = ( 1.366 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.692     1.366    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y218         FDRE (Prop_fdre_C_Q)         0.100     1.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d4_reg[1]/Q
                         net (fo=3, routed)           0.103     1.570    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d4[1]
    SLICE_X7Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.918     1.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/C
                         clock pessimism             -0.296     1.366    
    SLICE_X7Y218         FDRE (Hold_fdre_C_D)         0.047     1.413    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 1.662 - 0.595 ) 
    Source Clock Delay      (SCD):    0.771ns = ( 1.366 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.692     1.366    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y218         FDRE (Prop_fdre_C_Q)         0.100     1.466 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/Q
                         net (fo=3, routed)           0.103     1.570    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8[1]
    SLICE_X5Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.918     1.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[1]/C
                         clock pessimism             -0.296     1.366    
    SLICE_X5Y218         FDRE (Hold_fdre_C_D)         0.047     1.413    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_4
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y2    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y202    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y242    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y248    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y220    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X7Y218     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X7Y218     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y215     design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y215    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_4
  To Clock:  clkfb_o_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_4
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y8    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p
  To Clock:  lvds_dco2_p

Setup :            0  Failing Endpoints,  Worst Slack       10.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.439ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.282ns  (logic 0.723ns (56.407%)  route 0.559ns (43.593%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 16.721 - 14.881 ) 
    Source Clock Delay      (SCD):    2.223ns = ( 5.199 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.393     5.199    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDCE (Prop_fdce_C_Q)         0.259     5.458 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.559     6.017    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X8Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.316 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.481    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.086    16.721    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.159    16.879    
                         clock uncertainty           -0.035    16.844    
    SLICE_X8Y148         FDCE (Setup_fdce_C_D)        0.076    16.920    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 10.439    

Slack (MET) :             10.453ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.268ns  (logic 0.709ns (55.926%)  route 0.559ns (44.074%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 16.721 - 14.881 ) 
    Source Clock Delay      (SCD):    2.223ns = ( 5.199 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.393     5.199    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDCE (Prop_fdce_C_Q)         0.259     5.458 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.559     6.017    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
    SLICE_X8Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.316 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.316    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.467 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.086    16.721    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.159    16.879    
                         clock uncertainty           -0.035    16.844    
    SLICE_X8Y148         FDCE (Setup_fdce_C_D)        0.076    16.920    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 10.453    

Slack (MET) :             10.454ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.245%)  route 0.767ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 16.798 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.289    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.163    16.798    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.159    16.956    
                         clock uncertainty           -0.035    16.921    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.178    16.743    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 10.454    

Slack (MET) :             10.454ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.245%)  route 0.767ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 16.798 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.289    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.163    16.798    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.159    16.956    
                         clock uncertainty           -0.035    16.921    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.178    16.743    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 10.454    

Slack (MET) :             10.454ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.245%)  route 0.767ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 16.798 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.289    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.163    16.798    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.159    16.956    
                         clock uncertainty           -0.035    16.921    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.178    16.743    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 10.454    

Slack (MET) :             10.454ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.245%)  route 0.767ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 16.798 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.378     6.289    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.163    16.798    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.159    16.956    
                         clock uncertainty           -0.035    16.921    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.178    16.743    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 10.454    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.302ns (27.671%)  route 0.789ns (72.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 16.719 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.400     6.311    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.084    16.719    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.272    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X8Y149         FDCE (Setup_fdce_C_CE)      -0.178    16.777    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 10.465    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.302ns (27.671%)  route 0.789ns (72.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 16.719 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.400     6.311    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.084    16.719    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.272    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X8Y149         FDCE (Setup_fdce_C_CE)      -0.178    16.777    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 10.465    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.302ns (27.671%)  route 0.789ns (72.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 16.719 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.400     6.311    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.084    16.719    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.272    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X8Y149         FDCE (Setup_fdce_C_CE)      -0.178    16.777    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 10.465    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.091ns  (logic 0.302ns (27.671%)  route 0.789ns (72.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 16.719 - 14.881 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 5.220 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.413     5.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.259     5.479 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.389     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.911 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.400     6.311    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.084    16.719    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.272    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X8Y149         FDCE (Setup_fdce_C_CE)      -0.178    16.777    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 10.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 4.442 - 2.976 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 4.218 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.787     4.218    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.118     4.336 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.474    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X10Y148        LUT3 (Prop_lut3_I0_O)        0.027     4.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.501    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.938     4.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.225     4.218    
    SLICE_X10Y148        FDCE (Hold_fdce_C_D)         0.096     4.314    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           4.501    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.901%)  route 0.115ns (30.099%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 4.162 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.162    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.118     4.280 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.394    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.542 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.542    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.873     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.119     4.259    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.092     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.542    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 4.442 - 2.976 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 4.218 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.787     4.218    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.118     4.336 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.474    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X10Y148        LUT2 (Prop_lut2_I1_O)        0.028     4.502 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.502    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.938     4.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X10Y148        FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.225     4.218    
    SLICE_X10Y148        FDCE (Hold_fdce_C_D)         0.087     4.305    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.901%)  route 0.115ns (30.099%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 4.417 - 2.976 ) 
    Source Clock Delay      (SCD):    1.234ns = ( 4.210 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.779     4.210    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDCE (Prop_fdce_C_Q)         0.118     4.328 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.549 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.590 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.590    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X8Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.914     4.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.119     4.299    
    SLICE_X8Y147         FDCE (Hold_fdce_C_D)         0.092     4.391    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.821%)  route 0.115ns (29.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 4.162 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.162    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.118     4.280 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.394    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     4.554 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.554    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.873     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.119     4.259    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.092     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.332%)  route 0.115ns (28.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 4.162 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.162    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.118     4.280 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.394    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.561 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.561    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.873     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.119     4.259    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.092     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.821%)  route 0.115ns (29.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 4.417 - 2.976 ) 
    Source Clock Delay      (SCD):    1.234ns = ( 4.210 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.779     4.210    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDCE (Prop_fdce_C_Q)         0.118     4.328 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.549 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     4.602 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.602    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X8Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.914     4.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.119     4.299    
    SLICE_X8Y147         FDCE (Hold_fdce_C_D)         0.092     4.391    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           4.602    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 4.376 - 2.976 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 4.162 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.162    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.118     4.280 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.394    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y148         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.469 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.469    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.872     4.376    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.215     4.162    
    SLICE_X8Y148         FDCE (Hold_fdce_C_D)         0.092     4.254    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.254    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 4.433 - 2.976 ) 
    Source Clock Delay      (SCD):    1.234ns = ( 4.210 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.779     4.210    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDCE (Prop_fdce_C_Q)         0.118     4.328 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.517 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.517    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.929     4.433    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y146         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.223     4.210    
    SLICE_X8Y146         FDCE (Hold_fdce_C_D)         0.092     4.302    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.517    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.826%)  route 0.115ns (28.174%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 4.377 - 2.976 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 4.162 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.162    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.118     4.280 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.394    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.501    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     4.568 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.568    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.873     4.377    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.119     4.259    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.092     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y146     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y146     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y148    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_1
  To Clock:  clk1_bufin_1

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.329ns  (logic 0.259ns (19.490%)  route 1.070ns (80.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.070    -0.488    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_strobe
    SLICE_X18Y165        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X18Y165        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.402    
                         clock uncertainty           -0.133     0.269    
    SLICE_X18Y165        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.235    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.278ns  (logic 0.259ns (20.263%)  route 1.019ns (79.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 1.129 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.019    -0.539    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_strobe
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.401    
                         clock uncertainty           -0.133     0.268    
    SLICE_X12Y168        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.234    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.260ns  (logic 0.392ns (31.108%)  route 0.868ns (68.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 1.382 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.080ns = ( -1.485 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.655    -1.485    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    ILOGIC_X0Y74         IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y74         IDDR (Prop_iddr_C_Q1)        0.392    -1.093 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/Q1
                         net (fo=1, routed)           0.868    -0.225    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/q1
    SLICE_X0Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.413     1.382    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
                         clock pessimism             -0.640     0.742    
                         clock uncertainty           -0.133     0.609    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)       -0.045     0.564    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.215ns  (logic 0.259ns (21.311%)  route 0.956ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 1.129 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.956    -0.602    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_position
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.401    
                         clock uncertainty           -0.133     0.268    
    SLICE_X12Y168        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.221    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.202ns  (logic 0.259ns (21.550%)  route 0.943ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.943    -0.615    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_position
    SLICE_X18Y165        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X18Y165        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.402    
                         clock uncertainty           -0.133     0.269    
    SLICE_X18Y165        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.222    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.214ns  (logic 0.259ns (21.339%)  route 0.955ns (78.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 1.130 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.955    -0.604    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X18Y165        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.161     1.130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X18Y165        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.402    
                         clock uncertainty           -0.133     0.269    
    SLICE_X18Y165        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.239    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.070ns  (logic 0.259ns (24.202%)  route 0.811ns (75.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 1.201 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.188ns = ( -1.593 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.547    -1.593    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y86          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.259    -1.334 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.811    -0.523    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din[0]
    SLICE_X5Y120         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.232     1.201    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y120         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.715     0.486    
                         clock uncertainty           -0.133     0.353    
    SLICE_X5Y120         FDCE (Setup_fdce_C_D)       -0.022     0.331    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.044ns  (logic 0.259ns (24.805%)  route 0.785ns (75.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 1.201 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( -1.589 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.551    -1.589    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.259    -1.330 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.785    -0.545    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din[1]
    SLICE_X5Y120         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.232     1.201    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y120         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.715     0.486    
                         clock uncertainty           -0.133     0.353    
    SLICE_X5Y120         FDCE (Setup_fdce_C_D)       -0.031     0.322    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.135ns  (logic 0.259ns (22.827%)  route 0.876ns (77.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 1.129 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.876    -0.683    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_position
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.401    
                         clock uncertainty           -0.133     0.268    
    SLICE_X12Y168        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.237    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.127ns  (logic 0.259ns (22.982%)  route 0.868ns (77.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 1.129 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( -1.817 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.323    -1.817    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X8Y143         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.259    -1.558 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.868    -0.690    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_strobe
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.160     1.129    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X12Y168        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.401    
                         clock uncertainty           -0.133     0.268    
    SLICE_X12Y168        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.238    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.304%)  route 0.241ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns = ( 0.128 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.174 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     0.174    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X3Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     0.274 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.241     0.515    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d2[0]
    SLICE_X1Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.826     0.128    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                         clock pessimism              0.236     0.363    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.040     0.403    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.130ns (60.280%)  route 0.086ns (39.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 0.081 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 0.111 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.574     0.111    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y169        FDRE (Prop_fdre_C_Q)         0.100     0.211 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.086     0.297    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5[1]
    SLICE_X25Y169        LUT3 (Prop_lut3_I0_O)        0.030     0.327 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.327    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X25Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.779     0.081    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X25Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.042     0.122    
    SLICE_X25Y169        FDRE (Hold_fdre_C_D)         0.075     0.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.130ns (58.841%)  route 0.091ns (41.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 0.082 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 0.112 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.575     0.112    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X29Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y167        FDRE (Prop_fdre_C_Q)         0.100     0.212 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.091     0.303    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3[1]
    SLICE_X28Y167        LUT3 (Prop_lut3_I0_O)        0.030     0.333 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X28Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.780     0.082    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X28Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.042     0.123    
    SLICE_X28Y167        FDRE (Hold_fdre_C_D)         0.075     0.198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.658%)  route 0.106ns (45.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns = ( 0.119 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.447ns = ( 0.148 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.611     0.148    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X1Y169         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.100     0.248 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.106     0.354    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d3[1]
    SLICE_X2Y169         LUT3 (Prop_lut3_I0_O)        0.028     0.382 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X2Y169         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.817     0.119    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y169         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.042     0.160    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.087     0.247    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.247    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.223ns  (logic 0.130ns (58.299%)  route 0.093ns (41.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 0.082 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 0.112 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.575     0.112    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X29Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y167        FDRE (Prop_fdre_C_Q)         0.100     0.212 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.093     0.305    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d5[0]
    SLICE_X28Y167        LUT3 (Prop_lut3_I2_O)        0.030     0.335 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.335    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X28Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.780     0.082    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X28Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.042     0.123    
    SLICE_X28Y167        FDRE (Hold_fdre_C_D)         0.075     0.198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.909%)  route 0.086ns (40.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 0.081 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 0.111 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.574     0.111    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X24Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y169        FDRE (Prop_fdre_C_Q)         0.100     0.211 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.086     0.297    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5[1]
    SLICE_X25Y169        LUT3 (Prop_lut3_I2_O)        0.028     0.325 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/p_1_in[8]
    SLICE_X25Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.779     0.081    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X25Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.042     0.122    
    SLICE_X25Y169        FDRE (Hold_fdre_C_D)         0.061     0.183    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.217ns  (logic 0.146ns (67.299%)  route 0.071ns (32.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.120 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.583     0.120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X16Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.118     0.238 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.071     0.309    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X17Y165        LUT3 (Prop_lut3_I2_O)        0.028     0.337 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.337    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X17Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.788     0.090    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X17Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.042     0.131    
    SLICE_X17Y165        FDRE (Hold_fdre_C_D)         0.060     0.191    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.808%)  route 0.084ns (36.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 0.113 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 0.143 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.606     0.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.118     0.261 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.084     0.345    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4[1]
    SLICE_X3Y174         LUT3 (Prop_lut3_I2_O)        0.030     0.375 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X3Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.811     0.113    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X3Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism              0.042     0.154    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.075     0.229    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.781%)  route 0.084ns (36.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns = ( 0.111 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 0.141 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.604     0.141    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175         FDRE (Prop_fdre_C_Q)         0.118     0.259 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.084     0.343    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3[1]
    SLICE_X5Y175         LUT3 (Prop_lut3_I0_O)        0.030     0.373 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X5Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.809     0.111    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.042     0.152    
    SLICE_X5Y175         FDRE (Hold_fdre_C_D)         0.075     0.227    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.465%)  route 0.091ns (41.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 0.082 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 0.112 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.575     0.112    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X29Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y167        FDRE (Prop_fdre_C_Q)         0.100     0.212 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.091     0.303    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d3[1]
    SLICE_X28Y167        LUT3 (Prop_lut3_I2_O)        0.028     0.331 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X28Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.780     0.082    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X28Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism              0.042     0.123    
    SLICE_X28Y167        FDRE (Hold_fdre_C_D)         0.060     0.183    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_1
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y17   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y74     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y160    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y170    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y180    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y182    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y116    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X12Y168    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X18Y165    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_1
  To Clock:  clkfb_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_1
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y26   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p1
  To Clock:  lvds_dco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.216ns  (logic 0.266ns (21.882%)  route 0.950ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.392 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.386     6.002    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.760    16.392    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.198    16.590    
                         clock uncertainty           -0.035    16.555    
    SLICE_X0Y187         FDCE (Setup_fdce_C_CE)      -0.178    16.377    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.216ns  (logic 0.266ns (21.882%)  route 0.950ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.392 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.386     6.002    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.760    16.392    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.198    16.590    
                         clock uncertainty           -0.035    16.555    
    SLICE_X0Y187         FDCE (Setup_fdce_C_CE)      -0.178    16.377    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.216ns  (logic 0.266ns (21.882%)  route 0.950ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.392 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.386     6.002    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.760    16.392    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.198    16.590    
                         clock uncertainty           -0.035    16.555    
    SLICE_X0Y187         FDCE (Setup_fdce_C_CE)      -0.178    16.377    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.216ns  (logic 0.266ns (21.882%)  route 0.950ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.392 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.386     6.002    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.760    16.392    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.198    16.590    
                         clock uncertainty           -0.035    16.555    
    SLICE_X0Y187         FDCE (Setup_fdce_C_CE)      -0.178    16.377    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.428ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.720%)  route 0.855ns (76.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.390 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.292     5.908    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.758    16.390    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.549    
                         clock uncertainty           -0.035    16.513    
    SLICE_X0Y189         FDCE (Setup_fdce_C_CE)      -0.178    16.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                 10.428    

Slack (MET) :             10.428ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.720%)  route 0.855ns (76.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.390 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.292     5.908    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.758    16.390    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.549    
                         clock uncertainty           -0.035    16.513    
    SLICE_X0Y189         FDCE (Setup_fdce_C_CE)      -0.178    16.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                 10.428    

Slack (MET) :             10.428ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.720%)  route 0.855ns (76.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.390 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.292     5.908    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.758    16.390    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.158    16.549    
                         clock uncertainty           -0.035    16.513    
    SLICE_X0Y189         FDCE (Setup_fdce_C_CE)      -0.178    16.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                 10.428    

Slack (MET) :             10.428ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.720%)  route 0.855ns (76.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.390 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.292     5.908    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.758    16.390    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.158    16.549    
                         clock uncertainty           -0.035    16.513    
    SLICE_X0Y189         FDCE (Setup_fdce_C_CE)      -0.178    16.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                 10.428    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.135ns  (logic 0.266ns (23.442%)  route 0.869ns (76.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 16.401 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.305     5.921    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.769    16.401    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.198    16.599    
                         clock uncertainty           -0.035    16.564    
    SLICE_X0Y188         FDCE (Setup_fdce_C_CE)      -0.178    16.386    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.386    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 10.465    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.135ns  (logic 0.266ns (23.442%)  route 0.869ns (76.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 16.401 - 14.881 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 4.786 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.982     4.786    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y192         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDCE (Prop_fdce_C_Q)         0.223     5.009 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.563     5.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X1Y192         LUT2 (Prop_lut2_I0_O)        0.043     5.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.305     5.921    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.769    16.401    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.198    16.599    
                         clock uncertainty           -0.035    16.564    
    SLICE_X0Y188         FDCE (Setup_fdce_C_CE)      -0.178    16.386    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.386    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 10.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.110 - 2.976 ) 
    Source Clock Delay      (SCD):    0.953ns = ( 3.929 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.501     3.929    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDCE (Prop_fdce_C_Q)         0.118     4.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.161    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X0Y189         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.236 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.236    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.608     4.110    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.180     3.929    
    SLICE_X0Y189         FDCE (Hold_fdce_C_D)         0.092     4.021    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.236    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 4.122 - 2.976 ) 
    Source Clock Delay      (SCD):    0.965ns = ( 3.941 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.513     3.941    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDCE (Prop_fdce_C_Q)         0.118     4.059 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.115     4.174    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X0Y190         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.249 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.249    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.620     4.122    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.180     3.941    
    SLICE_X0Y190         FDCE (Hold_fdce_C_D)         0.092     4.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.033    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 4.111 - 2.976 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 3.936 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.508     3.936    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDCE (Prop_fdce_C_Q)         0.118     4.054 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.168    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X0Y187         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.243 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.243    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.610     4.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.175     3.936    
    SLICE_X0Y187         FDCE (Hold_fdce_C_D)         0.092     4.028    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.028    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.119 - 2.976 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 3.943 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.515     3.943    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDCE (Prop_fdce_C_Q)         0.118     4.061 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.116     4.177    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X0Y188         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.252 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.252    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.618     4.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.176     3.943    
    SLICE_X0Y188         FDCE (Hold_fdce_C_D)         0.092     4.035    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.035    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.380ns  (logic 0.266ns (69.957%)  route 0.114ns (30.043%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 4.122 - 2.976 ) 
    Source Clock Delay      (SCD):    0.953ns = ( 3.929 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.501     3.929    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDCE (Prop_fdce_C_Q)         0.118     4.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.161    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X0Y189         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.268 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.268    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X0Y190         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.309 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.309    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.620     4.122    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.132     3.989    
    SLICE_X0Y190         FDCE (Hold_fdce_C_D)         0.092     4.081    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.719%)  route 0.114ns (34.281%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.110 - 2.976 ) 
    Source Clock Delay      (SCD):    0.953ns = ( 3.929 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.501     3.929    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDCE (Prop_fdce_C_Q)         0.118     4.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.114     4.161    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X0Y189         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.262 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.262    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.608     4.110    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.180     3.929    
    SLICE_X0Y189         FDCE (Hold_fdce_C_D)         0.092     4.021    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 4.122 - 2.976 ) 
    Source Clock Delay      (SCD):    0.965ns = ( 3.941 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.513     3.941    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDCE (Prop_fdce_C_Q)         0.118     4.059 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.115     4.174    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X0Y190         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.275 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.620     4.122    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y190         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.180     3.941    
    SLICE_X0Y190         FDCE (Hold_fdce_C_D)         0.092     4.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.033    
                         arrival time                           4.275    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 4.111 - 2.976 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 3.936 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.508     3.936    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDCE (Prop_fdce_C_Q)         0.118     4.054 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.168    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X0Y187         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.269 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.269    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.610     4.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y187         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.175     3.936    
    SLICE_X0Y187         FDCE (Hold_fdce_C_D)         0.092     4.028    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.028    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.382ns  (logic 0.266ns (69.548%)  route 0.116ns (30.452%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.110 - 2.976 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 3.943 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.515     3.943    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDCE (Prop_fdce_C_Q)         0.118     4.061 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.116     4.177    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X0Y188         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.284    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X0Y189         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.325 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.325    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.608     4.110    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y189         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.118     3.991    
    SLICE_X0Y189         FDCE (Hold_fdce_C_D)         0.092     4.083    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.083    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.335ns  (logic 0.219ns (65.282%)  route 0.116ns (34.718%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.119 - 2.976 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 3.943 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.515     3.943    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDCE (Prop_fdce_C_Q)         0.118     4.061 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.116     4.177    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X0Y188         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     4.278 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.618     4.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X0Y188         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.176     3.943    
    SLICE_X0Y188         FDCE (Hold_fdce_C_D)         0.092     4.035    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.035    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y187     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y189     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y189     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X0Y189     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X0Y189     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y192     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X0Y190     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_3
  To Clock:  clk1_bufin_3

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.230ns  (logic 0.223ns (18.133%)  route 1.007ns (81.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 1.402 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.310ns = ( -1.715 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.362    -1.715    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.223    -1.492 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           1.007    -0.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_position
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352     1.402    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.734     0.669    
                         clock uncertainty           -0.133     0.536    
    SLICE_X2Y209         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.505    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.193ns  (logic 0.223ns (18.697%)  route 0.970ns (81.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 1.402 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.310ns = ( -1.715 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.362    -1.715    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.223    -1.492 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.970    -0.523    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_strobe
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352     1.402    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.734     0.669    
                         clock uncertainty           -0.133     0.536    
    SLICE_X2Y209         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.502    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.054ns  (logic 0.259ns (24.564%)  route 0.795ns (75.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 1.274 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -1.706 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.371    -1.706    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/data_clk
    SLICE_X0Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.259    -1.447 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.795    -0.652    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0[1]
    SLICE_X1Y154         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.274    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y154         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.747     0.528    
                         clock uncertainty           -0.133     0.395    
    SLICE_X1Y154         FDRE (Setup_fdre_C_D)       -0.019     0.376    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.992ns  (logic 0.392ns (39.516%)  route 0.600ns (60.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 1.398 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.030ns = ( -1.435 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.642    -1.435    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    ILOGIC_X0Y240        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y240        IDDR (Prop_iddr_C_Q1)        0.392    -1.043 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/Q1
                         net (fo=1, routed)           0.600    -0.443    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/q1
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.348     1.398    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/C
                         clock pessimism             -0.624     0.775    
                         clock uncertainty           -0.133     0.642    
    SLICE_X0Y234         FDRE (Setup_fdre_C_D)       -0.053     0.589    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.159ns  (logic 0.223ns (19.234%)  route 0.936ns (80.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 1.402 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.310ns = ( -1.715 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.362    -1.715    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.223    -1.492 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.936    -0.556    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_position
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.352     1.402    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.734     0.669    
                         clock uncertainty           -0.133     0.536    
    SLICE_X2Y209         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.489    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.987ns  (logic 0.371ns (37.593%)  route 0.616ns (62.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 1.274 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -1.550 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.550    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_fdre_C_Q)         0.236    -1.314 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.616    -0.699    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d9[0]
    SLICE_X2Y197         LUT3 (Prop_lut3_I2_O)        0.135    -0.564 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/p_2_in[15]
    SLICE_X2Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.274    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/C
                         clock pessimism             -0.734     0.541    
                         clock uncertainty           -0.133     0.408    
    SLICE_X2Y197         FDRE (Setup_fdre_C_D)        0.086     0.494    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.965ns  (logic 0.392ns (40.606%)  route 0.573ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 1.294 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( -1.582 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.495    -1.582    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/data_clk
    ILOGIC_X0Y142        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.392    -1.190 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/Q1
                         net (fo=1, routed)           0.573    -0.617    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/q1
    SLICE_X0Y145         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.244     1.294    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/data_clk
    SLICE_X0Y145         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]/C
                         clock pessimism             -0.661     0.634    
                         clock uncertainty           -0.133     0.501    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.053     0.448    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.979ns  (logic 0.259ns (26.469%)  route 0.720ns (73.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 1.404 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( -1.710 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.710    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.259    -1.451 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.720    -0.732    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.354     1.404    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism             -0.734     0.671    
                         clock uncertainty           -0.133     0.538    
    SLICE_X1Y205         FDRE (Setup_fdre_C_CE)      -0.201     0.337    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.979ns  (logic 0.259ns (26.469%)  route 0.720ns (73.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 1.404 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( -1.710 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.710    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.259    -1.451 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.720    -0.732    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.354     1.404    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism             -0.734     0.671    
                         clock uncertainty           -0.133     0.538    
    SLICE_X1Y205         FDRE (Setup_fdre_C_CE)      -0.201     0.337    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.979ns  (logic 0.259ns (26.469%)  route 0.720ns (73.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 1.404 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( -1.710 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.734ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.710    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.259    -1.451 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.720    -0.732    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1__0[1]
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.354     1.404    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism             -0.734     0.671    
                         clock uncertainty           -0.133     0.538    
    SLICE_X1Y205         FDRE (Setup_fdre_C_CE)      -0.201     0.337    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.511ns  (logic 0.147ns (28.769%)  route 0.364ns (71.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 0.201 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.118     0.256 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.364     0.620    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X4Y203         LUT3 (Prop_lut3_I1_O)        0.029     0.649 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.649    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/p_1_in[9]
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.925     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.236     0.436    
    SLICE_X4Y203         FDRE (Hold_fdre_C_D)         0.096     0.532    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.514ns  (logic 0.148ns (28.791%)  route 0.366ns (71.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 0.201 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.118     0.256 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.366     0.622    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X4Y203         LUT3 (Prop_lut3_I1_O)        0.030     0.652 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.652    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.925     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.236     0.436    
    SLICE_X4Y203         FDRE (Hold_fdre_C_D)         0.096     0.532    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.510ns  (logic 0.146ns (28.629%)  route 0.364ns (71.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 0.201 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.118     0.256 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.364     0.620    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X4Y203         LUT3 (Prop_lut3_I1_O)        0.028     0.648 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l[10]_i_1/O
                         net (fo=1, routed)           0.000     0.648    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/p_2_in[10]
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.925     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]/C
                         clock pessimism              0.236     0.436    
    SLICE_X4Y203         FDRE (Hold_fdre_C_D)         0.087     0.523    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.512ns  (logic 0.146ns (28.512%)  route 0.366ns (71.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 0.201 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.118     0.256 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.366     0.622    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X4Y203         LUT3 (Prop_lut3_I1_O)        0.028     0.650 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.650    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/p_1_in[8]
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.925     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.236     0.436    
    SLICE_X4Y203         FDRE (Hold_fdre_C_D)         0.087     0.523    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.530ns  (logic 0.100ns (18.886%)  route 0.430ns (81.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 0.202 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.100     0.234 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.430     0.664    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_strobe
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.926     0.202    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y209         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.236     0.437    
    SLICE_X2Y209         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.535    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns = ( 0.197 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.381ns = ( 0.214 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.695     0.214    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_fdre_C_Q)         0.118     0.332 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.387    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0[0]
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.921     0.197    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/C
                         clock pessimism              0.018     0.214    
    SLICE_X0Y234         FDRE (Hold_fdre_C_D)         0.042     0.256    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.855%)  route 0.145ns (59.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns = ( 0.098 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.100     0.234 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.145     0.379    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X2Y186         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.822     0.098    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y186         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.050     0.147    
    SLICE_X2Y186         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.245    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.312%)  route 0.060ns (33.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns = ( 0.203 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.377ns = ( 0.218 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.699     0.218    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_fdre_C_Q)         0.118     0.336 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.060     0.396    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4[1]
    SLICE_X3Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.927     0.203    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X3Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/C
                         clock pessimism              0.027     0.229    
    SLICE_X3Y203         FDRE (Hold_fdre_C_D)         0.032     0.261    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.392%)  route 0.061ns (29.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns = ( 0.098 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.615     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X0Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDCE (Prop_fdce_C_Q)         0.118     0.252 f  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.061     0.314    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d2[0]
    SLICE_X1Y186         LUT4 (Prop_lut4_I3_O)        0.028     0.342 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.822     0.098    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y186         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism              0.048     0.145    
    SLICE_X1Y186         FDCE (Hold_fdce_C_D)         0.060     0.205    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.256%)  route 0.353ns (70.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns = ( 0.203 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.118     0.256 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.353     0.609    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X1Y205         LUT3 (Prop_lut3_I1_O)        0.028     0.637 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.637    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.927     0.203    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.236     0.438    
    SLICE_X1Y205         FDRE (Hold_fdre_C_D)         0.061     0.499    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_3
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y18   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y172    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y130    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y142    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y128    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y240    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y238    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y228    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y195     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y195     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y195     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y195     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y209     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y186     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_3
  To Clock:  clkfb_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_3
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y27   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  lvds_fco1_p

Setup :            0  Failing Endpoints,  Worst Slack       82.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.324ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.259ns (27.764%)  route 0.674ns (72.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.259     4.468 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.674     5.142    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[15]
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.010    87.465    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.465    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 82.324    

Slack (MET) :             82.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.259ns (28.578%)  route 0.647ns (71.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.312     4.211    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y156        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.259     4.470 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.647     5.117    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[11]
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.009    87.466    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.466    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                 82.349    

Slack (MET) :             82.360ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.236ns (30.064%)  route 0.549ns (69.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 87.178 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.307     4.206    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.236     4.442 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.549     4.991    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[7]
    SLICE_X24Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.306    87.485    
                         clock uncertainty           -0.035    87.449    
    SLICE_X24Y162        FDRE (Setup_fdre_C_D)       -0.099    87.350    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.350    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                 82.360    

Slack (MET) :             82.402ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.259ns (30.709%)  route 0.584ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.312     4.211    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDRE (Prop_fdre_C_Q)         0.259     4.470 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.584     5.054    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[2]
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.019    87.456    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.456    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 82.402    

Slack (MET) :             82.406ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.259ns (30.774%)  route 0.583ns (69.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.259     4.468 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.583     5.050    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[14]
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.019    87.456    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.456    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                 82.406    

Slack (MET) :             82.429ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.259ns (31.363%)  route 0.567ns (68.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.312     4.211    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDRE (Prop_fdre_C_Q)         0.259     4.470 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.567     5.037    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[12]
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.010    87.465    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.465    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                 82.429    

Slack (MET) :             82.477ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (28.993%)  route 0.546ns (71.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.311     4.210    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.223     4.433 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.546     4.979    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.019    87.456    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.456    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                 82.477    

Slack (MET) :             82.494ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.259ns (35.451%)  route 0.472ns (64.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 87.178 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.307     4.206    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.259     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.472     4.936    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X24Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.306    87.485    
                         clock uncertainty           -0.035    87.449    
    SLICE_X24Y161        FDRE (Setup_fdre_C_D)       -0.019    87.430    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.430    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 82.494    

Slack (MET) :             82.529ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.259ns (37.235%)  route 0.437ns (62.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 87.178 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.307     4.206    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.259     4.465 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.437     4.901    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X24Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.306    87.485    
                         clock uncertainty           -0.035    87.449    
    SLICE_X24Y162        FDRE (Setup_fdre_C_D)       -0.019    87.430    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.430    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 82.529    

Slack (MET) :             82.530ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.165%)  route 0.472ns (69.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 87.178 - 83.333 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.302     4.201    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y162        FDRE (Prop_fdre_C_Q)         0.204     4.405 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.472     4.877    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[5]
    SLICE_X25Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.160    87.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.355    87.534    
                         clock uncertainty           -0.035    87.498    
    SLICE_X25Y162        FDRE (Setup_fdre_C_D)       -0.091    87.407    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.407    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 82.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.582     1.955    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y161        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.789     2.315    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.359     1.955    
    SLICE_X25Y161        FDRE (Hold_fdre_C_D)         0.049     2.004    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.100     2.092 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.353    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.360     1.992    
    SLICE_X3Y161         FDRE (Hold_fdre_C_D)         0.049     2.041    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.092 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.353    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.360     1.992    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.049     2.041    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.616     1.989    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.144    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[3]
    SLICE_X5Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.823     2.349    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                         clock pessimism             -0.359     1.989    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.049     2.038    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.582     1.955    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y161        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.789     2.315    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.359     1.955    
    SLICE_X25Y161        FDRE (Hold_fdre_C_D)         0.047     2.002    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.582     1.955    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y161        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.789     2.315    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.359     1.955    
    SLICE_X25Y161        FDRE (Hold_fdre_C_D)         0.047     2.002    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.092 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[10]
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.353    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.360     1.992    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.047     2.039    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.100     2.092 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[12]
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.353    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.360     1.992    
    SLICE_X3Y161         FDRE (Hold_fdre_C_D)         0.047     2.039    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.092 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[4]
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.353    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.360     1.992    
    SLICE_X3Y160         FDRE (Hold_fdre_C_D)         0.047     2.039    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.100     2.092 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.147    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.353    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.360     1.992    
    SLICE_X3Y161         FDRE (Hold_fdre_C_D)         0.047     2.039    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y3  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X25Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X23Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X23Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X23Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X23Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y159  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y159  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X20Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y164  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  lvds_fco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.535ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.204ns (30.362%)  route 0.468ns (69.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.468     4.989    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[15]
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.400    87.650    
                         clock uncertainty           -0.035    87.615    
    SLICE_X7Y201         FDRE (Setup_fdre_C_D)       -0.091    87.524    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.524    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 82.535    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.259ns (34.815%)  route 0.485ns (65.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 87.067 - 83.333 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.311     4.103    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y198        FDRE (Prop_fdre_C_Q)         0.259     4.362 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.485     4.847    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[15]
    SLICE_X10Y198        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.169    87.067    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.369    87.436    
                         clock uncertainty           -0.035    87.401    
    SLICE_X10Y198        FDRE (Setup_fdre_C_D)        0.011    87.412    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.412    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.568ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.223ns (31.369%)  route 0.488ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 87.196 - 83.333 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.470     4.262    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.488     4.973    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[11]
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.298    87.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.399    87.595    
                         clock uncertainty           -0.035    87.560    
    SLICE_X9Y206         FDRE (Setup_fdre_C_D)       -0.019    87.541    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.541    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                 82.568    

Slack (MET) :             82.575ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.259ns (35.825%)  route 0.464ns (64.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y204         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y204         FDRE (Prop_fdre_C_Q)         0.259     4.576 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.464     5.040    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[13]
    SLICE_X4Y204         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y204         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.400    87.650    
                         clock uncertainty           -0.035    87.615    
    SLICE_X4Y204         FDRE (Setup_fdre_C_D)        0.000    87.615    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.615    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 82.575    

Slack (MET) :             82.579ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y204         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y204         FDRE (Prop_fdre_C_Q)         0.236     4.553 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.378     4.932    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[2]
    SLICE_X6Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.375    87.625    
                         clock uncertainty           -0.035    87.590    
    SLICE_X6Y200         FDRE (Setup_fdre_C_D)       -0.080    87.510    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.510    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                 82.579    

Slack (MET) :             82.584ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.223ns (32.114%)  route 0.471ns (67.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 87.116 - 83.333 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.360     4.152    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.223     4.375 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.471     4.847    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[4]
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.218    87.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                         clock pessimism              0.369    87.485    
                         clock uncertainty           -0.035    87.450    
    SLICE_X5Y186         FDRE (Setup_fdre_C_D)       -0.019    87.431    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.431    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 82.584    

Slack (MET) :             82.588ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.306%)  route 0.467ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 87.197 - 83.333 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.471     4.263    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDRE (Prop_fdre_C_Q)         0.223     4.486 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.467     4.954    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[5]
    SLICE_X9Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.299    87.197    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.399    87.596    
                         clock uncertainty           -0.035    87.561    
    SLICE_X9Y203         FDRE (Setup_fdre_C_D)       -0.019    87.542    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.542    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 82.588    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.385%)  route 0.466ns (67.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.223     4.540 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.466     5.006    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[11]
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.400    87.650    
                         clock uncertainty           -0.035    87.615    
    SLICE_X7Y201         FDRE (Setup_fdre_C_D)       -0.019    87.596    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.596    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.594ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.223ns (32.557%)  route 0.462ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 87.116 - 83.333 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.361     4.153    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y188         FDRE (Prop_fdre_C_Q)         0.223     4.376 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.462     4.838    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[2]
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.218    87.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.370    87.486    
                         clock uncertainty           -0.035    87.451    
    SLICE_X5Y188         FDRE (Setup_fdre_C_D)       -0.019    87.432    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.432    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 82.594    

Slack (MET) :             82.600ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.352%)  route 0.466ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.223     4.540 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.466     5.007    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[12]
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.400    87.650    
                         clock uncertainty           -0.035    87.615    
    SLICE_X7Y201         FDRE (Setup_fdre_C_D)       -0.008    87.607    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.607    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 82.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.612     1.991    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     2.091 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.146    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.818     2.350    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.359     1.991    
    SLICE_X7Y183         FDRE (Hold_fdre_C_D)         0.049     2.040    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.610     1.989    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.144    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[5]
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.816     2.348    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.359     1.989    
    SLICE_X7Y181         FDRE (Hold_fdre_C_D)         0.049     2.038    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.698     2.077    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.100     2.177 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[4]
    SLICE_X5Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.926     2.458    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.381     2.077    
    SLICE_X5Y202         FDRE (Hold_fdre_C_D)         0.049     2.126    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.698     2.077    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_fdre_C_Q)         0.100     2.177 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X7Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.926     2.458    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.381     2.077    
    SLICE_X7Y202         FDRE (Hold_fdre_C_D)         0.049     2.126    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.617     1.996    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.100     2.096 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.151    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.825     2.357    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.361     1.996    
    SLICE_X5Y195         FDRE (Hold_fdre_C_D)         0.049     2.045    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.611     1.990    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.100     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.145    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X7Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.817     2.349    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.359     1.990    
    SLICE_X7Y182         FDRE (Hold_fdre_C_D)         0.049     2.039    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.668     2.047    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.100     2.147 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.202    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.894     2.426    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.379     2.047    
    SLICE_X9Y205         FDRE (Hold_fdre_C_D)         0.049     2.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.612     1.991    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     2.091 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.146    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[10]
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.818     2.350    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.359     1.991    
    SLICE_X7Y183         FDRE (Hold_fdre_C_D)         0.047     2.038    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.610     1.989    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     2.144    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[11]
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.816     2.348    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
                         clock pessimism             -0.359     1.989    
    SLICE_X7Y181         FDRE (Hold_fdre_C_D)         0.047     2.036    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.612     1.991    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     2.091 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.146    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.818     2.350    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.359     1.991    
    SLICE_X7Y183         FDRE (Hold_fdre_C_D)         0.047     2.038    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y21  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X4Y190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y181    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y186    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y186    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y203    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y203    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y205    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y205    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y205    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y205    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y205    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y205    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y204    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X9Y204    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y186    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y186    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X4Y190    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  lvds_fco1_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.558ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.259ns (34.492%)  route 0.492ns (65.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 87.821 - 83.333 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.467     5.218    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y213        FDRE (Prop_fdre_C_Q)         0.259     5.477 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.492     5.969    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[5]
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.295    87.821    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.730    88.551    
                         clock uncertainty           -0.035    88.516    
    SLICE_X16Y213        FDRE (Setup_fdre_C_D)        0.011    88.527    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.527    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 82.558    

Slack (MET) :             82.636ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.728%)  route 0.367ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 87.819 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y217         FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.367     5.785    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X9Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.293    87.819    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.728    88.547    
                         clock uncertainty           -0.035    88.512    
    SLICE_X9Y217         FDRE (Setup_fdre_C_D)       -0.091    88.421    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         88.421    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                 82.636    

Slack (MET) :             82.646ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.259ns (39.766%)  route 0.392ns (60.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 87.818 - 83.333 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.461     5.212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDRE (Prop_fdre_C_Q)         0.259     5.471 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.392     5.863    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X14Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.292    87.818    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X14Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.727    88.545    
                         clock uncertainty           -0.035    88.510    
    SLICE_X14Y219        FDRE (Setup_fdre_C_D)        0.000    88.510    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         88.510    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 82.646    

Slack (MET) :             82.653ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.223ns (35.631%)  route 0.403ns (64.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 87.822 - 83.333 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.469     5.220    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y210        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y210        FDRE (Prop_fdre_C_Q)         0.223     5.443 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.403     5.846    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X19Y210        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.296    87.822    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y210        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.731    88.553    
                         clock uncertainty           -0.035    88.518    
    SLICE_X19Y210        FDRE (Setup_fdre_C_D)       -0.019    88.499    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.499    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 82.653    

Slack (MET) :             82.657ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.038%)  route 0.404ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 87.821 - 83.333 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.467     5.218    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y213        FDRE (Prop_fdre_C_Q)         0.259     5.477 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.404     5.882    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[2]
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.295    87.821    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.730    88.551    
                         clock uncertainty           -0.035    88.516    
    SLICE_X16Y213        FDRE (Setup_fdre_C_D)        0.023    88.539    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.539    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 82.657    

Slack (MET) :             82.658ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.259ns (40.238%)  route 0.385ns (59.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 87.821 - 83.333 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.467     5.218    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y213        FDRE (Prop_fdre_C_Q)         0.259     5.477 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.385     5.862    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[8]
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.295    87.821    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.730    88.551    
                         clock uncertainty           -0.035    88.516    
    SLICE_X16Y213        FDRE (Setup_fdre_C_D)        0.004    88.520    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         88.520    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 82.658    

Slack (MET) :             82.665ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.259ns (40.942%)  route 0.374ns (59.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 87.821 - 83.333 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.465     5.216    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y215         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y215         FDRE (Prop_fdre_C_Q)         0.259     5.475 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.374     5.849    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X8Y215         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.295    87.821    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y215         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.728    88.549    
                         clock uncertainty           -0.035    88.514    
    SLICE_X8Y215         FDRE (Setup_fdre_C_D)        0.000    88.514    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.514    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                 82.665    

Slack (MET) :             82.668ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.259ns (41.129%)  route 0.371ns (58.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 87.818 - 83.333 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.462     5.213    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y218        FDRE (Prop_fdre_C_Q)         0.259     5.472 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.371     5.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[10]
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.292    87.818    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.728    88.546    
                         clock uncertainty           -0.035    88.511    
    SLICE_X10Y218        FDRE (Setup_fdre_C_D)        0.000    88.511    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         88.511    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                 82.668    

Slack (MET) :             82.669ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.259ns (40.963%)  route 0.373ns (59.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 87.819 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_fdre_C_Q)         0.259     5.473 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.373     5.846    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[5]
    SLICE_X8Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.293    87.819    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.728    88.547    
                         clock uncertainty           -0.035    88.512    
    SLICE_X8Y217         FDRE (Setup_fdre_C_D)        0.004    88.516    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.516    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 82.669    

Slack (MET) :             82.673ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.259ns (40.769%)  route 0.376ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 87.818 - 83.333 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.462     5.213    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y218        FDRE (Prop_fdre_C_Q)         0.259     5.472 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.376     5.848    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[13]
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.398    86.443    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.526 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.292    87.818    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.728    88.546    
                         clock uncertainty           -0.035    88.511    
    SLICE_X10Y218        FDRE (Setup_fdre_C_D)        0.011    88.522    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         88.522    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 82.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y217        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.888     3.191    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.594     2.597    
    SLICE_X15Y217        FDRE (Hold_fdre_C_D)         0.049     2.646    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.663     2.596    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_fdre_C_Q)         0.100     2.696 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.751    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.887     3.190    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.594     2.596    
    SLICE_X9Y218         FDRE (Hold_fdre_C_D)         0.049     2.645    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        FDRE (Prop_fdre_C_Q)         0.100     2.698 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.753    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.891     3.194    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.596     2.598    
    SLICE_X17Y214        FDRE (Hold_fdre_C_D)         0.049     2.647    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[4]
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.889     3.192    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.595     2.597    
    SLICE_X17Y216        FDRE (Hold_fdre_C_D)         0.049     2.646    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y213        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X21Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.890     3.193    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.596     2.597    
    SLICE_X21Y213        FDRE (Hold_fdre_C_D)         0.049     2.646    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y216         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y216         FDRE (Prop_fdre_C_Q)         0.100     2.698 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.753    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X9Y216         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.889     3.192    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y216         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.594     2.598    
    SLICE_X9Y216         FDRE (Hold_fdre_C_D)         0.049     2.647    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y217        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.888     3.191    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.594     2.597    
    SLICE_X15Y217        FDRE (Hold_fdre_C_D)         0.047     2.644    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y217        FDRE (Prop_fdre_C_Q)         0.100     2.697 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.752    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[3]
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.888     3.191    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.594     2.597    
    SLICE_X15Y217        FDRE (Hold_fdre_C_D)         0.047     2.644    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.663     2.596    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_fdre_C_Q)         0.100     2.696 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.751    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[12]
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.887     3.190    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.594     2.596    
    SLICE_X9Y218         FDRE (Hold_fdre_C_D)         0.047     2.643    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.663     2.596    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_fdre_C_Q)         0.100     2.696 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.751    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.787     2.273    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.303 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.887     3.190    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y218         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.594     2.596    
    SLICE_X9Y218         FDRE (Hold_fdre_C_D)         0.047     2.643    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y5  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y217   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y217   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y217   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y215   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y215   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y215   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y215   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y213  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X18Y213  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y213  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X18Y213  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y213  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y213  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y218   design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y218  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  lvds_fco2_p

Setup :            0  Failing Endpoints,  Worst Slack       82.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.509ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (28.989%)  route 0.546ns (71.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 87.229 - 83.333 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.354     4.249    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDRE (Prop_fdre_C_Q)         0.223     4.472 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.546     5.018    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[6]
    SLICE_X7Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.214    87.229    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y170         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.353    87.582    
                         clock uncertainty           -0.035    87.547    
    SLICE_X7Y170         FDRE (Setup_fdre_C_D)       -0.019    87.528    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.528    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 82.509    

Slack (MET) :             82.530ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.040%)  route 0.475ns (69.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 87.232 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.475     4.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[3]
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.217    87.232    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                         clock pessimism              0.354    87.586    
                         clock uncertainty           -0.035    87.551    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)       -0.089    87.462    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.462    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                 82.530    

Slack (MET) :             82.533ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.726%)  route 0.466ns (64.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 87.225 - 83.333 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     4.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y176         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDRE (Prop_fdre_C_Q)         0.259     4.503 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.466     4.969    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[10]
    SLICE_X5Y176         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.210    87.225    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y176         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                         clock pessimism              0.331    87.556    
                         clock uncertainty           -0.035    87.521    
    SLICE_X5Y176         FDRE (Setup_fdre_C_D)       -0.019    87.502    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.502    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 82.533    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.259ns (36.496%)  route 0.451ns (63.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 87.166 - 83.333 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.295     4.190    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X26Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y168        FDRE (Prop_fdre_C_Q)         0.259     4.449 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.451     4.900    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X26Y172        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.151    87.166    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X26Y172        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.330    87.496    
                         clock uncertainty           -0.035    87.461    
    SLICE_X26Y172        FDRE (Setup_fdre_C_D)        0.004    87.465    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.465    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.570ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (32.011%)  route 0.474ns (67.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 87.166 - 83.333 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.290     4.185    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X31Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y171        FDRE (Prop_fdre_C_Q)         0.223     4.408 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.474     4.882    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X31Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.151    87.166    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X31Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.352    87.518    
                         clock uncertainty           -0.035    87.483    
    SLICE_X31Y171        FDRE (Setup_fdre_C_D)       -0.031    87.452    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.452    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 82.570    

Slack (MET) :             82.574ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.259ns (35.795%)  route 0.465ns (64.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 87.225 - 83.333 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     4.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDRE (Prop_fdre_C_Q)         0.259     4.503 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.465     4.968    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X6Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.210    87.225    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.352    87.577    
                         clock uncertainty           -0.035    87.542    
    SLICE_X6Y173         FDRE (Setup_fdre_C_D)        0.000    87.542    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.542    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 82.574    

Slack (MET) :             82.578ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.223ns (31.845%)  route 0.477ns (68.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 87.176 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.223     4.420 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.477     4.897    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X19Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.161    87.176    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.354    87.530    
                         clock uncertainty           -0.035    87.495    
    SLICE_X19Y167        FDRE (Setup_fdre_C_D)       -0.019    87.476    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.476    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 82.578    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.259ns (35.597%)  route 0.469ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 87.224 - 83.333 ) 
    Source Clock Delay      (SCD):    4.243ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.348     4.243    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDRE (Prop_fdre_C_Q)         0.259     4.502 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.469     4.971    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[12]
    SLICE_X6Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.209    87.224    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.352    87.576    
                         clock uncertainty           -0.035    87.541    
    SLICE_X6Y175         FDRE (Setup_fdre_C_D)        0.013    87.554    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.554    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                 82.583    

Slack (MET) :             82.584ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.223ns (32.210%)  route 0.469ns (67.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 87.167 - 83.333 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.291     4.186    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X27Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.223     4.409 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.469     4.878    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[6]
    SLICE_X26Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.152    87.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X26Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.331    87.498    
                         clock uncertainty           -0.035    87.463    
    SLICE_X26Y171        FDRE (Setup_fdre_C_D)        0.000    87.463    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.463    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                 82.584    

Slack (MET) :             82.605ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.236ns (37.736%)  route 0.389ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.303     4.198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y166        FDRE (Prop_fdre_C_Q)         0.236     4.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.389     4.823    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[4]
    SLICE_X18Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]/C
                         clock pessimism              0.354    87.531    
                         clock uncertainty           -0.035    87.496    
    SLICE_X18Y166        FDRE (Setup_fdre_C_D)       -0.067    87.429    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.429    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 82.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.107    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.786     2.308    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.356     1.952    
    SLICE_X11Y169        FDRE (Hold_fdre_C_D)         0.049     2.001    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.577     1.947    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDRE (Prop_fdre_C_Q)         0.100     2.047 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.102    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.780     2.302    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.355     1.947    
    SLICE_X11Y174        FDRE (Hold_fdre_C_D)         0.049     1.996    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.606     1.976    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     2.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.131    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X5Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.811     2.333    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.357     1.976    
    SLICE_X5Y174         FDRE (Hold_fdre_C_D)         0.049     2.025    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.583     1.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y166        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.108    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[5]
    SLICE_X21Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.788     2.310    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                         clock pessimism             -0.357     1.953    
    SLICE_X21Y166        FDRE (Hold_fdre_C_D)         0.049     2.002    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.583     1.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y167        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.108    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[5]
    SLICE_X17Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.788     2.310    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.357     1.953    
    SLICE_X17Y167        FDRE (Hold_fdre_C_D)         0.049     2.002    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.575     1.945    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y170        FDRE (Prop_fdre_C_Q)         0.100     2.045 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.100    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X25Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.780     2.302    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.357     1.945    
    SLICE_X25Y170        FDRE (Hold_fdre_C_D)         0.049     1.994    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.611     1.981    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y171         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.100     2.081 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X3Y171         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.817     2.339    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y171         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.358     1.981    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.049     2.030    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.107    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.786     2.308    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.356     1.952    
    SLICE_X11Y169        FDRE (Hold_fdre_C_D)         0.047     1.999    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.107    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[12]
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.786     2.308    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.356     1.952    
    SLICE_X11Y169        FDRE (Hold_fdre_C_D)         0.047     1.999    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.577     1.947    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDRE (Prop_fdre_C_Q)         0.100     2.047 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.102    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[4]
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.780     2.302    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.355     1.947    
    SLICE_X11Y174        FDRE (Hold_fdre_C_D)         0.047     1.994    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y4  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X31Y172  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X31Y172  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y168  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y168  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y168  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y168  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y172  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y172  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X28Y172  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X26Y171  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X26Y171  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y167  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y167  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y167  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y167  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y173  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y173  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y173  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y173  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X31Y167  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X31Y167  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X26Y170  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X26Y168  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X26Y168  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y170  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y170  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y170  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y170  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y170  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  lvds_fco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.566ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.259ns (35.418%)  route 0.472ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 86.872 - 83.333 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.307     3.886    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.259     4.145 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.472     4.617    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X8Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.165    86.872    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.348    87.219    
                         clock uncertainty           -0.035    87.184    
    SLICE_X8Y187         FDRE (Setup_fdre_C_D)        0.000    87.184    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.184    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 82.566    

Slack (MET) :             82.589ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.259ns (36.355%)  route 0.453ns (63.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 87.059 - 83.333 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.525     4.104    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDRE (Prop_fdre_C_Q)         0.259     4.363 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.453     4.817    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X4Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.352    87.059    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.379    87.437    
                         clock uncertainty           -0.035    87.402    
    SLICE_X4Y200         FDRE (Setup_fdre_C_D)        0.004    87.406    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.406    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 82.589    

Slack (MET) :             82.601ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.223ns (32.450%)  route 0.464ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 87.055 - 83.333 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.521     4.100    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.223     4.323 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.464     4.787    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.348    87.055    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.379    87.433    
                         clock uncertainty           -0.035    87.398    
    SLICE_X7Y211         FDRE (Setup_fdre_C_D)       -0.009    87.389    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.389    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                 82.601    

Slack (MET) :             82.614ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.236ns (38.246%)  route 0.381ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y207         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y207         FDRE (Prop_fdre_C_Q)         0.236     4.341 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.381     4.722    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[9]
    SLICE_X2Y207         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.353    87.060    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y207         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.379    87.438    
                         clock uncertainty           -0.035    87.403    
    SLICE_X2Y207         FDRE (Setup_fdre_C_D)       -0.067    87.336    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.336    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 82.614    

Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.802%)  route 0.372ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.523     4.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_fdre_C_Q)         0.236     4.338 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.372     4.710    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[3]
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.350    87.057    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]/C
                         clock pessimism              0.379    87.435    
                         clock uncertainty           -0.035    87.400    
    SLICE_X4Y209         FDRE (Setup_fdre_C_D)       -0.070    87.330    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.330    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 82.619    

Slack (MET) :             82.625ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.621%)  route 0.440ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 87.055 - 83.333 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.521     4.100    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.223     4.323 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.440     4.763    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[15]
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.348    87.055    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.379    87.433    
                         clock uncertainty           -0.035    87.398    
    SLICE_X7Y211         FDRE (Setup_fdre_C_D)       -0.009    87.389    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.389    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 82.625    

Slack (MET) :             82.628ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.236ns (39.183%)  route 0.366ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y206         FDRE (Prop_fdre_C_Q)         0.236     4.341 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.366     4.707    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[8]
    SLICE_X2Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.353    87.060    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.379    87.438    
                         clock uncertainty           -0.035    87.403    
    SLICE_X2Y206         FDRE (Setup_fdre_C_D)       -0.067    87.336    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.336    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 82.628    

Slack (MET) :             82.628ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.279%)  route 0.374ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 87.055 - 83.333 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.521     4.100    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.204     4.304 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.374     4.678    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.348    87.055    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.379    87.433    
                         clock uncertainty           -0.035    87.398    
    SLICE_X7Y211         FDRE (Setup_fdre_C_D)       -0.091    87.307    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.307    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 82.628    

Slack (MET) :             82.631ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.236ns (39.379%)  route 0.363ns (60.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.523     4.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_fdre_C_Q)         0.236     4.338 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.363     4.701    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[2]
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.350    87.057    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.379    87.435    
                         clock uncertainty           -0.035    87.400    
    SLICE_X4Y209         FDRE (Setup_fdre_C_D)       -0.067    87.333    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.333    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 82.631    

Slack (MET) :             82.633ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.223ns (36.801%)  route 0.383ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 86.872 - 83.333 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.307     3.886    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y187        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.383     4.492    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X12Y186        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.165    86.872    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y186        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.299    87.170    
                         clock uncertainty           -0.035    87.135    
    SLICE_X12Y186        FDRE (Setup_fdre_C_D)       -0.010    87.125    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.125    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                 82.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.619     1.825    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     1.925 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     1.980    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[8]
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.827     2.183    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.359     1.825    
    SLICE_X3Y194         FDRE (Hold_fdre_C_D)         0.049     1.874    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.790    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y186        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y186        FDRE (Prop_fdre_C_Q)         0.100     1.890 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     1.945    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X13Y186        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.145    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y186        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.356     1.790    
    SLICE_X13Y186        FDRE (Hold_fdre_C_D)         0.049     1.839    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.790    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y185        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.100     1.890 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.945    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X13Y185        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.145    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y185        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.356     1.790    
    SLICE_X13Y185        FDRE (Hold_fdre_C_D)         0.049     1.839    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.819    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y184         FDRE (Prop_fdre_C_Q)         0.100     1.919 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     1.974    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X5Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.819     2.175    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.357     1.819    
    SLICE_X5Y184         FDRE (Hold_fdre_C_D)         0.049     1.868    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.819    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y185         FDRE (Prop_fdre_C_Q)         0.100     1.919 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.974    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X5Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.820     2.176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y185         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.358     1.819    
    SLICE_X5Y185         FDRE (Hold_fdre_C_D)         0.049     1.868    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.699     1.905    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.100     2.005 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.060    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[6]
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.927     2.283    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.379     1.905    
    SLICE_X1Y206         FDRE (Hold_fdre_C_D)         0.049     1.954    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.664     1.870    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDRE (Prop_fdre_C_Q)         0.100     1.970 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.025    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.889     2.245    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.376     1.870    
    SLICE_X9Y213         FDRE (Hold_fdre_C_D)         0.049     1.919    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.698     1.904    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y209         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.059    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.926     2.282    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism             -0.379     1.904    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.049     1.953    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.619     1.825    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     1.925 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     1.980    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[11]
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.827     2.183    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.359     1.825    
    SLICE_X3Y194         FDRE (Hold_fdre_C_D)         0.047     1.872    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.619     1.825    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.100     1.925 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     1.980    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[6]
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.827     2.183    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                         clock pessimism             -0.359     1.825    
    SLICE_X3Y194         FDRE (Hold_fdre_C_D)         0.047     1.872    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y22  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y185   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y187   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y187   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X13Y186   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y184   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.421ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (42.010%)  route 0.282ns (57.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y214                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y214        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.282     0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y213        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                 32.421    

Slack (MET) :             32.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.399%)  route 0.301ns (59.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y214                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y214        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.301     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y214        FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 32.435    

Slack (MET) :             32.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.533ns  (logic 0.259ns (48.555%)  route 0.274ns (51.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y210                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y210        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.274     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y210        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 32.458    

Slack (MET) :             32.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.651%)  route 0.300ns (57.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y209                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y209        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X57Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y210        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 32.468    

Slack (MET) :             32.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.883%)  route 0.297ns (57.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y214                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y214        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.297     0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y213        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 32.471    

Slack (MET) :             32.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.518ns  (logic 0.223ns (43.040%)  route 0.295ns (56.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y214                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X45Y214        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.295     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y213        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y213        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                 32.473    

Slack (MET) :             32.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.361%)  route 0.280ns (55.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y209                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y209        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y210        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.487    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.442%)  route 0.268ns (54.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y209                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X57Y209        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.268     0.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y210        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 32.500    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12mhz_design_1_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.571ns  (logic 0.223ns (6.245%)  route 3.348ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 172.621 - 170.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 168.136 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.469   168.136    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y208        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDRE (Prop_fdre_C_Q)         0.223   168.359 r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.348   171.707    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[4]
    SLICE_X17Y204        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.297   172.621    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X17Y204        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000   172.621    
                         clock uncertainty           -0.525   172.096    
    SLICE_X17Y204        FDRE (Setup_fdre_C_D)       -0.019   172.077    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                        172.077    
                         arrival time                        -171.707    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.531ns  (logic 0.259ns (7.334%)  route 3.272ns (92.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 172.621 - 170.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 168.134 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.467   168.134    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X8Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.259   168.393 r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/Q
                         net (fo=5, routed)           3.272   171.665    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_31[12]
    SLICE_X17Y203        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.297   172.621    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y203        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][12]/C
                         clock pessimism              0.000   172.621    
                         clock uncertainty           -0.525   172.096    
    SLICE_X17Y203        FDRE (Setup_fdre_C_D)       -0.031   172.065    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][12]
  -------------------------------------------------------------------
                         required time                        172.065    
                         arrival time                        -171.665    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA9/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.342ns  (logic 0.259ns (7.749%)  route 3.083ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 172.493 - 170.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 168.191 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.524   168.191    design_1_i/moving_average_top_1/U0/MA9/clk
    SLICE_X6Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y207         FDRE (Prop_fdre_C_Q)         0.259   168.450 r  design_1_i/moving_average_top_1/U0/MA9/r_acc_reg[7]/Q
                         net (fo=5, routed)           3.083   171.533    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_25[7]
    SLICE_X13Y198        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.169   172.493    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X13Y198        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][7]/C
                         clock pessimism              0.000   172.493    
                         clock uncertainty           -0.525   171.968    
    SLICE_X13Y198        FDRE (Setup_fdre_C_D)       -0.031   171.937    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][7]
  -------------------------------------------------------------------
                         required time                        171.937    
                         arrival time                        -171.533    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.698ns  (logic 0.223ns (6.030%)  route 3.475ns (93.970%))
  Logic Levels:           0  
  Clock Path Skew:        1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 172.617 - 170.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 167.964 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.297   167.964    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X24Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.223   168.187 r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[1]/Q
                         net (fo=5, routed)           3.475   171.662    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[229]
    SLICE_X22Y208        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.293   172.617    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y208        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/CLK
                         clock pessimism              0.000   172.617    
                         clock uncertainty           -0.525   172.092    
    SLICE_X22Y208        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026   172.066    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8
  -------------------------------------------------------------------
                         required time                        172.066    
                         arrival time                        -171.662    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][639]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.625ns  (logic 0.223ns (6.152%)  route 3.402ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 172.623 - 170.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 168.136 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.469   168.136    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y208        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDRE (Prop_fdre_C_Q)         0.223   168.359 r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]/Q
                         net (fo=5, routed)           3.402   171.760    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[639]
    SLICE_X10Y202        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][639]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.299   172.623    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y202        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][639]_srl8/CLK
                         clock pessimism              0.000   172.623    
                         clock uncertainty           -0.525   172.098    
    SLICE_X10Y202        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069   172.167    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][639]_srl8
  -------------------------------------------------------------------
                         required time                        172.167    
                         arrival time                        -171.760    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][674]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.505ns  (logic 0.259ns (7.389%)  route 3.246ns (92.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 172.622 - 170.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 168.134 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.467   168.134    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X8Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.259   168.393 r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/Q
                         net (fo=5, routed)           3.246   171.639    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[674]
    SLICE_X8Y207         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][674]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.298   172.622    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y207         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][674]_srl8/CLK
                         clock pessimism              0.000   172.622    
                         clock uncertainty           -0.525   172.097    
    SLICE_X8Y207         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   172.050    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][674]_srl8
  -------------------------------------------------------------------
                         required time                        172.050    
                         arrival time                        -171.639    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][621]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.526ns  (logic 0.223ns (6.324%)  route 3.303ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 172.493 - 170.000 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 167.978 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.311   167.978    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y195        FDRE (Prop_fdre_C_Q)         0.223   168.201 r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/Q
                         net (fo=5, routed)           3.303   171.504    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[621]
    SLICE_X10Y196        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][621]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.169   172.493    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y196        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][621]_srl8/CLK
                         clock pessimism              0.000   172.493    
                         clock uncertainty           -0.525   171.968    
    SLICE_X10Y196        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026   171.942    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][621]_srl8
  -------------------------------------------------------------------
                         required time                        171.942    
                         arrival time                        -171.504    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][638]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.482ns  (logic 0.223ns (6.404%)  route 3.259ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 172.623 - 170.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 168.136 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.469   168.136    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y208        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDRE (Prop_fdre_C_Q)         0.223   168.359 r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.259   171.618    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[638]
    SLICE_X10Y202        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][638]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.299   172.623    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y202        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][638]_srl8/CLK
                         clock pessimism              0.000   172.623    
                         clock uncertainty           -0.525   172.098    
    SLICE_X10Y202        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036   172.062    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][638]_srl8
  -------------------------------------------------------------------
                         required time                        172.062    
                         arrival time                        -171.618    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][665]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.486ns  (logic 0.259ns (7.429%)  route 3.227ns (92.571%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 172.621 - 170.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 168.136 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.469   168.136    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X8Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y209         FDRE (Prop_fdre_C_Q)         0.259   168.395 r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[3]/Q
                         net (fo=5, routed)           3.227   171.622    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[665]
    SLICE_X10Y209        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][665]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.297   172.621    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y209        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][665]_srl8/CLK
                         clock pessimism              0.000   172.621    
                         clock uncertainty           -0.525   172.096    
    SLICE_X10Y209        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   172.066    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][665]_srl8
  -------------------------------------------------------------------
                         required time                        172.066    
                         arrival time                        -171.622    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.746ns  (logic 0.223ns (5.953%)  route 3.523ns (94.047%))
  Logic Levels:           0  
  Clock Path Skew:        1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 172.617 - 170.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 167.964 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.297   167.964    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X24Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.223   168.187 r  design_1_i/moving_average_top_0/U0/MA0/r_acc_reg[3]/Q
                         net (fo=5, routed)           3.523   171.710    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[231]
    SLICE_X22Y208        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.293   172.617    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y208        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][231]_srl8/CLK
                         clock pessimism              0.000   172.617    
                         clock uncertainty           -0.525   172.092    
    SLICE_X22Y208        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069   172.161    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][231]_srl8
  -------------------------------------------------------------------
                         required time                        172.161    
                         arrival time                        -171.710    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.100ns (5.764%)  route 1.635ns (94.236%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.664     0.664    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X21Y210        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y210        FDRE (Prop_fdre_C_Q)         0.100     0.764 r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[5]/Q
                         net (fo=5, routed)           1.635     2.399    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_36[5]
    SLICE_X18Y204        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.894     1.693    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X18Y204        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][5]/C
                         clock pessimism              0.000     1.693    
                         clock uncertainty            0.525     2.218    
    SLICE_X18Y204        FDRE (Hold_fdre_C_D)         0.063     2.281    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][5]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][675]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.118ns (6.686%)  route 1.647ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.665     0.665    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X8Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.118     0.783 r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]/Q
                         net (fo=4, routed)           1.647     2.430    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[675]
    SLICE_X8Y207         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][675]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.893     1.692    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y207         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][675]_srl8/CLK
                         clock pessimism              0.000     1.692    
                         clock uncertainty            0.525     2.217    
    SLICE_X8Y207         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.312    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][675]_srl8
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.100ns (5.782%)  route 1.630ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.664     0.664    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X11Y214        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y214        FDRE (Prop_fdre_C_Q)         0.100     0.764 r  design_1_i/moving_average_top_2/U0/MA0/r_acc_reg[2]/Q
                         net (fo=5, routed)           1.630     2.394    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X16Y215        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.888     1.687    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X16Y215        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.525     2.212    
    SLICE_X16Y215        FDRE (Hold_fdre_C_D)         0.063     2.275    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.100ns (5.768%)  route 1.634ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.665     0.665    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X21Y209        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y209        FDRE (Prop_fdre_C_Q)         0.100     0.765 r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[2]/Q
                         net (fo=5, routed)           1.634     2.399    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X26Y208        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.888     1.687    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X26Y208        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.525     2.212    
    SLICE_X26Y208        FDRE (Hold_fdre_C_D)         0.060     2.272    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.100ns (5.828%)  route 1.616ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.697     0.697    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y204         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y204         FDRE (Prop_fdre_C_Q)         0.100     0.797 r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[0]/Q
                         net (fo=6, routed)           1.616     2.413    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X12Y201        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.895     1.694    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X12Y201        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X12Y201        FDRE (Hold_fdre_C_D)         0.064     2.283    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.100ns (5.903%)  route 1.594ns (94.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.618     0.618    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[6]/Q
                         net (fo=5, routed)           1.594     2.312    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_26[6]
    SLICE_X20Y194        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.793     1.592    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X20Y194        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][6]/C
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.525     2.117    
    SLICE_X20Y194        FDRE (Hold_fdre_C_D)         0.064     2.181    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][6]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.100ns (5.741%)  route 1.642ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.666     0.666    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X15Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y211        FDRE (Prop_fdre_C_Q)         0.100     0.766 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[1]/Q
                         net (fo=5, routed)           1.642     2.408    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X20Y207        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.892     1.691    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X20Y207        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.525     2.216    
    SLICE_X20Y207        FDRE (Hold_fdre_C_D)         0.060     2.276    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][672]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.118ns (6.648%)  route 1.657ns (93.352%))
  Logic Levels:           0  
  Clock Path Skew:        1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.666     0.666    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X8Y211         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y211         FDRE (Prop_fdre_C_Q)         0.118     0.784 r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[10]/Q
                         net (fo=5, routed)           1.657     2.441    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[672]
    SLICE_X8Y207         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][672]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.893     1.692    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y207         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][672]_srl8/CLK
                         clock pessimism              0.000     1.692    
                         clock uncertainty            0.525     2.217    
    SLICE_X8Y207         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.309    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][672]_srl8
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.100ns (5.722%)  route 1.648ns (94.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.668     0.668    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y205        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y205        FDRE (Prop_fdre_C_Q)         0.100     0.768 r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/Q
                         net (fo=5, routed)           1.648     2.416    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_30[12]
    SLICE_X18Y203        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.894     1.693    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X18Y203        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][12]/C
                         clock pessimism              0.000     1.693    
                         clock uncertainty            0.525     2.218    
    SLICE_X18Y203        FDRE (Hold_fdre_C_D)         0.060     2.278    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][12]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.178ns (7.702%)  route 2.133ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528     1.528    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    -1.871 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.083    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.218     1.218    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X7Y188         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_fdre_C_Q)         0.178     1.396 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[1]/Q
                         net (fo=5, routed)           2.133     3.529    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_20[1]
    SLICE_X15Y194        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.311     2.743    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X15Y194        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][1]/C
                         clock pessimism              0.000     2.743    
                         clock uncertainty            0.525     3.268    
    SLICE_X15Y194        FDRE (Hold_fdre_C_D)         0.118     3.386    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][1]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.624ns  (logic 0.223ns (35.751%)  route 0.401ns (64.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y210                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y210        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.401     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y210        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.261%)  route 0.279ns (57.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y213                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y213        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.279     0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y214        FDCE (Setup_fdce_C_D)       -0.092     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.861%)  route 0.272ns (57.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y213                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X45Y213        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y215        FDCE (Setup_fdce_C_D)       -0.089     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.446ns  (logic 0.204ns (45.783%)  route 0.242ns (54.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y210                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y210        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.242     0.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y210        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.929%)  route 0.273ns (55.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y213        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y215        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  9.494    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.259%)  route 0.270ns (54.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y208                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y208        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.270     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X56Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y209        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.486ns  (logic 0.223ns (45.909%)  route 0.263ns (54.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y213                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X45Y213        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.263     0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y214        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.463ns  (logic 0.223ns (48.213%)  route 0.240ns (51.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y210                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y210        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.240     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y210        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  9.528    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.500ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.861ns (36.144%)  route 1.521ns (63.856%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 84.485 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.259     4.468 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           1.008     5.476    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[8]
    SLICE_X16Y174        LUT3 (Prop_lut3_I1_O)        0.047     5.523 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11/O
                         net (fo=2, routed)           0.506     6.029    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11_n_0
    SLICE_X16Y174        LUT4 (Prop_lut4_I3_O)        0.134     6.163 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.419 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.007     6.426    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.591 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.591    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__2_n_6
    SLICE_X16Y175        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.152    84.485    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X16Y175        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]/C
                         clock pessimism              0.000    84.485    
                         clock uncertainty           -0.470    84.015    
    SLICE_X16Y175        FDRE (Setup_fdre_C_D)        0.076    84.091    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.091    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 77.500    

Slack (MET) :             77.557ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.804ns (34.578%)  route 1.521ns (65.422%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 84.485 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.259     4.468 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           1.008     5.476    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[8]
    SLICE_X16Y174        LUT3 (Prop_lut3_I1_O)        0.047     5.523 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11/O
                         net (fo=2, routed)           0.506     6.029    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11_n_0
    SLICE_X16Y174        LUT4 (Prop_lut4_I3_O)        0.134     6.163 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.419 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.007     6.426    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.534 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.534    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__2_n_7
    SLICE_X16Y175        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.152    84.485    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X16Y175        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[12]/C
                         clock pessimism              0.000    84.485    
                         clock uncertainty           -0.470    84.015    
    SLICE_X16Y175        FDRE (Setup_fdre_C_D)        0.076    84.091    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.091    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 77.557    

Slack (MET) :             77.620ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.748ns (33.068%)  route 1.514ns (66.932%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 84.485 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.259     4.468 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           1.008     5.476    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[8]
    SLICE_X16Y174        LUT3 (Prop_lut3_I1_O)        0.047     5.523 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11/O
                         net (fo=2, routed)           0.506     6.029    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11_n_0
    SLICE_X16Y174        LUT4 (Prop_lut4_I3_O)        0.134     6.163 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.471 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_4
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.152    84.485    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[11]/C
                         clock pessimism              0.000    84.485    
                         clock uncertainty           -0.470    84.015    
    SLICE_X16Y174        FDRE (Setup_fdre_C_D)        0.076    84.091    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.091    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                 77.620    

Slack (MET) :             77.623ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.856ns (37.888%)  route 1.403ns (62.112%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 84.485 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.236     4.445 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.929     5.374    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[5]
    SLICE_X16Y173        LUT3 (Prop_lut3_I1_O)        0.134     5.508 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_2__11/O
                         net (fo=2, routed)           0.474     5.982    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_2__11_n_0
    SLICE_X16Y173        LUT4 (Prop_lut4_I3_O)        0.138     6.120 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_6__11/O
                         net (fo=1, routed)           0.000     6.120    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_6__11_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.303 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.303    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.468 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.468    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_6
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.152    84.485    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[9]/C
                         clock pessimism              0.000    84.485    
                         clock uncertainty           -0.470    84.015    
    SLICE_X16Y174        FDRE (Setup_fdre_C_D)        0.076    84.091    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.091    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 77.623    

Slack (MET) :             77.650ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.718ns (32.169%)  route 1.514ns (67.831%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 84.485 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDRE (Prop_fdre_C_Q)         0.259     4.468 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           1.008     5.476    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[8]
    SLICE_X16Y174        LUT3 (Prop_lut3_I1_O)        0.047     5.523 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11/O
                         net (fo=2, routed)           0.506     6.029    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_3__11_n_0
    SLICE_X16Y174        LUT4 (Prop_lut4_I3_O)        0.134     6.163 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_7__11_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.441 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.441    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_5
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.152    84.485    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]/C
                         clock pessimism              0.000    84.485    
                         clock uncertainty           -0.470    84.015    
    SLICE_X16Y174        FDRE (Setup_fdre_C_D)        0.076    84.091    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.091    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 77.650    

Slack (MET) :             77.680ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.799ns (36.280%)  route 1.403ns (63.720%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 84.485 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.236     4.445 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.929     5.374    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[5]
    SLICE_X16Y173        LUT3 (Prop_lut3_I1_O)        0.134     5.508 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_2__11/O
                         net (fo=2, routed)           0.474     5.982    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_2__11_n_0
    SLICE_X16Y173        LUT4 (Prop_lut4_I3_O)        0.138     6.120 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_6__11/O
                         net (fo=1, routed)           0.000     6.120    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_i_6__11_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.303 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.303    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.411 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.411    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_7
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.152    84.485    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X16Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[8]/C
                         clock pessimism              0.000    84.485    
                         clock uncertainty           -0.470    84.015    
    SLICE_X16Y174        FDRE (Setup_fdre_C_D)        0.076    84.091    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.091    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 77.680    

Slack (MET) :             77.688ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.880ns (40.049%)  route 1.317ns (59.951%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 84.487 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     4.208    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           1.088     5.554    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[1]
    SLICE_X20Y168        LUT3 (Prop_lut3_I1_O)        0.051     5.605 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3/O
                         net (fo=2, routed)           0.230     5.835    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.297     6.132 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.132    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.186 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.186    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.240 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.240    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.405 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.405    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2_n_6
    SLICE_X20Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.154    84.487    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X20Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]/C
                         clock pessimism              0.000    84.487    
                         clock uncertainty           -0.470    84.017    
    SLICE_X20Y171        FDRE (Setup_fdre_C_D)        0.076    84.093    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.093    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                 77.688    

Slack (MET) :             77.744ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.826ns (38.539%)  route 1.317ns (61.461%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 84.489 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     4.208    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           1.088     5.554    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[1]
    SLICE_X20Y168        LUT3 (Prop_lut3_I1_O)        0.051     5.605 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3/O
                         net (fo=2, routed)           0.230     5.835    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.297     6.132 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.132    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.186 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.186    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.351 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.351    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_6
    SLICE_X20Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.156    84.489    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X20Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[9]/C
                         clock pessimism              0.000    84.489    
                         clock uncertainty           -0.470    84.019    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)        0.076    84.095    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.095    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                 77.744    

Slack (MET) :             77.745ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.823ns (38.453%)  route 1.317ns (61.547%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 84.487 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     4.208    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           1.088     5.554    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[1]
    SLICE_X20Y168        LUT3 (Prop_lut3_I1_O)        0.051     5.605 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3/O
                         net (fo=2, routed)           0.230     5.835    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.297     6.132 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.132    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.186 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.186    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.240 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.240    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.348 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.348    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__2_n_7
    SLICE_X20Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.154    84.487    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X20Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[12]/C
                         clock pessimism              0.000    84.487    
                         clock uncertainty           -0.470    84.017    
    SLICE_X20Y171        FDRE (Setup_fdre_C_D)        0.076    84.093    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.093    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                 77.745    

Slack (MET) :             77.758ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.812ns (38.135%)  route 1.317ns (61.865%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 84.489 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     4.208    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X16Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           1.088     5.554    design_1_i/moving_average_top_0/U0/MA4/data_c1_in[1]
    SLICE_X20Y168        LUT3 (Prop_lut3_I1_O)        0.051     5.605 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3/O
                         net (fo=2, routed)           0.230     5.835    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_i_2__3_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.297     6.132 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.132    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.186 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.186    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.337 r  design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.337    design_1_i/moving_average_top_0/U0/MA4/r_acc0_carry__1_n_4
    SLICE_X20Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.156    84.489    design_1_i/moving_average_top_0/U0/MA4/clk
    SLICE_X20Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[11]/C
                         clock pessimism              0.000    84.489    
                         clock uncertainty           -0.470    84.019    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)        0.076    84.095    design_1_i/moving_average_top_0/U0/MA4/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.095    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 77.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.906%)  route 0.104ns (51.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.616     1.989    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X7Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y162         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.104     2.194    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[3]
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.820     0.820    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.470     1.290    
    SLICE_X7Y163         FDRE (Hold_fdre_C_D)         0.043     1.333    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.010%)  route 0.117ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.961    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X9Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.117     2.179    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[0]
    SLICE_X10Y161        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.792     0.792    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X10Y161        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][0]/C
                         clock pessimism              0.000     0.792    
                         clock uncertainty            0.470     1.262    
    SLICE_X10Y161        FDRE (Hold_fdre_C_D)         0.037     1.299    design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.776%)  route 0.099ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.616     1.989    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.091     2.080 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.099     2.180    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[0]
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.820     0.820    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X7Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.470     1.290    
    SLICE_X7Y163         FDRE (Hold_fdre_C_D)         0.004     1.294    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.794%)  route 0.140ns (54.206%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.617     1.990    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDRE (Prop_fdre_C_Q)         0.118     2.108 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.140     2.248    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[2]
    SLICE_X5Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.820     0.820    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X5Y163         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.470     1.290    
    SLICE_X5Y163         FDRE (Hold_fdre_C_D)         0.041     1.331    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.760%)  route 0.165ns (62.240%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.581     1.954    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y162        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.165     2.219    design_1_i/moving_average_top_0/U0/MA0/data_a1_in[0]
    SLICE_X25Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.784     0.784    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X25Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][0]/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.470     1.254    
    SLICE_X25Y164        FDRE (Hold_fdre_C_D)         0.040     1.294    design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.313%)  route 0.168ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.582     1.955    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/Q
                         net (fo=3, routed)           0.168     2.223    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[9]
    SLICE_X17Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.778     0.778    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X17Y174        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.778    
                         clock uncertainty            0.470     1.248    
    SLICE_X17Y174        FDRE (Hold_fdre_C_D)         0.047     1.295    design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.851%)  route 0.187ns (65.149%))
  Logic Levels:           0  
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.581     1.954    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y162        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/Q
                         net (fo=3, routed)           0.187     2.241    design_1_i/moving_average_top_0/U0/MA2/data_b1_in[5]
    SLICE_X26Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA2/clk
    SLICE_X26Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][5]/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.470     1.253    
    SLICE_X26Y165        FDRE (Hold_fdre_C_D)         0.059     1.312    design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.352%)  route 0.140ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.581     1.954    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y162        FDRE (Prop_fdre_C_Q)         0.091     2.045 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.140     2.186    design_1_i/moving_average_top_0/U0/MA2/data_b1_in[0]
    SLICE_X26Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.784     0.784    design_1_i/moving_average_top_0/U0/MA2/clk
    SLICE_X26Y164        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][0]/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.470     1.254    
    SLICE_X26Y164        FDRE (Hold_fdre_C_D)         0.001     1.255    design_1_i/moving_average_top_0/U0/MA2/p_moving_average_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.933%)  route 0.143ns (61.067%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.091     2.083 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.143     2.226    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[0]
    SLICE_X2Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.823     0.823    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X2Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.470     1.293    
    SLICE_X2Y162         FDRE (Hold_fdre_C_D)         0.001     1.294    design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.962%)  route 0.149ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.992    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.091     2.083 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.149     2.232    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[2]
    SLICE_X2Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.823     0.823    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X2Y162         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.470     1.293    
    SLICE_X2Y162         FDRE (Hold_fdre_C_D)         0.004     1.297    design_1_i/moving_average_top_0/U0/MA6/p_moving_average_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.935    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.628ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.008ns (43.902%)  route 1.288ns (56.098%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.204     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.685     5.046    design_1_i/moving_average_top_1/U0/MA12/data_g1_in[0]
    SLICE_X11Y195        LUT2 (Prop_lut2_I0_O)        0.129     5.175 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11/O
                         net (fo=2, routed)           0.603     5.778    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11_n_0
    SLICE_X11Y195        LUT4 (Prop_lut4_I3_O)        0.136     5.914 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.181 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.181    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.234 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.234    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.287 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.287    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.453 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.453    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__2_n_6
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y198        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 77.628    

Slack (MET) :             77.630ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 1.013ns (44.760%)  route 1.250ns (55.240%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 84.632 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y205         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.764     5.286    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y202        LUT2 (Prop_lut2_I0_O)        0.134     5.420 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.486     5.906    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y202        LUT4 (Prop_lut4_I3_O)        0.136     6.042 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y202        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.309 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.362 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.362    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.415 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.415    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_0
    SLICE_X11Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.581 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.581    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2_n_6
    SLICE_X11Y205        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.299    84.632    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y205        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/C
                         clock pessimism              0.000    84.632    
                         clock uncertainty           -0.470    84.162    
    SLICE_X11Y205        FDRE (Setup_fdre_C_D)        0.049    84.211    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 77.630    

Slack (MET) :             77.681ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.955ns (42.577%)  route 1.288ns (57.423%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.204     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.685     5.046    design_1_i/moving_average_top_1/U0/MA12/data_g1_in[0]
    SLICE_X11Y195        LUT2 (Prop_lut2_I0_O)        0.129     5.175 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11/O
                         net (fo=2, routed)           0.603     5.778    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11_n_0
    SLICE_X11Y195        LUT4 (Prop_lut4_I3_O)        0.136     5.914 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.181 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.181    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.234 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.234    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.400 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.400    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1_n_6
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y197        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 77.681    

Slack (MET) :             77.681ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.915ns (39.326%)  route 1.412ns (60.674%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 84.554 - 83.333 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.360     4.152    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y186         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.204     4.356 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           1.034     5.390    design_1_i/moving_average_top_1/U0/MA6/data_d1_in[2]
    SLICE_X6Y190         LUT3 (Prop_lut3_I1_O)        0.126     5.516 r  design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry_i_1__5/O
                         net (fo=2, routed)           0.378     5.894    design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry_i_1__5_n_0
    SLICE_X6Y190         LUT4 (Prop_lut4_I3_O)        0.132     6.026 r  design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.026    design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry_i_5__5_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.206 r  design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.206    design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.260 r  design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.260    design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X6Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.314 r  design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.314    design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry__1_n_0
    SLICE_X6Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.479 r  design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.479    design_1_i/moving_average_top_1/U0/MA6/r_acc0_carry__2_n_6
    SLICE_X6Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.221    84.554    design_1_i/moving_average_top_1/U0/MA6/clk
    SLICE_X6Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[13]/C
                         clock pessimism              0.000    84.554    
                         clock uncertainty           -0.470    84.084    
    SLICE_X6Y193         FDRE (Setup_fdre_C_D)        0.076    84.160    design_1_i/moving_average_top_1/U0/MA6/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.160    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                 77.681    

Slack (MET) :             77.683ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.953ns (42.526%)  route 1.288ns (57.474%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.204     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.685     5.046    design_1_i/moving_average_top_1/U0/MA12/data_g1_in[0]
    SLICE_X11Y195        LUT2 (Prop_lut2_I0_O)        0.129     5.175 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11/O
                         net (fo=2, routed)           0.603     5.778    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11_n_0
    SLICE_X11Y195        LUT4 (Prop_lut4_I3_O)        0.136     5.914 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.181 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.181    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.234 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.234    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.287 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.287    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.398 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.398    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__2_n_7
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[12]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y198        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 77.683    

Slack (MET) :             77.683ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.960ns (43.436%)  route 1.250ns (56.564%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 84.632 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y205         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.764     5.286    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y202        LUT2 (Prop_lut2_I0_O)        0.134     5.420 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.486     5.906    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y202        LUT4 (Prop_lut4_I3_O)        0.136     6.042 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y202        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.309 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.362 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.362    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y204        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.528 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.528    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_6
    SLICE_X11Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.299    84.632    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]/C
                         clock pessimism              0.000    84.632    
                         clock uncertainty           -0.470    84.162    
    SLICE_X11Y204        FDRE (Setup_fdre_C_D)        0.049    84.211    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 77.683    

Slack (MET) :             77.685ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.958ns (43.384%)  route 1.250ns (56.616%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 84.632 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y205         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.764     5.286    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y202        LUT2 (Prop_lut2_I0_O)        0.134     5.420 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.486     5.906    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y202        LUT4 (Prop_lut4_I3_O)        0.136     6.042 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y202        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.309 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.362 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.362    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.415 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.415    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_0
    SLICE_X11Y205        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.526 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.526    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2_n_7
    SLICE_X11Y205        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.299    84.632    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y205        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/C
                         clock pessimism              0.000    84.632    
                         clock uncertainty           -0.470    84.162    
    SLICE_X11Y205        FDRE (Setup_fdre_C_D)        0.049    84.211    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                 77.685    

Slack (MET) :             77.698ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.938ns (42.138%)  route 1.288ns (57.862%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.204     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.685     5.046    design_1_i/moving_average_top_1/U0/MA12/data_g1_in[0]
    SLICE_X11Y195        LUT2 (Prop_lut2_I0_O)        0.129     5.175 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11/O
                         net (fo=2, routed)           0.603     5.778    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11_n_0
    SLICE_X11Y195        LUT4 (Prop_lut4_I3_O)        0.136     5.914 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.181 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.181    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.234 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.234    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_0
    SLICE_X11Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.383 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.383    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__1_n_4
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y197        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[11]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y197        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 77.698    

Slack (MET) :             77.700ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.943ns (42.997%)  route 1.250ns (57.003%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 84.632 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y205         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.764     5.286    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y202        LUT2 (Prop_lut2_I0_O)        0.134     5.420 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.486     5.906    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y202        LUT4 (Prop_lut4_I3_O)        0.136     6.042 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y202        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.309 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.362 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.362    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y204        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.511 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.511    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_4
    SLICE_X11Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.299    84.632    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/C
                         clock pessimism              0.000    84.632    
                         clock uncertainty           -0.470    84.162    
    SLICE_X11Y204        FDRE (Setup_fdre_C_D)        0.049    84.211    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                 77.700    

Slack (MET) :             77.734ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.902ns (41.187%)  route 1.288ns (58.813%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.204     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.685     5.046    design_1_i/moving_average_top_1/U0/MA12/data_g1_in[0]
    SLICE_X11Y195        LUT2 (Prop_lut2_I0_O)        0.129     5.175 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11/O
                         net (fo=2, routed)           0.603     5.778    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_3__11_n_0
    SLICE_X11Y195        LUT4 (Prop_lut4_I3_O)        0.136     5.914 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_i_7__11_n_0
    SLICE_X11Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.181 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.181    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry_n_0
    SLICE_X11Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.347 r  design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.347    design_1_i/moving_average_top_1/U0/MA12/r_acc0_carry__0_n_6
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[5]/C
                         clock pessimism              0.000    84.502    
                         clock uncertainty           -0.470    84.032    
    SLICE_X11Y196        FDRE (Setup_fdre_C_D)        0.049    84.081    design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.081    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 77.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.125%)  route 0.102ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        -1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.668     2.047    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y204         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.091     2.138 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.102     2.240    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[4]
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.894     0.894    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        FDRE (Hold_fdre_C_D)         0.023     1.387    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.898%)  route 0.100ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.963    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y184        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y184        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/Q
                         net (fo=3, routed)           0.100     2.164    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[9]
    SLICE_X14Y183        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.787     0.787    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X14Y183        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X14Y183        FDRE (Hold_fdre_C_D)         0.045     1.302    design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.853%)  route 0.101ns (50.147%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.963    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y184        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y184        FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.101     2.164    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[8]
    SLICE_X14Y183        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.787     0.787    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X14Y183        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X14Y183        FDRE (Hold_fdre_C_D)         0.045     1.302    design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.173%)  route 0.110ns (54.827%))
  Logic Levels:           0  
  Clock Path Skew:        -1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.668     2.047    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.091     2.138 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/Q
                         net (fo=3, routed)           0.110     2.249    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[10]
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.894     0.894    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        FDRE (Hold_fdre_C_D)         0.021     1.385    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.582     1.961    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y182        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           0.103     2.165    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[1]
    SLICE_X13Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.785     0.785    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X13Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.785    
                         clock uncertainty            0.470     1.255    
    SLICE_X13Y181        FDRE (Hold_fdre_C_D)         0.038     1.293    design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.583     1.962    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y183        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y183        FDRE (Prop_fdre_C_Q)         0.100     2.062 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.109     2.171    design_1_i/moving_average_top_1/U0/MA0/data_a1_in[3]
    SLICE_X13Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.785     0.785    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X13Y181        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.785    
                         clock uncertainty            0.470     1.255    
    SLICE_X13Y181        FDRE (Hold_fdre_C_D)         0.043     1.298    design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.243%)  route 0.148ns (59.757%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.669     2.048    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.100     2.148 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/Q
                         net (fo=3, routed)           0.148     2.297    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[11]
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.894     0.894    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][11]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        FDRE (Hold_fdre_C_D)         0.059     1.423    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA12/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.246%)  route 0.096ns (44.754%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.589     1.968    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X10Y198        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y198        FDRE (Prop_fdre_C_Q)         0.118     2.086 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.096     2.182    design_1_i/moving_average_top_1/U0/MA12/data_g1_in[12]
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.795     0.795    design_1_i/moving_average_top_1/U0/MA12/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA12/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.795    
                         clock uncertainty            0.470     1.265    
    SLICE_X11Y198        FDRE (Hold_fdre_C_D)         0.040     1.305    design_1_i/moving_average_top_1/U0/MA12/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.276%)  route 0.110ns (54.724%))
  Logic Levels:           0  
  Clock Path Skew:        -1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.668     2.047    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y203         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDRE (Prop_fdre_C_Q)         0.091     2.138 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.110     2.248    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[6]
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.894     0.894    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X10Y204        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.470     1.364    
    SLICE_X10Y204        FDRE (Hold_fdre_C_D)         0.002     1.366    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.421%)  route 0.101ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.618     1.997    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y199         FDRE (Prop_fdre_C_Q)         0.107     2.104 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/Q
                         net (fo=3, routed)           0.101     2.205    design_1_i/moving_average_top_1/U0/MA10/data_f1_in[11]
    SLICE_X6Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.826     0.826    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X6Y198         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.470     1.296    
    SLICE_X6Y198         FDRE (Hold_fdre_C_D)         0.023     1.319    design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.651ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.935ns (39.951%)  route 1.405ns (60.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.335 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X17Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.388 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X17Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.554 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     7.554    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X17Y213        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y213        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y213        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                 76.651    

Slack (MET) :             76.704ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.882ns (38.560%)  route 1.405ns (61.440%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.335 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X17Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.501 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     7.501    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_6
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y212        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 76.704    

Slack (MET) :             76.706ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.880ns (38.506%)  route 1.405ns (61.494%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.335 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X17Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.388 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X17Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.499 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     7.499    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_7
    SLICE_X17Y213        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y213        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y213        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 76.706    

Slack (MET) :             76.721ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.865ns (38.099%)  route 1.405ns (61.901%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.335 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X17Y212        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.484 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     7.484    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_4
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y212        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 76.721    

Slack (MET) :             76.757ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.829ns (37.102%)  route 1.405ns (62.898%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.448 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.448    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_6
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y211        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                 76.757    

Slack (MET) :             76.759ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.827ns (37.046%)  route 1.405ns (62.954%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.335 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X17Y212        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.446 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     7.446    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_5
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y212        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 76.759    

Slack (MET) :             76.759ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.827ns (37.046%)  route 1.405ns (62.954%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.335 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X17Y212        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.446 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     7.446    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_7
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[8]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y212        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 76.759    

Slack (MET) :             76.774ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.812ns (36.620%)  route 1.405ns (63.380%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.431 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     7.431    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_4
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[7]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y211        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 76.774    

Slack (MET) :             76.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.774ns (35.515%)  route 1.405ns (64.485%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.393 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/O[0]
                         net (fo=1, routed)           0.000     7.393    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_7
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[4]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y211        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[4]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                 76.812    

Slack (MET) :             76.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.774ns (35.515%)  route 1.405ns (64.485%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.869     3.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.751 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.463     5.214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y216        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     5.418 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           1.039     6.457    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[2]
    SLICE_X17Y210        LUT3 (Prop_lut3_I1_O)        0.134     6.591 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1/O
                         net (fo=2, routed)           0.367     6.957    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_1__1_n_0
    SLICE_X17Y210        LUT4 (Prop_lut4_I3_O)        0.132     7.089 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.089    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_5__1_n_0
    SLICE_X17Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.282 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X17Y211        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.393 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/O[2]
                         net (fo=1, routed)           0.000     7.393    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_5
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X17Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[6]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X17Y211        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                 76.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.356%)  route 0.105ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        FDRE (Prop_fdre_C_Q)         0.091     2.689 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/Q
                         net (fo=3, routed)           0.105     2.794    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[11]
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][11]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X16Y212        FDRE (Hold_fdre_C_D)         0.023     1.383    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.347%)  route 0.101ns (48.653%))
  Logic Levels:           0  
  Clock Path Skew:        -1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X22Y212        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y212        FDRE (Prop_fdre_C_Q)         0.107     2.704 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.101     2.805    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[10]
    SLICE_X22Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X22Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X22Y211        FDRE (Hold_fdre_C_D)         0.023     1.383    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.369%)  route 0.105ns (53.631%))
  Logic Levels:           0  
  Clock Path Skew:        -1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y217         FDRE (Prop_fdre_C_Q)         0.091     2.688 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/Q
                         net (fo=2, routed)           0.105     2.793    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[13]
    SLICE_X10Y216        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.887     0.887    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X10Y216        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.887    
                         clock uncertainty            0.470     1.357    
    SLICE_X10Y216        FDRE (Hold_fdre_C_D)         0.009     1.366    design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.861%)  route 0.107ns (54.139%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        FDRE (Prop_fdre_C_Q)         0.091     2.689 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/Q
                         net (fo=3, routed)           0.107     2.796    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[9]
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X16Y212        FDRE (Hold_fdre_C_D)         0.009     1.369    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.235%)  route 0.106ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        FDRE (Prop_fdre_C_Q)         0.091     2.689 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.106     2.795    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[8]
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X16Y212        FDRE (Hold_fdre_C_D)         0.007     1.367    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.253%)  route 0.141ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y214        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        FDRE (Prop_fdre_C_Q)         0.091     2.689 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.141     2.830    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[10]
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X16Y212        FDRE (Hold_fdre_C_D)         0.023     1.383    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.814%)  route 0.151ns (56.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.665     2.598    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X18Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y213        FDRE (Prop_fdre_C_Q)         0.118     2.716 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/Q
                         net (fo=3, routed)           0.151     2.867    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[4]
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X16Y212        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X16Y212        FDRE (Hold_fdre_C_D)         0.059     1.419    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.563%)  route 0.141ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        -1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.663     2.596    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y218        FDRE (Prop_fdre_C_Q)         0.118     2.714 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.141     2.855    design_1_i/moving_average_top_2/U0/MA0/data_a1_in[8]
    SLICE_X11Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.886     0.886    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X11Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.470     1.356    
    SLICE_X11Y217        FDRE (Hold_fdre_C_D)         0.047     1.403    design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (37.996%)  route 0.148ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        -1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y213        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y213        FDRE (Prop_fdre_C_Q)         0.091     2.688 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/Q
                         net (fo=3, routed)           0.148     2.836    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[11]
    SLICE_X22Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.890     0.890    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X22Y211        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][11]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            0.470     1.360    
    SLICE_X22Y211        FDRE (Hold_fdre_C_D)         0.021     1.381    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.479%)  route 0.105ns (49.521%))
  Logic Levels:           0  
  Clock Path Skew:        -1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.494     1.907    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.933 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.664     2.597    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y217         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_fdre_C_Q)         0.107     2.704 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/Q
                         net (fo=2, routed)           0.105     2.809    design_1_i/moving_average_top_2/U0/MA0/data_a1_in[13]
    SLICE_X10Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.886     0.886    design_1_i/moving_average_top_2/U0/MA0/clk
    SLICE_X10Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.470     1.356    
    SLICE_X10Y217        FDRE (Hold_fdre_C_D)        -0.004     1.352    design_1_i/moving_average_top_2/U0/MA0/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.457    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.670ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.889ns (41.386%)  route 1.259ns (58.614%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 84.492 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.674     5.131    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[5]
    SLICE_X9Y168         LUT3 (Prop_lut3_I1_O)        0.134     5.265 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12/O
                         net (fo=2, routed)           0.585     5.850    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12_n_0
    SLICE_X9Y168         LUT4 (Prop_lut4_I3_O)        0.137     5.987 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.182 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.235 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.401 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.401    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2_n_6
    SLICE_X9Y170         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.159    84.492    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X9Y170         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]/C
                         clock pessimism              0.000    84.492    
                         clock uncertainty           -0.470    84.022    
    SLICE_X9Y170         FDRE (Setup_fdre_C_D)        0.049    84.071    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.071    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                 77.670    

Slack (MET) :             77.724ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.836ns (39.904%)  route 1.259ns (60.096%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.674     5.131    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[5]
    SLICE_X9Y168         LUT3 (Prop_lut3_I1_O)        0.134     5.265 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12/O
                         net (fo=2, routed)           0.585     5.850    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12_n_0
    SLICE_X9Y168         LUT4 (Prop_lut4_I3_O)        0.137     5.987 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.182 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.348 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.348    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_6
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[9]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                 77.724    

Slack (MET) :             77.725ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.834ns (39.846%)  route 1.259ns (60.154%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 84.492 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.674     5.131    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[5]
    SLICE_X9Y168         LUT3 (Prop_lut3_I1_O)        0.134     5.265 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12/O
                         net (fo=2, routed)           0.585     5.850    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12_n_0
    SLICE_X9Y168         LUT4 (Prop_lut4_I3_O)        0.137     5.987 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.182 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.235 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.346 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.346    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2_n_7
    SLICE_X9Y170         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.159    84.492    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X9Y170         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]/C
                         clock pessimism              0.000    84.492    
                         clock uncertainty           -0.470    84.022    
    SLICE_X9Y170         FDRE (Setup_fdre_C_D)        0.049    84.071    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.071    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 77.725    

Slack (MET) :             77.741ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.819ns (39.412%)  route 1.259ns (60.588%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.674     5.131    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[5]
    SLICE_X9Y168         LUT3 (Prop_lut3_I1_O)        0.134     5.265 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12/O
                         net (fo=2, routed)           0.585     5.850    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12_n_0
    SLICE_X9Y168         LUT4 (Prop_lut4_I3_O)        0.137     5.987 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.182 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.331 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.331    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_4
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 77.741    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.781ns (38.283%)  route 1.259ns (61.717%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.674     5.131    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[5]
    SLICE_X9Y168         LUT3 (Prop_lut3_I1_O)        0.134     5.265 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12/O
                         net (fo=2, routed)           0.585     5.850    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12_n_0
    SLICE_X9Y168         LUT4 (Prop_lut4_I3_O)        0.137     5.987 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.182 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.293 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.293    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_5
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[10]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.781ns (38.283%)  route 1.259ns (61.717%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.358     4.253    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y168         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.204     4.457 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.674     5.131    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[5]
    SLICE_X9Y168         LUT3 (Prop_lut3_I1_O)        0.134     5.265 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12/O
                         net (fo=2, routed)           0.585     5.850    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_2__12_n_0
    SLICE_X9Y168         LUT4 (Prop_lut4_I3_O)        0.137     5.987 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_i_6__12_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.182 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.182    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.293 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.293    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_7
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[8]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.781ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.906ns (43.218%)  route 1.190ns (56.782%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 84.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     4.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.259     4.503 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.452     4.955    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[2]
    SLICE_X7Y174         LUT3 (Prop_lut3_I1_O)        0.050     5.005 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_1__6/O
                         net (fo=2, routed)           0.732     5.736    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_1__6_n_0
    SLICE_X7Y174         LUT4 (Prop_lut4_I3_O)        0.132     5.868 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.061 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.068    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.121 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.121    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.174 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.340 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.340    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__2_n_6
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.209    84.542    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[13]/C
                         clock pessimism              0.000    84.542    
                         clock uncertainty           -0.470    84.072    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)        0.049    84.121    design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.121    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 77.781    

Slack (MET) :             77.830ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.922ns (44.426%)  route 1.153ns (55.574%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 84.488 - 83.333 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.294     4.189    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y174        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDRE (Prop_fdre_C_Q)         0.204     4.393 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.768     5.161    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[2]
    SLICE_X12Y173        LUT3 (Prop_lut3_I1_O)        0.133     5.294 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry_i_1__4/O
                         net (fo=2, routed)           0.378     5.672    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry_i_1__4_n_0
    SLICE_X12Y173        LUT4 (Prop_lut4_I3_O)        0.132     5.804 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.804    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry_i_5__4_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.984 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.984    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.038 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     6.045    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.099 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.099    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.264 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.264    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__2_n_6
    SLICE_X12Y176        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.155    84.488    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X12Y176        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]/C
                         clock pessimism              0.000    84.488    
                         clock uncertainty           -0.470    84.018    
    SLICE_X12Y176        FDRE (Setup_fdre_C_D)        0.076    84.094    design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.094    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 77.830    

Slack (MET) :             77.833ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.853ns (41.746%)  route 1.190ns (58.254%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 84.541 - 83.333 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     4.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.259     4.503 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.452     4.955    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[2]
    SLICE_X7Y174         LUT3 (Prop_lut3_I1_O)        0.050     5.005 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_1__6/O
                         net (fo=2, routed)           0.732     5.736    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_1__6_n_0
    SLICE_X7Y174         LUT4 (Prop_lut4_I3_O)        0.132     5.868 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.061 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.068    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.121 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.121    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.287 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.287    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__1_n_6
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.208    84.541    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X7Y176         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[9]/C
                         clock pessimism              0.000    84.541    
                         clock uncertainty           -0.470    84.071    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.049    84.120    design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.120    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 77.833    

Slack (MET) :             77.836ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.851ns (41.689%)  route 1.190ns (58.311%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 84.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.349     4.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.259     4.503 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/Q
                         net (fo=3, routed)           0.452     4.955    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[2]
    SLICE_X7Y174         LUT3 (Prop_lut3_I1_O)        0.050     5.005 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_1__6/O
                         net (fo=2, routed)           0.732     5.736    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_1__6_n_0
    SLICE_X7Y174         LUT4 (Prop_lut4_I3_O)        0.132     5.868 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X7Y174         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.061 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.007     6.068    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_n_0
    SLICE_X7Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.121 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.121    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__0_n_0
    SLICE_X7Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.174 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__1_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.285 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.285    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry__2_n_7
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.209    84.542    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X7Y177         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[12]/C
                         clock pessimism              0.000    84.542    
                         clock uncertainty           -0.470    84.072    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)        0.049    84.121    design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.121    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 77.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.607     1.977    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y176         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.100     2.077 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.102     2.179    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[8]
    SLICE_X6Y176         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.810     0.810    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X6Y176         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.470     1.280    
    SLICE_X6Y176         FDRE (Hold_fdre_C_D)         0.040     1.320    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.354%)  route 0.097ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.606     1.976    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y174         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.091     2.067 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/Q
                         net (fo=3, routed)           0.097     2.164    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[1]
    SLICE_X6Y174         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.809     0.809    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X6Y174         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.470     1.279    
    SLICE_X6Y174         FDRE (Hold_fdre_C_D)         0.023     1.302    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.537%)  route 0.102ns (46.463%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.573     1.943    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X26Y172        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.118     2.061 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.102     2.163    design_1_i/moving_average_top_0/U0/MA3/data_b2_in[8]
    SLICE_X25Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.774     0.774    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X25Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.470     1.244    
    SLICE_X25Y173        FDRE (Hold_fdre_C_D)         0.041     1.285    design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.596%)  route 0.102ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.607     1.977    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDRE (Prop_fdre_C_Q)         0.118     2.095 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.102     2.197    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[6]
    SLICE_X6Y174         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.809     0.809    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X6Y174         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.470     1.279    
    SLICE_X6Y174         FDRE (Hold_fdre_C_D)         0.038     1.317    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.162%)  route 0.102ns (52.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.575     1.945    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X25Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y170        FDRE (Prop_fdre_C_Q)         0.091     2.036 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/Q
                         net (fo=3, routed)           0.102     2.138    design_1_i/moving_average_top_0/U0/MA3/data_b2_in[1]
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.777     0.777    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.777    
                         clock uncertainty            0.470     1.247    
    SLICE_X25Y171        FDRE (Hold_fdre_C_D)         0.002     1.249    design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.894%)  route 0.099ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.572     1.942    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X31Y172        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDRE (Prop_fdre_C_Q)         0.091     2.033 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/Q
                         net (fo=2, routed)           0.099     2.132    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[13]
    SLICE_X30Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.775     0.775    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X30Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.775    
                         clock uncertainty            0.470     1.245    
    SLICE_X30Y172        FDRE (Hold_fdre_C_D)        -0.004     1.241    design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.890%)  route 0.107ns (54.110%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.578     1.948    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y173        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.091     2.039 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.107     2.146    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[12]
    SLICE_X8Y173         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.779     0.779    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X8Y173         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.470     1.249    
    SLICE_X8Y173         FDRE (Hold_fdre_C_D)         0.001     1.250    design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.671%)  route 0.096ns (47.329%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.574     1.944    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X26Y171        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.107     2.051 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/Q
                         net (fo=3, routed)           0.096     2.147    design_1_i/moving_average_top_0/U0/MA3/data_b2_in[5]
    SLICE_X25Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.776     0.776    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X25Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][5]/C
                         clock pessimism              0.000     0.776    
                         clock uncertainty            0.470     1.246    
    SLICE_X25Y172        FDRE (Hold_fdre_C_D)         0.002     1.248    design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.572     1.942    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X31Y172        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDRE (Prop_fdre_C_Q)         0.091     2.033 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.113     2.146    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[12]
    SLICE_X30Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.775     0.775    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X30Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.775    
                         clock uncertainty            0.470     1.245    
    SLICE_X30Y172        FDRE (Hold_fdre_C_D)        -0.001     1.244    design_1_i/moving_average_top_0/U0/MA1/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.150%)  route 0.106ns (49.850%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X20Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.107     2.059 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/Q
                         net (fo=2, routed)           0.106     2.165    design_1_i/moving_average_top_0/U0/MA9/data_e2_in[13]
    SLICE_X21Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA9/clk
    SLICE_X21Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.470     1.253    
    SLICE_X21Y169        FDRE (Hold_fdre_C_D)         0.008     1.261    design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.904    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.767ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.949ns (39.690%)  route 1.442ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 84.684 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.204     4.309 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           1.019     5.328    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[3]
    SLICE_X7Y204         LUT3 (Prop_lut3_I1_O)        0.132     5.460 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10/O
                         net (fo=2, routed)           0.423     5.883    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10_n_0
    SLICE_X7Y205         LUT4 (Prop_lut4_I3_O)        0.135     6.018 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10_n_0
    SLICE_X7Y205         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.277 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.330 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.330    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y207         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.496 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.496    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__2_n_6
    SLICE_X7Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.351    84.684    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[13]/C
                         clock pessimism              0.000    84.684    
                         clock uncertainty           -0.470    84.214    
    SLICE_X7Y207         FDRE (Setup_fdre_C_D)        0.049    84.263    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.263    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 77.767    

Slack (MET) :             77.820ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.896ns (38.323%)  route 1.442ns (61.677%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 84.684 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.204     4.309 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           1.019     5.328    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[3]
    SLICE_X7Y204         LUT3 (Prop_lut3_I1_O)        0.132     5.460 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10/O
                         net (fo=2, routed)           0.423     5.883    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10_n_0
    SLICE_X7Y205         LUT4 (Prop_lut4_I3_O)        0.135     6.018 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10_n_0
    SLICE_X7Y205         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.277 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y206         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.443 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.443    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_6
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.351    84.684    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[9]/C
                         clock pessimism              0.000    84.684    
                         clock uncertainty           -0.470    84.214    
    SLICE_X7Y206         FDRE (Setup_fdre_C_D)        0.049    84.263    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.263    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                 77.820    

Slack (MET) :             77.822ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.894ns (38.270%)  route 1.442ns (61.730%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 84.684 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.204     4.309 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           1.019     5.328    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[3]
    SLICE_X7Y204         LUT3 (Prop_lut3_I1_O)        0.132     5.460 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10/O
                         net (fo=2, routed)           0.423     5.883    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10_n_0
    SLICE_X7Y205         LUT4 (Prop_lut4_I3_O)        0.135     6.018 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10_n_0
    SLICE_X7Y205         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.277 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.330 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.330    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_0
    SLICE_X7Y207         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.441 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.441    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__2_n_7
    SLICE_X7Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.351    84.684    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[12]/C
                         clock pessimism              0.000    84.684    
                         clock uncertainty           -0.470    84.214    
    SLICE_X7Y207         FDRE (Setup_fdre_C_D)        0.049    84.263    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.263    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 77.822    

Slack (MET) :             77.837ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.879ns (37.871%)  route 1.442ns (62.129%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 84.684 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.204     4.309 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           1.019     5.328    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[3]
    SLICE_X7Y204         LUT3 (Prop_lut3_I1_O)        0.132     5.460 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10/O
                         net (fo=2, routed)           0.423     5.883    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10_n_0
    SLICE_X7Y205         LUT4 (Prop_lut4_I3_O)        0.135     6.018 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10_n_0
    SLICE_X7Y205         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.277 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y206         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.426 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_4
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.351    84.684    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[11]/C
                         clock pessimism              0.000    84.684    
                         clock uncertainty           -0.470    84.214    
    SLICE_X7Y206         FDRE (Setup_fdre_C_D)        0.049    84.263    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.263    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                 77.837    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.935ns (40.836%)  route 1.355ns (59.164%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 84.629 - 83.333 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.466     4.045    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDRE (Prop_fdre_C_Q)         0.204     4.249 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.606     4.855    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[2]
    SLICE_X11Y207        LUT3 (Prop_lut3_I1_O)        0.134     4.989 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12/O
                         net (fo=2, routed)           0.749     5.738    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12_n_0
    SLICE_X11Y207        LUT4 (Prop_lut4_I3_O)        0.132     5.870 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12/O
                         net (fo=1, routed)           0.000     5.870    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12_n_0
    SLICE_X11Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.063 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.063    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X11Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.116 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X11Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.169 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X11Y210        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.335 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.335    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2_n_6
    SLICE_X11Y210        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.296    84.629    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y210        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]/C
                         clock pessimism              0.000    84.629    
                         clock uncertainty           -0.470    84.159    
    SLICE_X11Y210        FDRE (Setup_fdre_C_D)        0.049    84.208    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.208    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.875ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.841ns (36.837%)  route 1.442ns (63.163%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 84.684 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.204     4.309 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           1.019     5.328    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[3]
    SLICE_X7Y204         LUT3 (Prop_lut3_I1_O)        0.132     5.460 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10/O
                         net (fo=2, routed)           0.423     5.883    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10_n_0
    SLICE_X7Y205         LUT4 (Prop_lut4_I3_O)        0.135     6.018 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10_n_0
    SLICE_X7Y205         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.277 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y206         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.388 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.388    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_5
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.351    84.684    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[10]/C
                         clock pessimism              0.000    84.684    
                         clock uncertainty           -0.470    84.214    
    SLICE_X7Y206         FDRE (Setup_fdre_C_D)        0.049    84.263    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.263    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 77.875    

Slack (MET) :             77.875ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.841ns (36.837%)  route 1.442ns (63.163%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 84.684 - 83.333 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.526     4.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X1Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.204     4.309 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           1.019     5.328    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[3]
    SLICE_X7Y204         LUT3 (Prop_lut3_I1_O)        0.132     5.460 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10/O
                         net (fo=2, routed)           0.423     5.883    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_4__10_n_0
    SLICE_X7Y205         LUT4 (Prop_lut4_I3_O)        0.135     6.018 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_i_8__10_n_0
    SLICE_X7Y205         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.277 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.277    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__0_n_0
    SLICE_X7Y206         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.388 r  design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.388    design_1_i/moving_average_top_1/U0/MA11/r_acc0_carry__1_n_7
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.351    84.684    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y206         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[8]/C
                         clock pessimism              0.000    84.684    
                         clock uncertainty           -0.470    84.214    
    SLICE_X7Y206         FDRE (Setup_fdre_C_D)        0.049    84.263    design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.263    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 77.875    

Slack (MET) :             77.927ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.882ns (39.434%)  route 1.355ns (60.566%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 84.630 - 83.333 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.466     4.045    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDRE (Prop_fdre_C_Q)         0.204     4.249 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.606     4.855    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[2]
    SLICE_X11Y207        LUT3 (Prop_lut3_I1_O)        0.134     4.989 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12/O
                         net (fo=2, routed)           0.749     5.738    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12_n_0
    SLICE_X11Y207        LUT4 (Prop_lut4_I3_O)        0.132     5.870 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12/O
                         net (fo=1, routed)           0.000     5.870    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12_n_0
    SLICE_X11Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.063 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.063    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X11Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.116 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X11Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.282 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.282    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_6
    SLICE_X11Y209        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.297    84.630    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y209        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]/C
                         clock pessimism              0.000    84.630    
                         clock uncertainty           -0.470    84.160    
    SLICE_X11Y209        FDRE (Setup_fdre_C_D)        0.049    84.209    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.209    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 77.927    

Slack (MET) :             77.928ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.880ns (39.379%)  route 1.355ns (60.621%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 84.629 - 83.333 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.466     4.045    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDRE (Prop_fdre_C_Q)         0.204     4.249 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.606     4.855    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[2]
    SLICE_X11Y207        LUT3 (Prop_lut3_I1_O)        0.134     4.989 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12/O
                         net (fo=2, routed)           0.749     5.738    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12_n_0
    SLICE_X11Y207        LUT4 (Prop_lut4_I3_O)        0.132     5.870 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12/O
                         net (fo=1, routed)           0.000     5.870    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12_n_0
    SLICE_X11Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.063 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.063    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X11Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.116 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X11Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.169 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X11Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.280 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.280    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2_n_7
    SLICE_X11Y210        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.296    84.629    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y210        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]/C
                         clock pessimism              0.000    84.629    
                         clock uncertainty           -0.470    84.159    
    SLICE_X11Y210        FDRE (Setup_fdre_C_D)        0.049    84.208    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.208    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                 77.928    

Slack (MET) :             77.944ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.865ns (38.970%)  route 1.355ns (61.030%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 84.630 - 83.333 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.466     4.045    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y213         FDRE (Prop_fdre_C_Q)         0.204     4.249 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.606     4.855    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[2]
    SLICE_X11Y207        LUT3 (Prop_lut3_I1_O)        0.134     4.989 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12/O
                         net (fo=2, routed)           0.749     5.738    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_1__12_n_0
    SLICE_X11Y207        LUT4 (Prop_lut4_I3_O)        0.132     5.870 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12/O
                         net (fo=1, routed)           0.000     5.870    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_5__12_n_0
    SLICE_X11Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.063 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.063    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X11Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.116 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X11Y209        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.265 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.265    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_4
    SLICE_X11Y209        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.297    84.630    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X11Y209        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/C
                         clock pessimism              0.000    84.630    
                         clock uncertainty           -0.470    84.160    
    SLICE_X11Y209        FDRE (Setup_fdre_C_D)        0.049    84.209    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.209    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                 77.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.243%)  route 0.060ns (33.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_fdre_C_Q)         0.118     2.020 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.060     2.080    design_1_i/moving_average_top_1/U0/MA9/data_e2_in[12]
    SLICE_X5Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA9/clk
    SLICE_X5Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X5Y209         FDRE (Hold_fdre_C_D)         0.032     1.426    design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.339%)  route 0.105ns (53.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y208         FDRE (Prop_fdre_C_Q)         0.091     1.993 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/Q
                         net (fo=3, routed)           0.105     2.098    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[12]
    SLICE_X7Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X7Y207         FDRE (Hold_fdre_C_D)         0.011     1.405    design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.313%)  route 0.105ns (53.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.698     1.904    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y209         FDRE (Prop_fdre_C_Q)         0.091     1.995 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/Q
                         net (fo=3, routed)           0.105     2.100    design_1_i/moving_average_top_1/U0/MA9/data_e2_in[9]
    SLICE_X5Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA9/clk
    SLICE_X5Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X5Y209         FDRE (Hold_fdre_C_D)         0.008     1.402    design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.537%)  route 0.105ns (53.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.698     1.904    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y209         FDRE (Prop_fdre_C_Q)         0.091     1.995 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.105     2.099    design_1_i/moving_average_top_1/U0/MA9/data_e2_in[10]
    SLICE_X6Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA9/clk
    SLICE_X6Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X6Y209         FDRE (Hold_fdre_C_D)         0.006     1.400    design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.816%)  route 0.104ns (49.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.698     1.904    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y207         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y207         FDRE (Prop_fdre_C_Q)         0.107     2.011 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/Q
                         net (fo=3, routed)           0.104     2.114    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[9]
    SLICE_X4Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X4Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X4Y207         FDRE (Hold_fdre_C_D)         0.021     1.415    design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.514%)  route 0.141ns (58.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y208         FDRE (Prop_fdre_C_Q)         0.100     2.002 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.141     2.143    design_1_i/moving_average_top_1/U0/MA9/data_e2_in[3]
    SLICE_X4Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA9/clk
    SLICE_X4Y207         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X4Y207         FDRE (Hold_fdre_C_D)         0.042     1.436    design_1_i/moving_average_top_1/U0/MA9/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.223%)  route 0.098ns (51.777%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.819    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y184         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y184         FDRE (Prop_fdre_C_Q)         0.091     1.910 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.098     2.007    design_1_i/moving_average_top_1/U0/MA3/data_b2_in[6]
    SLICE_X6Y184         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.819     0.819    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X6Y184         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.470     1.289    
    SLICE_X6Y184         FDRE (Hold_fdre_C_D)         0.009     1.298    design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.961%)  route 0.099ns (52.038%))
  Logic Levels:           0  
  Clock Path Skew:        -1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.790    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y185        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.091     1.881 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.099     1.979    design_1_i/moving_average_top_1/U0/MA1/data_a2_in[7]
    SLICE_X15Y185        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.789     0.789    design_1_i/moving_average_top_1/U0/MA1/clk
    SLICE_X15Y185        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][7]/C
                         clock pessimism              0.000     0.789    
                         clock uncertainty            0.470     1.259    
    SLICE_X15Y185        FDRE (Hold_fdre_C_D)         0.011     1.270    design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.107ns (52.122%)  route 0.098ns (47.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.617     1.823    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.107     1.930 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/Q
                         net (fo=2, routed)           0.098     2.028    design_1_i/moving_average_top_1/U0/MA5/data_c2_in[13]
    SLICE_X6Y195         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.825     0.825    design_1_i/moving_average_top_1/U0/MA5/clk
    SLICE_X6Y195         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.470     1.295    
    SLICE_X6Y195         FDRE (Hold_fdre_C_D)         0.023     1.318    design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.040%)  route 0.095ns (50.960%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.790    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y186        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y186        FDRE (Prop_fdre_C_Q)         0.091     1.881 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.095     1.975    design_1_i/moving_average_top_1/U0/MA1/data_a2_in[12]
    SLICE_X15Y187        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.790     0.790    design_1_i/moving_average_top_1/U0/MA1/clk
    SLICE_X15Y187        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.790    
                         clock uncertainty            0.470     1.260    
    SLICE_X15Y187        FDRE (Hold_fdre_C_D)         0.004     1.264    design_1_i/moving_average_top_1/U0/MA1/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.266ns (3.080%)  route 8.369ns (96.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.166    11.628    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[4]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.266ns (3.080%)  route 8.369ns (96.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.166    11.628    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[5]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.266ns (3.080%)  route 8.369ns (96.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.166    11.628    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[6]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.266ns (3.080%)  route 8.369ns (96.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.166    11.628    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y1          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y1          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[7]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y1          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.266ns (3.113%)  route 8.280ns (96.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.076    11.539    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y0          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y0          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.266ns (3.113%)  route 8.280ns (96.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.076    11.539    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y0          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y0          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.266ns (3.113%)  route 8.280ns (96.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.076    11.539    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y0          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y0          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.266ns (3.113%)  route 8.280ns (96.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.076    11.539    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X11Y0          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X11Y0          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.212    12.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 0.266ns (3.118%)  route 8.266ns (96.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.063    11.525    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X12Y4          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X12Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[5]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X12Y4          FDCE (Recov_fdce_C_CLR)     -0.154    12.653    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 0.266ns (3.118%)  route 8.266ns (96.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.561     2.993    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y285        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y285        FDSE (Prop_fdse_C_Q)         0.223     3.216 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.204     3.420    design_1_i/AND_GATE_0/B
    SLICE_X34Y284        LUT2 (Prop_lut2_I1_O)        0.043     3.463 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=539, routed)         8.063    11.525    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X12Y4          FDCE                                         f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       1.529    12.853    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X12Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[5]/C
                         clock pessimism              0.108    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X12Y4          FDCE (Recov_fdce_C_CLR)     -0.154    12.653    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.124%)  route 0.096ns (44.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.624     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y215        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y215        FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y214        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.850     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.261     1.388    
    SLICE_X46Y214        FDCE (Remov_fdce_C_CLR)     -0.050     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.124%)  route 0.096ns (44.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.624     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y215        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y215        FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y214        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.850     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.261     1.388    
    SLICE_X46Y214        FDCE (Remov_fdce_C_CLR)     -0.050     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.244%)  route 0.100ns (45.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.624     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDCE (Prop_fdce_C_Q)         0.118     1.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.100     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X49Y215        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X49Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.260     1.387    
    SLICE_X49Y215        FDCE (Remov_fdce_C_CLR)     -0.069     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.302%)  route 0.190ns (61.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.621     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y215        FDRE (Prop_fdre_C_Q)         0.118     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.190     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y215        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.241     1.406    
    SLICE_X50Y215        FDCE (Remov_fdce_C_CLR)     -0.050     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.302%)  route 0.190ns (61.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.621     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y215        FDRE (Prop_fdre_C_Q)         0.118     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.190     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y215        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.241     1.406    
    SLICE_X50Y215        FDCE (Remov_fdce_C_CLR)     -0.050     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.302%)  route 0.190ns (61.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.621     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y215        FDRE (Prop_fdre_C_Q)         0.118     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.190     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y215        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.241     1.406    
    SLICE_X50Y215        FDCE (Remov_fdce_C_CLR)     -0.050     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.302%)  route 0.190ns (61.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.621     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y215        FDRE (Prop_fdre_C_Q)         0.118     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.190     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y215        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.241     1.406    
    SLICE_X50Y215        FDCE (Remov_fdce_C_CLR)     -0.050     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.481%)  route 0.153ns (56.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.624     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDCE (Prop_fdce_C_Q)         0.118     1.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.153     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y215        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.848     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y215        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.261     1.386    
    SLICE_X51Y215        FDCE (Remov_fdce_C_CLR)     -0.069     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.870%)  route 0.204ns (67.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.624     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X53Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y212        FDRE (Prop_fdre_C_Q)         0.100     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.204     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y212        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.843     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.241     1.401    
    SLICE_X56Y212        FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.870%)  route 0.204ns (67.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.624     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X53Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y212        FDRE (Prop_fdre_C_Q)         0.100     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.204     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y212        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12774, routed)       0.843     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.241     1.401    
    SLICE_X56Y212        FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.055ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.455ns (17.254%)  route 2.182ns (82.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 37.623 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218    37.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.733    38.355    
                         clock uncertainty           -0.035    38.320    
    SLICE_X55Y225        FDCE (Recov_fdce_C_CLR)     -0.212    38.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 30.055    

Slack (MET) :             30.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.455ns (17.254%)  route 2.182ns (82.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 37.623 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218    37.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.733    38.355    
                         clock uncertainty           -0.035    38.320    
    SLICE_X54Y225        FDCE (Recov_fdce_C_CLR)     -0.187    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 30.080    

Slack (MET) :             30.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.455ns (17.161%)  route 2.196ns (82.839%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 37.624 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     8.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219    37.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.733    38.356    
                         clock uncertainty           -0.035    38.321    
    SLICE_X54Y226        FDCE (Recov_fdce_C_CLR)     -0.154    38.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 30.099    

Slack (MET) :             30.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.455ns (17.161%)  route 2.196ns (82.839%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 37.624 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     8.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219    37.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.733    38.356    
                         clock uncertainty           -0.035    38.321    
    SLICE_X54Y226        FDCE (Recov_fdce_C_CLR)     -0.154    38.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 30.099    

Slack (MET) :             30.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.455ns (17.161%)  route 2.196ns (82.839%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 37.624 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     8.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219    37.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.733    38.356    
                         clock uncertainty           -0.035    38.321    
    SLICE_X54Y226        FDCE (Recov_fdce_C_CLR)     -0.154    38.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 30.099    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.455ns (17.254%)  route 2.182ns (82.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 37.623 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218    37.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.733    38.355    
                         clock uncertainty           -0.035    38.320    
    SLICE_X54Y225        FDCE (Recov_fdce_C_CLR)     -0.154    38.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.166    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 30.113    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.455ns (17.254%)  route 2.182ns (82.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 37.623 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218    37.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.733    38.355    
                         clock uncertainty           -0.035    38.320    
    SLICE_X54Y225        FDCE (Recov_fdce_C_CLR)     -0.154    38.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.166    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 30.113    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.455ns (17.254%)  route 2.182ns (82.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 37.623 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218    37.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.733    38.355    
                         clock uncertainty           -0.035    38.320    
    SLICE_X54Y225        FDCE (Recov_fdce_C_CLR)     -0.154    38.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.166    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 30.113    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.455ns (17.254%)  route 2.182ns (82.746%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 37.623 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218    37.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.733    38.355    
                         clock uncertainty           -0.035    38.320    
    SLICE_X54Y225        FDCE (Recov_fdce_C_CLR)     -0.154    38.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.166    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                 30.113    

Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.455ns (18.074%)  route 2.062ns (81.926%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 37.625 - 33.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.922     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.223     5.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X40Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     6.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X52Y232        LUT4 (Prop_lut4_I3_O)        0.051     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.601     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y226        LUT1 (Prop_lut1_I0_O)        0.138     7.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.226     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.322    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.220    37.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.733    38.358    
                         clock uncertainty           -0.035    38.322    
    SLICE_X54Y227        FDCE (Recov_fdce_C_CLR)     -0.154    38.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.168    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 30.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.122%)  route 0.104ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.583     2.802    
    SLICE_X56Y210        FDCE (Remov_fdce_C_CLR)     -0.069     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.122%)  route 0.104ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.583     2.802    
    SLICE_X56Y210        FDCE (Remov_fdce_C_CLR)     -0.069     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.122%)  route 0.104ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.583     2.802    
    SLICE_X56Y210        FDCE (Remov_fdce_C_CLR)     -0.069     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.122%)  route 0.104ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.583     2.802    
    SLICE_X56Y210        FDCE (Remov_fdce_C_CLR)     -0.069     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.122%)  route 0.104ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.583     2.802    
    SLICE_X56Y210        FDCE (Remov_fdce_C_CLR)     -0.069     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.122%)  route 0.104ns (50.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X56Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.583     2.802    
    SLICE_X56Y210        FDCE (Remov_fdce_C_CLR)     -0.069     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.163%)  route 0.149ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.583     2.803    
    SLICE_X58Y209        FDCE (Remov_fdce_C_CLR)     -0.050     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.163%)  route 0.149ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.583     2.803    
    SLICE_X58Y209        FDCE (Remov_fdce_C_CLR)     -0.050     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.163%)  route 0.149ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.583     2.803    
    SLICE_X58Y209        FDCE (Remov_fdce_C_CLR)     -0.050     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.163%)  route 0.149ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.143     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDPE (Prop_fdpe_C_Q)         0.100     2.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.510     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.583     2.803    
    SLICE_X58Y209        FDCE (Remov_fdce_C_CLR)     -0.050     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.284    





