ARM GAS  /tmp/ccvQcH7X.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.</center></h2>
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/main.c    ****   * the "License"; You may not use this file except in compliance with the
  14:Src/main.c    ****   * License. You may obtain a copy of the License at:
  15:Src/main.c    ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/main.c    ****   *
  17:Src/main.c    ****   ******************************************************************************
  18:Src/main.c    ****   */
  19:Src/main.c    **** /* USER CODE END Header */
  20:Src/main.c    **** 
  21:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  22:Src/main.c    **** #include "main.h"
  23:Src/main.c    **** 
  24:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  25:Src/main.c    **** /* USER CODE BEGIN Includes */
  26:Src/main.c    **** 
  27:Src/main.c    **** /* USER CODE END Includes */
  28:Src/main.c    **** 
  29:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  30:Src/main.c    **** /* USER CODE BEGIN PTD */
  31:Src/main.c    **** 
ARM GAS  /tmp/ccvQcH7X.s 			page 2


  32:Src/main.c    **** /* USER CODE END PTD */
  33:Src/main.c    **** 
  34:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  35:Src/main.c    **** /* USER CODE BEGIN PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* USER CODE END PD */
  38:Src/main.c    **** 
  39:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  40:Src/main.c    **** /* USER CODE BEGIN PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* USER CODE END PM */
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE BEGIN PV */
  47:Src/main.c    **** 
  48:Src/main.c    **** /* USER CODE END PV */
  49:Src/main.c    **** 
  50:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  51:Src/main.c    **** void SystemClock_Config(void);
  52:Src/main.c    **** static void MX_GPIO_Init(void);
  53:Src/main.c    **** /* USER CODE BEGIN PFP */
  54:Src/main.c    **** 
  55:Src/main.c    **** /* USER CODE END PFP */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  58:Src/main.c    **** /* USER CODE BEGIN 0 */
  59:Src/main.c    **** 
  60:Src/main.c    **** /* USER CODE END 0 */
  61:Src/main.c    **** 
  62:Src/main.c    **** /**
  63:Src/main.c    ****   * @brief  The application entry point.
  64:Src/main.c    ****   * @retval int
  65:Src/main.c    ****   */
  66:Src/main.c    **** int main(void)
  67:Src/main.c    **** {
  68:Src/main.c    ****   /* USER CODE BEGIN 1 */
  69:Src/main.c    **** 
  70:Src/main.c    ****   /* USER CODE END 1 */
  71:Src/main.c    **** 
  72:Src/main.c    **** 
  73:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  74:Src/main.c    **** 
  75:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Src/main.c    ****   HAL_Init();
  77:Src/main.c    **** 
  78:Src/main.c    ****   /* USER CODE BEGIN Init */
  79:Src/main.c    **** 
  80:Src/main.c    ****   /* USER CODE END Init */
  81:Src/main.c    **** 
  82:Src/main.c    ****   /* Configure the system clock */
  83:Src/main.c    ****   SystemClock_Config();
  84:Src/main.c    **** 
  85:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  86:Src/main.c    **** 
  87:Src/main.c    ****   /* USER CODE END SysInit */
  88:Src/main.c    **** 
ARM GAS  /tmp/ccvQcH7X.s 			page 3


  89:Src/main.c    ****   /* Initialize all configured peripherals */
  90:Src/main.c    ****   MX_GPIO_Init();
  91:Src/main.c    ****   /* USER CODE BEGIN 2 */
  92:Src/main.c    **** 
  93:Src/main.c    ****   /* USER CODE END 2 */
  94:Src/main.c    **** 
  95:Src/main.c    ****   /* Infinite loop */
  96:Src/main.c    ****   /* USER CODE BEGIN WHILE */
  97:Src/main.c    ****   while (1)
  98:Src/main.c    ****   {
  99:Src/main.c    **** 
 100:Src/main.c    ****     /* USER CODE BEGIN 3 */
 101:Src/main.c    **** 
 102:Src/main.c    ****     HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 103:Src/main.c    **** //HAL_Delay(1000);
 104:Src/main.c    ****    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 105:Src/main.c    ****    HAL_Delay(1000);
 106:Src/main.c    ****    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 107:Src/main.c    ****   HAL_Delay(1000);
 108:Src/main.c    ****   /* USER CODE END 3 */
 109:Src/main.c    **** }
 110:Src/main.c    **** }
 111:Src/main.c    **** /**
 112:Src/main.c    ****   * @brief System Clock Configuration
 113:Src/main.c    ****   * @retval None
 114:Src/main.c    ****   */
 115:Src/main.c    **** void SystemClock_Config(void)
 116:Src/main.c    **** {
 117:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:Src/main.c    **** 
 120:Src/main.c    ****   /** Configure the main internal regulator output voltage
 121:Src/main.c    ****   */
 122:Src/main.c    ****   __HAL_RCC_PWR_CLK_ENABLE();
 123:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 124:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 125:Src/main.c    ****   */
 126:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 127:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 128:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 129:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 130:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 131:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 8;
 132:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 72;
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 135:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 136:Src/main.c    ****   {
 137:Src/main.c    ****     Error_Handler();
 138:Src/main.c    ****   }
 139:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 140:Src/main.c    ****   */
 141:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 142:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 143:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 144:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 145:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  /tmp/ccvQcH7X.s 			page 4


 146:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 147:Src/main.c    **** 
 148:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 149:Src/main.c    ****   {
 150:Src/main.c    ****     Error_Handler();
 151:Src/main.c    ****   }
 152:Src/main.c    **** }
 153:Src/main.c    **** 
 154:Src/main.c    **** /**
 155:Src/main.c    ****   * @brief GPIO Initialization Function
 156:Src/main.c    ****   * @param None
 157:Src/main.c    ****   * @retval None
 158:Src/main.c    ****   */
 159:Src/main.c    **** static void MX_GPIO_Init(void)
 160:Src/main.c    **** {
  28              		.loc 1 160 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
 161:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 161 3 view .LVU1
  42              		.loc 1 161 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 162:Src/main.c    **** 
 163:Src/main.c    ****   /* GPIO Ports Clock Enable */
 164:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 164 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 164 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 164 3 view .LVU5
  54 0012 174B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 164 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 164 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE2:
 165:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccvQcH7X.s 			page 5


  65              		.loc 1 165 3 view .LVU8
  66              	.LBB3:
  67              		.loc 1 165 3 view .LVU9
  68 0026 0294     		str	r4, [sp, #8]
  69              		.loc 1 165 3 view .LVU10
  70 0028 1A6B     		ldr	r2, [r3, #48]
  71 002a 42F00102 		orr	r2, r2, #1
  72 002e 1A63     		str	r2, [r3, #48]
  73              		.loc 1 165 3 view .LVU11
  74 0030 1B6B     		ldr	r3, [r3, #48]
  75 0032 03F00103 		and	r3, r3, #1
  76 0036 0293     		str	r3, [sp, #8]
  77              		.loc 1 165 3 view .LVU12
  78 0038 029B     		ldr	r3, [sp, #8]
  79              	.LBE3:
 166:Src/main.c    **** 
 167:Src/main.c    ****   /*Configure GPIO pin Output Level */
 168:Src/main.c    ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
  80              		.loc 1 168 3 view .LVU13
  81 003a 0E4D     		ldr	r5, .L3+4
  82 003c 2246     		mov	r2, r4
  83 003e 2021     		movs	r1, #32
  84 0040 2846     		mov	r0, r5
  85 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  86              	.LVL0:
 169:Src/main.c    **** 
 170:Src/main.c    ****   /*Configure GPIO pin : PC13 */
 171:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  87              		.loc 1 171 3 view .LVU14
  88              		.loc 1 171 23 is_stmt 0 view .LVU15
  89 0046 4FF40053 		mov	r3, #8192
  90 004a 0393     		str	r3, [sp, #12]
 172:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  91              		.loc 1 172 3 is_stmt 1 view .LVU16
  92              		.loc 1 172 24 is_stmt 0 view .LVU17
  93 004c 0494     		str	r4, [sp, #16]
 173:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 173 3 is_stmt 1 view .LVU18
  95              		.loc 1 173 24 is_stmt 0 view .LVU19
  96 004e 0594     		str	r4, [sp, #20]
 174:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  97              		.loc 1 174 3 is_stmt 1 view .LVU20
  98 0050 03A9     		add	r1, sp, #12
  99 0052 0948     		ldr	r0, .L3+8
 100 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 101              	.LVL1:
 175:Src/main.c    **** 
 176:Src/main.c    ****   /*Configure GPIO pin : PA5 */
 177:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 102              		.loc 1 177 3 view .LVU21
 103              		.loc 1 177 23 is_stmt 0 view .LVU22
 104 0058 2023     		movs	r3, #32
 105 005a 0393     		str	r3, [sp, #12]
 178:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 106              		.loc 1 178 3 is_stmt 1 view .LVU23
 107              		.loc 1 178 24 is_stmt 0 view .LVU24
 108 005c 0123     		movs	r3, #1
ARM GAS  /tmp/ccvQcH7X.s 			page 6


 109 005e 0493     		str	r3, [sp, #16]
 179:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 110              		.loc 1 179 3 is_stmt 1 view .LVU25
 111              		.loc 1 179 24 is_stmt 0 view .LVU26
 112 0060 0594     		str	r4, [sp, #20]
 180:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 113              		.loc 1 180 3 is_stmt 1 view .LVU27
 114              		.loc 1 180 25 is_stmt 0 view .LVU28
 115 0062 0694     		str	r4, [sp, #24]
 181:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116              		.loc 1 181 3 is_stmt 1 view .LVU29
 117 0064 03A9     		add	r1, sp, #12
 118 0066 2846     		mov	r0, r5
 119 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL2:
 182:Src/main.c    **** 
 183:Src/main.c    **** }
 121              		.loc 1 183 1 is_stmt 0 view .LVU30
 122 006c 09B0     		add	sp, sp, #36
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 006e 30BD     		pop	{r4, r5, pc}
 127              	.L4:
 128              		.align	2
 129              	.L3:
 130 0070 00380240 		.word	1073887232
 131 0074 00000240 		.word	1073872896
 132 0078 00080240 		.word	1073874944
 133              		.cfi_endproc
 134              	.LFE132:
 136              		.section	.text.SystemClock_Config,"ax",%progbits
 137              		.align	1
 138              		.global	SystemClock_Config
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 142              		.fpu fpv4-sp-d16
 144              	SystemClock_Config:
 145              	.LFB131:
 116:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 146              		.loc 1 116 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 80
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150 0000 30B5     		push	{r4, r5, lr}
 151              	.LCFI3:
 152              		.cfi_def_cfa_offset 12
 153              		.cfi_offset 4, -12
 154              		.cfi_offset 5, -8
 155              		.cfi_offset 14, -4
 156 0002 95B0     		sub	sp, sp, #84
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 96
 117:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 159              		.loc 1 117 3 view .LVU32
 117:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/ccvQcH7X.s 			page 7


 160              		.loc 1 117 22 is_stmt 0 view .LVU33
 161 0004 3022     		movs	r2, #48
 162 0006 0021     		movs	r1, #0
 163 0008 08A8     		add	r0, sp, #32
 164 000a FFF7FEFF 		bl	memset
 165              	.LVL3:
 118:Src/main.c    **** 
 166              		.loc 1 118 3 is_stmt 1 view .LVU34
 118:Src/main.c    **** 
 167              		.loc 1 118 22 is_stmt 0 view .LVU35
 168 000e 0024     		movs	r4, #0
 169 0010 0394     		str	r4, [sp, #12]
 170 0012 0494     		str	r4, [sp, #16]
 171 0014 0594     		str	r4, [sp, #20]
 172 0016 0694     		str	r4, [sp, #24]
 173 0018 0794     		str	r4, [sp, #28]
 122:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 174              		.loc 1 122 3 is_stmt 1 view .LVU36
 175              	.LBB4:
 122:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 176              		.loc 1 122 3 view .LVU37
 177 001a 0194     		str	r4, [sp, #4]
 122:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 178              		.loc 1 122 3 view .LVU38
 179 001c 1B4B     		ldr	r3, .L7
 180 001e 1A6C     		ldr	r2, [r3, #64]
 181 0020 42F08052 		orr	r2, r2, #268435456
 182 0024 1A64     		str	r2, [r3, #64]
 122:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 183              		.loc 1 122 3 view .LVU39
 184 0026 1B6C     		ldr	r3, [r3, #64]
 185 0028 03F08053 		and	r3, r3, #268435456
 186 002c 0193     		str	r3, [sp, #4]
 122:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 187              		.loc 1 122 3 view .LVU40
 188 002e 019B     		ldr	r3, [sp, #4]
 189              	.LBE4:
 123:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 190              		.loc 1 123 3 view .LVU41
 191              	.LBB5:
 123:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 192              		.loc 1 123 3 view .LVU42
 193 0030 0294     		str	r4, [sp, #8]
 123:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 194              		.loc 1 123 3 view .LVU43
 195 0032 174A     		ldr	r2, .L7+4
 196 0034 1368     		ldr	r3, [r2]
 197 0036 23F44043 		bic	r3, r3, #49152
 198 003a 43F40043 		orr	r3, r3, #32768
 199 003e 1360     		str	r3, [r2]
 123:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 200              		.loc 1 123 3 view .LVU44
 201 0040 1368     		ldr	r3, [r2]
 202 0042 03F44043 		and	r3, r3, #49152
 203 0046 0293     		str	r3, [sp, #8]
 123:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks
 204              		.loc 1 123 3 view .LVU45
ARM GAS  /tmp/ccvQcH7X.s 			page 8


 205 0048 029B     		ldr	r3, [sp, #8]
 206              	.LBE5:
 126:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 207              		.loc 1 126 3 view .LVU46
 126:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 208              		.loc 1 126 36 is_stmt 0 view .LVU47
 209 004a 0225     		movs	r5, #2
 210 004c 0895     		str	r5, [sp, #32]
 127:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 211              		.loc 1 127 3 is_stmt 1 view .LVU48
 127:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 212              		.loc 1 127 30 is_stmt 0 view .LVU49
 213 004e 0123     		movs	r3, #1
 214 0050 0B93     		str	r3, [sp, #44]
 128:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 215              		.loc 1 128 3 is_stmt 1 view .LVU50
 128:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 216              		.loc 1 128 41 is_stmt 0 view .LVU51
 217 0052 1023     		movs	r3, #16
 218 0054 0C93     		str	r3, [sp, #48]
 129:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 219              		.loc 1 129 3 is_stmt 1 view .LVU52
 129:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 220              		.loc 1 129 34 is_stmt 0 view .LVU53
 221 0056 0E95     		str	r5, [sp, #56]
 130:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 8;
 222              		.loc 1 130 3 is_stmt 1 view .LVU54
 130:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 8;
 223              		.loc 1 130 35 is_stmt 0 view .LVU55
 224 0058 0F94     		str	r4, [sp, #60]
 131:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 72;
 225              		.loc 1 131 3 is_stmt 1 view .LVU56
 131:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 72;
 226              		.loc 1 131 30 is_stmt 0 view .LVU57
 227 005a 0823     		movs	r3, #8
 228 005c 1093     		str	r3, [sp, #64]
 132:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 229              		.loc 1 132 3 is_stmt 1 view .LVU58
 132:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 230              		.loc 1 132 30 is_stmt 0 view .LVU59
 231 005e 4823     		movs	r3, #72
 232 0060 1193     		str	r3, [sp, #68]
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 233              		.loc 1 133 3 is_stmt 1 view .LVU60
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 234              		.loc 1 133 30 is_stmt 0 view .LVU61
 235 0062 1295     		str	r5, [sp, #72]
 134:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 236              		.loc 1 134 3 is_stmt 1 view .LVU62
 134:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 237              		.loc 1 134 30 is_stmt 0 view .LVU63
 238 0064 0723     		movs	r3, #7
 239 0066 1393     		str	r3, [sp, #76]
 135:Src/main.c    ****   {
 240              		.loc 1 135 3 is_stmt 1 view .LVU64
 135:Src/main.c    ****   {
 241              		.loc 1 135 7 is_stmt 0 view .LVU65
ARM GAS  /tmp/ccvQcH7X.s 			page 9


 242 0068 08A8     		add	r0, sp, #32
 243 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 244              	.LVL4:
 141:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 245              		.loc 1 141 3 is_stmt 1 view .LVU66
 141:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 246              		.loc 1 141 31 is_stmt 0 view .LVU67
 247 006e 0F23     		movs	r3, #15
 248 0070 0393     		str	r3, [sp, #12]
 143:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 249              		.loc 1 143 3 is_stmt 1 view .LVU68
 143:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 250              		.loc 1 143 34 is_stmt 0 view .LVU69
 251 0072 0495     		str	r5, [sp, #16]
 144:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 252              		.loc 1 144 3 is_stmt 1 view .LVU70
 144:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 253              		.loc 1 144 35 is_stmt 0 view .LVU71
 254 0074 9023     		movs	r3, #144
 255 0076 0593     		str	r3, [sp, #20]
 145:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 256              		.loc 1 145 3 is_stmt 1 view .LVU72
 145:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 257              		.loc 1 145 36 is_stmt 0 view .LVU73
 258 0078 4FF48053 		mov	r3, #4096
 259 007c 0693     		str	r3, [sp, #24]
 146:Src/main.c    **** 
 260              		.loc 1 146 3 is_stmt 1 view .LVU74
 146:Src/main.c    **** 
 261              		.loc 1 146 36 is_stmt 0 view .LVU75
 262 007e 0794     		str	r4, [sp, #28]
 148:Src/main.c    ****   {
 263              		.loc 1 148 3 is_stmt 1 view .LVU76
 148:Src/main.c    ****   {
 264              		.loc 1 148 7 is_stmt 0 view .LVU77
 265 0080 2146     		mov	r1, r4
 266 0082 03A8     		add	r0, sp, #12
 267 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 268              	.LVL5:
 152:Src/main.c    **** 
 269              		.loc 1 152 1 view .LVU78
 270 0088 15B0     		add	sp, sp, #84
 271              	.LCFI5:
 272              		.cfi_def_cfa_offset 12
 273              		@ sp needed
 274 008a 30BD     		pop	{r4, r5, pc}
 275              	.L8:
 276              		.align	2
 277              	.L7:
 278 008c 00380240 		.word	1073887232
 279 0090 00700040 		.word	1073770496
 280              		.cfi_endproc
 281              	.LFE131:
 283              		.section	.text.main,"ax",%progbits
 284              		.align	1
 285              		.global	main
 286              		.syntax unified
ARM GAS  /tmp/ccvQcH7X.s 			page 10


 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	main:
 292              	.LFB130:
  67:Src/main.c    ****   /* USER CODE BEGIN 1 */
 293              		.loc 1 67 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ Volatile: function does not return.
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298 0000 08B5     		push	{r3, lr}
 299              	.LCFI6:
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 3, -8
 302              		.cfi_offset 14, -4
  76:Src/main.c    **** 
 303              		.loc 1 76 3 view .LVU80
 304 0002 FFF7FEFF 		bl	HAL_Init
 305              	.LVL6:
  83:Src/main.c    **** 
 306              		.loc 1 83 3 view .LVU81
 307 0006 FFF7FEFF 		bl	SystemClock_Config
 308              	.LVL7:
  90:Src/main.c    ****   /* USER CODE BEGIN 2 */
 309              		.loc 1 90 3 view .LVU82
 310 000a FFF7FEFF 		bl	MX_GPIO_Init
 311              	.LVL8:
 312              	.L10:
  97:Src/main.c    ****   {
 313              		.loc 1 97 3 discriminator 1 view .LVU83
 102:Src/main.c    **** //HAL_Delay(1000);
 314              		.loc 1 102 5 discriminator 1 view .LVU84
 315 000e 0C4C     		ldr	r4, .L12
 316 0010 2021     		movs	r1, #32
 317 0012 2046     		mov	r0, r4
 318 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 319              	.LVL9:
 104:Src/main.c    ****    HAL_Delay(1000);
 320              		.loc 1 104 4 discriminator 1 view .LVU85
 321 0018 0122     		movs	r2, #1
 322 001a 2021     		movs	r1, #32
 323 001c 2046     		mov	r0, r4
 324 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 325              	.LVL10:
 105:Src/main.c    ****    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 326              		.loc 1 105 4 discriminator 1 view .LVU86
 327 0022 4FF47A70 		mov	r0, #1000
 328 0026 FFF7FEFF 		bl	HAL_Delay
 329              	.LVL11:
 106:Src/main.c    ****   HAL_Delay(1000);
 330              		.loc 1 106 4 discriminator 1 view .LVU87
 331 002a 0022     		movs	r2, #0
 332 002c 2021     		movs	r1, #32
 333 002e 2046     		mov	r0, r4
 334 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 335              	.LVL12:
ARM GAS  /tmp/ccvQcH7X.s 			page 11


 107:Src/main.c    ****   /* USER CODE END 3 */
 336              		.loc 1 107 3 discriminator 1 view .LVU88
 337 0034 4FF47A70 		mov	r0, #1000
 338 0038 FFF7FEFF 		bl	HAL_Delay
 339              	.LVL13:
 340 003c E7E7     		b	.L10
 341              	.L13:
 342 003e 00BF     		.align	2
 343              	.L12:
 344 0040 00000240 		.word	1073872896
 345              		.cfi_endproc
 346              	.LFE130:
 348              		.section	.text.Error_Handler,"ax",%progbits
 349              		.align	1
 350              		.global	Error_Handler
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 354              		.fpu fpv4-sp-d16
 356              	Error_Handler:
 357              	.LFB133:
 184:Src/main.c    **** 
 185:Src/main.c    **** /* USER CODE BEGIN 4 */
 186:Src/main.c    **** 
 187:Src/main.c    **** /* USER CODE END 4 */
 188:Src/main.c    **** 
 189:Src/main.c    **** /**
 190:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 191:Src/main.c    ****   * @retval None
 192:Src/main.c    ****   */
 193:Src/main.c    **** void Error_Handler(void)
 194:Src/main.c    **** {
 358              		.loc 1 194 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 195:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 196:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 197:Src/main.c    **** 
 198:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
 199:Src/main.c    **** }
 363              		.loc 1 199 1 view .LVU90
 364 0000 7047     		bx	lr
 365              		.cfi_endproc
 366              	.LFE133:
 368              		.text
 369              	.Letext0:
 370              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 371              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 372              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 373              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 374              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 375              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 376              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 377              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 378              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /tmp/ccvQcH7X.s 			page 12


 379              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 380              		.file 12 "<built-in>"
ARM GAS  /tmp/ccvQcH7X.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccvQcH7X.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccvQcH7X.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccvQcH7X.s:130    .text.MX_GPIO_Init:0000000000000070 $d
     /tmp/ccvQcH7X.s:137    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccvQcH7X.s:144    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccvQcH7X.s:278    .text.SystemClock_Config:000000000000008c $d
     /tmp/ccvQcH7X.s:284    .text.main:0000000000000000 $t
     /tmp/ccvQcH7X.s:291    .text.main:0000000000000000 main
     /tmp/ccvQcH7X.s:344    .text.main:0000000000000040 $d
     /tmp/ccvQcH7X.s:349    .text.Error_Handler:0000000000000000 $t
     /tmp/ccvQcH7X.s:356    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
