--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PC_1.twx PC_1.ncd -o PC_1.twr PC_1.pcf -ucf PC_1.ucf

Design file:              PC_1.ncd
Physical constraint file: PC_1.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnd        |    5.631(R)|      SLOW  |   -1.544(R)|      FAST  |clock_BUFGP       |   0.000|
btnl        |    6.363(R)|      SLOW  |   -1.399(R)|      FAST  |clock_BUFGP       |   0.000|
btnr        |    5.168(R)|      SLOW  |   -0.961(R)|      FAST  |clock_BUFGP       |   0.000|
btns        |    6.106(R)|      SLOW  |   -1.082(R)|      FAST  |clock_BUFGP       |   0.000|
btnu        |    5.447(R)|      SLOW  |   -0.988(R)|      FAST  |clock_BUFGP       |   0.000|
new_count<0>|    1.941(R)|      SLOW  |   -0.597(R)|      FAST  |clock_BUFGP       |   0.000|
new_count<1>|    2.100(R)|      SLOW  |   -0.762(R)|      FAST  |clock_BUFGP       |   0.000|
new_count<2>|    2.165(R)|      SLOW  |   -0.804(R)|      FAST  |clock_BUFGP       |   0.000|
new_count<3>|    2.131(R)|      SLOW  |   -0.807(R)|      FAST  |clock_BUFGP       |   0.000|
new_count<4>|    1.992(R)|      SLOW  |   -0.621(R)|      SLOW  |clock_BUFGP       |   0.000|
new_count<5>|    2.445(R)|      SLOW  |   -0.619(R)|      FAST  |clock_BUFGP       |   0.000|
new_count<6>|    1.898(R)|      SLOW  |   -0.525(R)|      SLOW  |clock_BUFGP       |   0.000|
new_count<7>|    2.328(R)|      SLOW  |   -0.833(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        12.696(R)|      SLOW  |         4.534(R)|      FAST  |clock_BUFGP       |   0.000|
an<0>       |        11.932(R)|      SLOW  |         5.244(R)|      FAST  |clock_BUFGP       |   0.000|
an<1>       |        11.749(R)|      SLOW  |         5.174(R)|      FAST  |clock_BUFGP       |   0.000|
an<2>       |        11.535(R)|      SLOW  |         5.082(R)|      FAST  |clock_BUFGP       |   0.000|
an<3>       |        11.627(R)|      SLOW  |         5.161(R)|      FAST  |clock_BUFGP       |   0.000|
b           |        13.262(R)|      SLOW  |         4.795(R)|      FAST  |clock_BUFGP       |   0.000|
c           |        13.234(R)|      SLOW  |         4.877(R)|      FAST  |clock_BUFGP       |   0.000|
d           |        12.986(R)|      SLOW  |         4.741(R)|      FAST  |clock_BUFGP       |   0.000|
e           |        12.863(R)|      SLOW  |         4.765(R)|      FAST  |clock_BUFGP       |   0.000|
ff          |        13.117(R)|      SLOW  |         4.959(R)|      FAST  |clock_BUFGP       |   0.000|
g           |        13.592(R)|      SLOW  |         4.975(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.259|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 31 12:42:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



