Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Jul 15 10:58:06 2020
| Host             : LAPTOP-BSJPT6V2 running 64-bit major release  (build 9200)
| Command          : report_power -file decrypt_power_routed.rpt -pb decrypt_power_summary_routed.pb -rpx decrypt_power_routed.rpx
| Design           : decrypt
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 318.993 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 318.507                           |
| Device Static (W)        | 0.486                             |
| Effective TJA (C/W)      | 4.9                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   171.692 |     1783 |       --- |             --- |
|   LUT as Logic |   171.692 |     1037 |     20800 |            4.99 |
| Signals        |   100.115 |     1799 |       --- |             --- |
| I/O            |    46.700 |       32 |       170 |           18.82 |
| Static Power   |     0.486 |          |           |                 |
| Total          |   318.993 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   272.212 |     271.871 |      0.341 |
| Vccaux    |       1.800 |     1.762 |       1.709 |      0.053 |
| Vcco33    |       3.300 |    13.201 |      13.200 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------+-----------+
| Name    | Power (W) |
+---------+-----------+
| decrypt |   318.507 |
|   U10   |     1.573 |
|     U0  |     1.573 |
|   U12   |     1.584 |
|     U0  |     1.584 |
|   U13   |     1.646 |
|     U0  |     1.646 |
|   U14   |     1.811 |
|     U0  |     1.811 |
|   U15   |     0.862 |
|     U0  |     0.862 |
|   U16   |     1.665 |
|     U0  |     1.665 |
|   U17   |     1.341 |
|     U0  |     1.341 |
|   U18   |     1.324 |
|     U0  |     1.324 |
|   U19   |     0.842 |
|     U0  |     0.842 |
|   U20   |     0.638 |
|     U0  |     0.638 |
|   U21   |     1.702 |
|     U0  |     1.702 |
|   U22   |     1.441 |
|     U0  |     1.441 |
|   U23   |     1.430 |
|     U0  |     1.430 |
|   U25   |     1.345 |
|     U0  |     1.345 |
|   U26   |     1.206 |
|     U0  |     1.206 |
|   U27   |     1.203 |
|     U0  |     1.203 |
|   U29   |     0.986 |
|     U0  |     0.986 |
|   U3    |     4.925 |
|     U0  |     4.925 |
|   U30   |     0.376 |
|     U0  |     0.376 |
|   U31   |     0.705 |
|     U0  |     0.705 |
|   U32   |     9.175 |
|     U0  |     9.175 |
|   U4    |   229.802 |
|     U0  |   229.802 |
|   U5    |     0.354 |
|     U0  |     0.354 |
|   U6    |     0.726 |
|     U0  |     0.726 |
|   U8    |     1.400 |
|     U0  |     1.400 |
|   U9    |     1.428 |
|     U0  |     1.428 |
+---------+-----------+


