<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="tflipflop.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tflipfloptb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tflipfloptb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tflipfloptb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tflipfloptb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tflipflopvhd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tflipflopvhd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tflipflopvhd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tflipflopvhd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tflipflopvhd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tflipflopvhd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tflipflopvhd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tflipflopvhd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tflipflopvhd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tflipflopvhd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tflipflopvhd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tflipflopvhd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tflipflopvhd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tflipflopvhd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tflipflopvhd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tflipflopvhd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tflipflopvhd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tflipflopvhd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tflipflopvhd.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tflipflopvhd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tflipflopvhd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tflipflopvhd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tflipflopvhd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tflipflopvhd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tflipflopvhd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tflipflopvhd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tflipflopvhd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tflipflopvhd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tflipflopvhd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tflipflopvhd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tflipflopvhd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tflipflopvhd_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tflipflopvhd_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tflipflopvhd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1302785039" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1302785039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302785052" xil_pn:in_ck="-5985349492818215656" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1302785052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tflipfloptb.vhd"/>
      <outfile xil_pn:name="tflipflopvhd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1302785059" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5755411538564474522" xil_pn:start_ts="1302785059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302785059" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5465124041258769122" xil_pn:start_ts="1302785059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302785039" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3802382966560867025" xil_pn:start_ts="1302785039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302785059" xil_pn:in_ck="-5985349492818215656" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1302785059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tflipfloptb.vhd"/>
      <outfile xil_pn:name="tflipflopvhd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1302785070" xil_pn:in_ck="-5985349492818215656" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6365121159576735679" xil_pn:start_ts="1302785059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tflipfloptb_beh.prj"/>
      <outfile xil_pn:name="tflipfloptb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1302785072" xil_pn:in_ck="1950734794676124661" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="38199615476512130" xil_pn:start_ts="1302785070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tflipfloptb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1302784841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1804848314099762569" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3802382966560867025" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8547402600821279553" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784842" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7238632347274283513" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784888" xil_pn:in_ck="-4481132100579501374" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-6122990307968766333" xil_pn:start_ts="1302784842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tflipflopvhd.lso"/>
      <outfile xil_pn:name="tflipflopvhd.ngc"/>
      <outfile xil_pn:name="tflipflopvhd.ngr"/>
      <outfile xil_pn:name="tflipflopvhd.prj"/>
      <outfile xil_pn:name="tflipflopvhd.stx"/>
      <outfile xil_pn:name="tflipflopvhd.syr"/>
      <outfile xil_pn:name="tflipflopvhd.xst"/>
      <outfile xil_pn:name="tflipflopvhd_vhdl.prj"/>
      <outfile xil_pn:name="tflipflopvhd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1302784888" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3005528883573022486" xil_pn:start_ts="1302784888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302784912" xil_pn:in_ck="-4481132100579510120" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6617506332472573107" xil_pn:start_ts="1302784888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tflipflopvhd.bld"/>
      <outfile xil_pn:name="tflipflopvhd.ngd"/>
      <outfile xil_pn:name="tflipflopvhd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1302784936" xil_pn:in_ck="-4481132100579510119" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1302784912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tflipflopvhd.pcf"/>
      <outfile xil_pn:name="tflipflopvhd_map.map"/>
      <outfile xil_pn:name="tflipflopvhd_map.mrp"/>
      <outfile xil_pn:name="tflipflopvhd_map.ncd"/>
      <outfile xil_pn:name="tflipflopvhd_map.ngm"/>
      <outfile xil_pn:name="tflipflopvhd_map.xrpt"/>
      <outfile xil_pn:name="tflipflopvhd_summary.xml"/>
      <outfile xil_pn:name="tflipflopvhd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1302785005" xil_pn:in_ck="-1501886502830003150" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1302784936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tflipflopvhd.ncd"/>
      <outfile xil_pn:name="tflipflopvhd.pad"/>
      <outfile xil_pn:name="tflipflopvhd.par"/>
      <outfile xil_pn:name="tflipflopvhd.ptwx"/>
      <outfile xil_pn:name="tflipflopvhd.unroutes"/>
      <outfile xil_pn:name="tflipflopvhd.xpi"/>
      <outfile xil_pn:name="tflipflopvhd_pad.csv"/>
      <outfile xil_pn:name="tflipflopvhd_pad.txt"/>
      <outfile xil_pn:name="tflipflopvhd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1302785005" xil_pn:in_ck="-4481132100579510251" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1302784993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tflipflopvhd.twr"/>
      <outfile xil_pn:name="tflipflopvhd.twx"/>
    </transform>
  </transforms>

</generated_project>
