#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May  5 21:03:32 2024
# Process ID: 23684
# Current directory: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1
# Command line: vivado.exe -log axi_interconnect_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_interconnect_0.tcl
# Log file: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1/axi_interconnect_0.vds
# Journal file: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source axi_interconnect_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 430.328 ; gain = 162.969
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_interconnect_0
Command: synth_design -top axi_interconnect_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1316.668 ; gain = 410.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/synth/axi_interconnect_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_top' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:30165]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_interconnect' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27324]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized5' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized5' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized7' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized7' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_protocol_conv_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20918]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_protocol_conv_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20918]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_converter_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_downsizer' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9849]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_b_downsizer' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:12741]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_b_downsizer' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:12741]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_a_downsizer' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_fifo' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_fifo_gen' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_fifo_gen' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_fifo' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_fifo__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_fifo_gen__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_fifo_gen__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_fifo__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_a_downsizer' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_w_downsizer' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24907]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_w_downsizer' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24907]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_a_downsizer__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_a_downsizer__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_r_downsizer' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:21517]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_r_downsizer' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:21517]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_downsizer' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9849]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_converter_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_converter_bank__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_converter_bank__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_crossbar' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8160]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_crossbar' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:17478]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_arbiter_resp' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_arbiter_resp' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:3129]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_splitter' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24211]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_splitter' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24211]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_router' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [E:/Softwares/Vitis/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_router' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_router__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_router__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized3' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized3' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized4' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized4' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_addr_decoder' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1654]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_comparator_static' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15129]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_carry_and' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:13046]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [E:/Softwares/Vitis/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83264]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83264]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_carry_and' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:13046]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_comparator_static' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15129]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_comparator_static__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15129]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_comparator_static__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15129]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_comparator_static__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15129]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_comparator_static__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15129]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_addr_decoder' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1654]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_mux' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_mux' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized10' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized10' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_mux__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_mux__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized3' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized11' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized11' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized3' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_addr_arbiter' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1285]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized3' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized3' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_addr_arbiter' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1285]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_crossbar' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:17478]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_crossbar' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8160]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_interconnect' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27324]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_top' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:30165]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/synth/axi_interconnect_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2196]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2936]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2937]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2196]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2825]
WARNING: [Synth 8-6014] Unused sequential element M_AXI_RUSER_I_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:21950]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
WARNING: [Synth 8-7129] Port ACLK in module axi_interconnect_v1_7_21_axic_register_slice__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_interconnect_v1_7_21_axic_register_slice__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_interconnect_v1_7_21_axic_register_slice__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_interconnect_v1_7_21_axic_register_slice__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[191] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[190] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[189] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[188] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[187] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[186] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[185] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[184] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[183] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[182] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[181] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[180] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[179] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[178] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[177] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[176] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[175] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[174] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[173] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[172] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[171] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[170] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[169] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[168] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[167] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[166] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 1788.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_interconnect_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_interconnect_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_interconnect_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_interconnect_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_interconnect_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_interconnect_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 110 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1788.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1788.910 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst /\USE_READ.read_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_data_fifo_bank/\gen_fifo_slot[0].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_data_fifo_bank/\gen_fifo_slot[0].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_data_fifo_bank/\gen_fifo_slot[1].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_data_fifo_bank/\gen_fifo_slot[1].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_data_fifo_bank/\gen_fifo_slot[2].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_data_fifo_bank/\gen_fifo_slot[2].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst /\gen_async_readwrite.asyncfifo_rw /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/mi_data_fifo_bank/\gen_fifo_slot[0].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/mi_data_fifo_bank/\gen_fifo_slot[0].data_fifo_inst /\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft__parameterized0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 48    
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 28    
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 30    
	   2 Input      1 Bit         XORs := 681   
+---Registers : 
	               77 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               71 Bit    Registers := 6     
	               70 Bit    Registers := 2     
	               66 Bit    Registers := 18    
	               45 Bit    Registers := 2     
	               43 Bit    Registers := 6     
	               41 Bit    Registers := 4     
	               39 Bit    Registers := 14    
	               37 Bit    Registers := 11    
	               32 Bit    Registers := 10    
	               26 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 241   
	                4 Bit    Registers := 88    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 125   
	                1 Bit    Registers := 542   
+---Muxes : 
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 31    
	   2 Input   16 Bit        Muxes := 26    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 14    
	   2 Input    4 Bit        Muxes := 47    
	   2 Input    3 Bit        Muxes := 30    
	   8 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 305   
	   4 Input    2 Bit        Muxes := 35    
	   5 Input    2 Bit        Muxes := 26    
	   3 Input    2 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 80    
	   2 Input    1 Bit        Muxes := 232   
	   4 Input    1 Bit        Muxes := 95    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[0].register_slice_inst/w_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[0].register_slice_inst/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[1].register_slice_inst/w_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[1].register_slice_inst/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[2].register_slice_inst/w_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[2].register_slice_inst/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[0].register_slice_inst/w_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_reg_slot[0].register_slice_inst/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_register_slice_bank__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]) is unused and will be removed from module axi_interconnect_v1_7_21_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                         | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 5               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 73              | RAM32M x 13  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 71              | RAM32M x 12  | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                         | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 5               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 73              | RAM32M x 13  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1   | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 66              | RAM32M x 11  | 
|inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw                                                     | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 71              | RAM32M x 12  | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
|inst/axi_interconnect_inst/\si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst                                                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M x 7   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:50 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:50 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_8 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   480|
|3     |LUT2     |   423|
|4     |LUT3     |   688|
|5     |LUT4     |   450|
|6     |LUT5     |   606|
|7     |LUT6     |   571|
|8     |MUXCY    |    52|
|9     |RAM32M   |   161|
|10    |RAM32X1D |    22|
|11    |RAMB36E1 |     2|
|12    |SRL16E   |     1|
|13    |SRLC32E  |     5|
|14    |FDCE     |   694|
|15    |FDPE     |   498|
|16    |FDRE     |  5121|
|17    |FDSE     |    52|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:51 . Memory (MB): peak = 1788.910 ; gain = 882.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6670 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1788.910 ; gain = 882.770
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:52 . Memory (MB): peak = 1788.910 ; gain = 882.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1788.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1788.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 205 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 22 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 161 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances

Synth Design complete | Checksum: c2a009a4
INFO: [Common 17-83] Releasing license: Synthesis
319 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:02:02 . Memory (MB): peak = 1788.910 ; gain = 1321.605
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1/axi_interconnect_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_interconnect_0, cache-ID = a3c0b7a34627e60a
INFO: [Coretcl 2-1174] Renamed 583 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_interconnect_0_synth_1/axi_interconnect_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_interconnect_0_utilization_synth.rpt -pb axi_interconnect_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  5 21:05:57 2024...
