{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 13:02:53 2011 " "Info: Processing started: Tue Nov 01 13:02:53 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buffer -c buffer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off buffer -c buffer" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.vqm 5 5 " "Info: Found 5 design units, including 5 entities, in source file buffer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 SYNLPM_LATR1 " "Info: Found entity 1: SYNLPM_LATR1" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 13 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 SYNLPM_LATRS1 " "Info: Found entity 2: SYNLPM_LATRS1" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 34 21 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 Wigend_In " "Info: Found entity 3: Wigend_In" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 58 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 Wigend_Out " "Info: Found entity 4: Wigend_Out" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 765 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 buffer " "Info: Found entity 5: buffer" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3585 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "buffer " "Info: Elaborating entity \"buffer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNLPM_LATR1 SYNLPM_LATR1:wdata_3__Z " "Info: Elaborating entity \"SYNLPM_LATR1\" for hierarchy \"SYNLPM_LATR1:wdata_3__Z\"" {  } { { "buffer.vqm" "wdata_3__Z" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3759 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch " "Info: Found entity 1: lpm_latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1 " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1\"" {  } { { "buffer.vqm" "U1" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 28 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1 " "Info: Elaborated megafunction instantiation \"SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1\"" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 28 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNLPM_LATRS1 SYNLPM_LATRS1:wdata_2__Z " "Info: Elaborating entity \"SYNLPM_LATRS1\" for hierarchy \"SYNLPM_LATRS1:wdata_2__Z\"" {  } { { "buffer.vqm" "wdata_2__Z" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3774 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1 " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1\"" {  } { { "buffer.vqm" "U1" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 52 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1 " "Info: Elaborated megafunction instantiation \"SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1\"" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 52 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wigend_In Wigend_In:wigend_in " "Info: Elaborating entity \"Wigend_In\" for hierarchy \"Wigend_In:wigend_in\"" {  } { { "buffer.vqm" "wigend_in" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 5183 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wigend_Out Wigend_Out:wigend_out " "Info: Elaborating entity \"Wigend_Out\" for hierarchy \"Wigend_Out:wigend_out\"" {  } { { "buffer.vqm" "wigend_out" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 5224 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "eint2 VCC " "Warning: Pin \"eint2\" stuck at VCC" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3625 15 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "eint11 VCC " "Warning: Pin \"eint11\" stuck at VCC" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3627 16 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "test\[0\] VCC " "Warning: Pin \"test\[0\]\" stuck at VCC" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3632 20 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nGCS\[0\] " "Warning: No output dependent on input pin \"nGCS\[0\]\"" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3618 19 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nFWE " "Warning: No output dependent on input pin \"nFWE\"" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3619 13 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "431 " "Info: Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "383 " "Info: Implemented 383 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 13:02:54 2011 " "Info: Processing ended: Tue Nov 01 13:02:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
