v 20100214 1
B 300 0  4800 3300 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 3450   5 10 1 1 0 0 1 1
device=flash_memcontrl_def
T 400 3650 5 10 1 1 0 0 1 1
refdes=U?
T 400 3800    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 3800    0 10 0 1 0 0 1 1
library=logic
T 400 3800    0 10 0 1 0 0 1 1
component=flash_memcontrl
T 400 3800    0 10 0 1 0 0 1 1
version=def
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wdata[15:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=memdb_in[15:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=cs[1:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=addr[ADDR_BITS-1:1]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=wr
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=ub
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=stb
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=rd
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=ramwait_in
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 300 2200 0 2200 4 0 1  
{
T 400 2200 5 10 1 1 0 1 1 1 
pinnumber=lb
T 400 2200 5 10 0 1 0 1 1 1 
pinseq=11
}
P 300 2400 0 2400 4 0 1  
{
T 400 2400 5 10 1 1 0 1 1 1 
pinnumber=flashststs_in
T 400 2400 5 10 0 1 0 1 1 1 
pinseq=12
}
P 300 2600 0 2600 4 0 1  
{
T 400 2600 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 2600 5 10 0 1 0 1 1 1 
pinseq=13
}
P 5100 200 5400 200 10 1 1
{
T 5000 200 5  10 1 1 0 7 1 1 
pinnumber=rdata[15:0]
T 5000 200 5  10 0 1 0 7 1 1 
pinseq=14
}
P 5100 400 5400 400 10 1 1
{
T 5000 400 5  10 1 1 0 7 1 1 
pinnumber=memdb_out[15:0]
T 5000 400 5  10 0 1 0 7 1 1 
pinseq=15
}
P 5100 600 5400 600 10 1 1
{
T 5000 600 5  10 1 1 0 7 1 1 
pinnumber=memadr_out[ADDR_BITS-1:1]
T 5000 600 5  10 0 1 0 7 1 1 
pinseq=16
}
P 5100 800 5400 800 4 0 1
{
T 5000 800 5  10 1 1 0 7 1 1
pinnumber=wait_out
T 5100 800 5  10 0 1 0 7 1 1
pinseq=17
}
P 5100 1000 5400 1000 4 0 1
{
T 5000 1000 5  10 1 1 0 7 1 1
pinnumber=ramub_n_out
T 5100 1000 5  10 0 1 0 7 1 1
pinseq=18
}
P 5100 1200 5400 1200 4 0 1
{
T 5000 1200 5  10 1 1 0 7 1 1
pinnumber=ramlb_n_out
T 5100 1200 5  10 0 1 0 7 1 1
pinseq=19
}
P 5100 1400 5400 1400 4 0 1
{
T 5000 1400 5  10 1 1 0 7 1 1
pinnumber=ramcs_n_out
T 5100 1400 5  10 0 1 0 7 1 1
pinseq=20
}
P 5100 1600 5400 1600 4 0 1
{
T 5000 1600 5  10 1 1 0 7 1 1
pinnumber=ramcre_out
T 5100 1600 5  10 0 1 0 7 1 1
pinseq=21
}
P 5100 1800 5400 1800 4 0 1
{
T 5000 1800 5  10 1 1 0 7 1 1
pinnumber=ramclk_out
T 5100 1800 5  10 0 1 0 7 1 1
pinseq=22
}
P 5100 2000 5400 2000 4 0 1
{
T 5000 2000 5  10 1 1 0 7 1 1
pinnumber=ramadv_n_out
T 5100 2000 5  10 0 1 0 7 1 1
pinseq=23
}
P 5100 2200 5400 2200 4 0 1
{
T 5000 2200 5  10 1 1 0 7 1 1
pinnumber=memwr_n_out
T 5100 2200 5  10 0 1 0 7 1 1
pinseq=24
}
P 5100 2400 5400 2400 4 0 1
{
T 5000 2400 5  10 1 1 0 7 1 1
pinnumber=memoe_n_out
T 5100 2400 5  10 0 1 0 7 1 1
pinseq=25
}
P 5100 2600 5400 2600 4 0 1
{
T 5000 2600 5  10 1 1 0 7 1 1
pinnumber=memdb_oe
T 5100 2600 5  10 0 1 0 7 1 1
pinseq=26
}
P 5100 2800 5400 2800 4 0 1
{
T 5000 2800 5  10 1 1 0 7 1 1
pinnumber=flashrp_n_out
T 5100 2800 5  10 0 1 0 7 1 1
pinseq=27
}
P 5100 3000 5400 3000 4 0 1
{
T 5000 3000 5  10 1 1 0 7 1 1
pinnumber=flashcs_n_out
T 5100 3000 5  10 0 1 0 7 1 1
pinseq=28
}
