
robot_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005538  08005538  00006538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055cc  080055cc  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080055cc  080055cc  000065cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055d4  080055d4  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055d4  080055d4  000065d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055d8  080055d8  000065d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080055dc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  20000068  08005644  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08005644  00007310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000103ee  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022fa  00000000  00000000  00017486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00019780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c1e  00000000  00000000  0001a718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e10  00000000  00000000  0001b336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d54  00000000  00000000  0003d146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb5ea  00000000  00000000  0004ee9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a484  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004880  00000000  00000000  0011a4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0011ed48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005520 	.word	0x08005520

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005520 	.word	0x08005520

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f000 fc7b 	bl	8000e9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f834 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f97c 	bl	80008a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ac:	f000 f94a 	bl	8000844 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80005b0:	f000 f890 	bl	80006d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80005b4:	2100      	movs	r1, #0
 80005b6:	4812      	ldr	r0, [pc, #72]	@ (8000600 <main+0x64>)
 80005b8:	f002 f9cc 	bl	8002954 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80005bc:	2104      	movs	r1, #4
 80005be:	4810      	ldr	r0, [pc, #64]	@ (8000600 <main+0x64>)
 80005c0:	f002 f9c8 	bl	8002954 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart2, rx_buffer, RX_BUFFER_SIZE);
 80005c4:	2264      	movs	r2, #100	@ 0x64
 80005c6:	490f      	ldr	r1, [pc, #60]	@ (8000604 <main+0x68>)
 80005c8:	480f      	ldr	r0, [pc, #60]	@ (8000608 <main+0x6c>)
 80005ca:	f003 f959 	bl	8003880 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Motor_SetSpeedLeft(500);
 80005ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005d2:	f000 fa61 	bl	8000a98 <Motor_SetSpeedLeft>
	Motor_SetSpeedRight(500);
 80005d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005da:	f000 fa6d 	bl	8000ab8 <Motor_SetSpeedRight>
	HAL_Delay(5000);
 80005de:	f241 3088 	movw	r0, #5000	@ 0x1388
 80005e2:	f000 fccf 	bl	8000f84 <HAL_Delay>
	Motor_SetSpeedLeft(-500);
 80005e6:	4809      	ldr	r0, [pc, #36]	@ (800060c <main+0x70>)
 80005e8:	f000 fa56 	bl	8000a98 <Motor_SetSpeedLeft>
	Motor_SetSpeedRight(-500);
 80005ec:	4807      	ldr	r0, [pc, #28]	@ (800060c <main+0x70>)
 80005ee:	f000 fa63 	bl	8000ab8 <Motor_SetSpeedRight>
	HAL_Delay(5000);
 80005f2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80005f6:	f000 fcc5 	bl	8000f84 <HAL_Delay>
	Motor_SetSpeedLeft(500);
 80005fa:	bf00      	nop
 80005fc:	e7e7      	b.n	80005ce <main+0x32>
 80005fe:	bf00      	nop
 8000600:	20000084 	.word	0x20000084
 8000604:	20000158 	.word	0x20000158
 8000608:	200000d0 	.word	0x200000d0
 800060c:	fffffe0c 	.word	0xfffffe0c

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b096      	sub	sp, #88	@ 0x58
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	2244      	movs	r2, #68	@ 0x44
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f004 f967 	bl	80048f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	463b      	mov	r3, r7
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]
 8000630:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000632:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000636:	f000 ff4f 	bl	80014d8 <HAL_PWREx_ControlVoltageScaling>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000640:	f000 f9b4 	bl	80009ac <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000644:	f000 ff2a 	bl	800149c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000648:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <SystemClock_Config+0xc0>)
 800064a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800064e:	4a20      	ldr	r2, [pc, #128]	@ (80006d0 <SystemClock_Config+0xc0>)
 8000650:	f023 0318 	bic.w	r3, r3, #24
 8000654:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000658:	2314      	movs	r3, #20
 800065a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000668:	2360      	movs	r3, #96	@ 0x60
 800066a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066c:	2302      	movs	r3, #2
 800066e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000670:	2301      	movs	r3, #1
 8000672:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000674:	2301      	movs	r3, #1
 8000676:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000678:	2328      	movs	r3, #40	@ 0x28
 800067a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800067c:	2307      	movs	r3, #7
 800067e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000680:	2302      	movs	r3, #2
 8000682:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000684:	2302      	movs	r3, #2
 8000686:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	4618      	mov	r0, r3
 800068e:	f000 ff79 	bl	8001584 <HAL_RCC_OscConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000698:	f000 f988 	bl	80009ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069c:	230f      	movs	r3, #15
 800069e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a0:	2303      	movs	r3, #3
 80006a2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006b0:	463b      	mov	r3, r7
 80006b2:	2104      	movs	r1, #4
 80006b4:	4618      	mov	r0, r3
 80006b6:	f001 fb79 	bl	8001dac <HAL_RCC_ClockConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006c0:	f000 f974 	bl	80009ac <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006c4:	f001 ff8c 	bl	80025e0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006c8:	bf00      	nop
 80006ca:	3758      	adds	r7, #88	@ 0x58
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40021000 	.word	0x40021000

080006d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b09a      	sub	sp, #104	@ 0x68
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006da:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
 8000704:	615a      	str	r2, [r3, #20]
 8000706:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	222c      	movs	r2, #44	@ 0x2c
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f004 f8ef 	bl	80048f2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000714:	4b49      	ldr	r3, [pc, #292]	@ (800083c <MX_TIM1_Init+0x168>)
 8000716:	4a4a      	ldr	r2, [pc, #296]	@ (8000840 <MX_TIM1_Init+0x16c>)
 8000718:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 800071a:	4b48      	ldr	r3, [pc, #288]	@ (800083c <MX_TIM1_Init+0x168>)
 800071c:	224f      	movs	r2, #79	@ 0x4f
 800071e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000720:	4b46      	ldr	r3, [pc, #280]	@ (800083c <MX_TIM1_Init+0x168>)
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8000726:	4b45      	ldr	r3, [pc, #276]	@ (800083c <MX_TIM1_Init+0x168>)
 8000728:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800072c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800072e:	4b43      	ldr	r3, [pc, #268]	@ (800083c <MX_TIM1_Init+0x168>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000734:	4b41      	ldr	r3, [pc, #260]	@ (800083c <MX_TIM1_Init+0x168>)
 8000736:	2200      	movs	r2, #0
 8000738:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800073a:	4b40      	ldr	r3, [pc, #256]	@ (800083c <MX_TIM1_Init+0x168>)
 800073c:	2280      	movs	r2, #128	@ 0x80
 800073e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000740:	483e      	ldr	r0, [pc, #248]	@ (800083c <MX_TIM1_Init+0x168>)
 8000742:	f002 f84f 	bl	80027e4 <HAL_TIM_Base_Init>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800074c:	f000 f92e 	bl	80009ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000750:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000754:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000756:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800075a:	4619      	mov	r1, r3
 800075c:	4837      	ldr	r0, [pc, #220]	@ (800083c <MX_TIM1_Init+0x168>)
 800075e:	f002 faeb 	bl	8002d38 <HAL_TIM_ConfigClockSource>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000768:	f000 f920 	bl	80009ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800076c:	4833      	ldr	r0, [pc, #204]	@ (800083c <MX_TIM1_Init+0x168>)
 800076e:	f002 f890 	bl	8002892 <HAL_TIM_PWM_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000778:	f000 f918 	bl	80009ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077c:	2300      	movs	r3, #0
 800077e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000780:	2300      	movs	r3, #0
 8000782:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000784:	2300      	movs	r3, #0
 8000786:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000788:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800078c:	4619      	mov	r1, r3
 800078e:	482b      	ldr	r0, [pc, #172]	@ (800083c <MX_TIM1_Init+0x168>)
 8000790:	f002 ff4a 	bl	8003628 <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800079a:	f000 f907 	bl	80009ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800079e:	2360      	movs	r3, #96	@ 0x60
 80007a0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007a6:	2300      	movs	r3, #0
 80007a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007aa:	2300      	movs	r3, #0
 80007ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007b2:	2300      	movs	r3, #0
 80007b4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007b6:	2300      	movs	r3, #0
 80007b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007be:	2200      	movs	r2, #0
 80007c0:	4619      	mov	r1, r3
 80007c2:	481e      	ldr	r0, [pc, #120]	@ (800083c <MX_TIM1_Init+0x168>)
 80007c4:	f002 f9a4 	bl	8002b10 <HAL_TIM_PWM_ConfigChannel>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80007ce:	f000 f8ed 	bl	80009ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007d6:	2204      	movs	r2, #4
 80007d8:	4619      	mov	r1, r3
 80007da:	4818      	ldr	r0, [pc, #96]	@ (800083c <MX_TIM1_Init+0x168>)
 80007dc:	f002 f998 	bl	8002b10 <HAL_TIM_PWM_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80007e6:	f000 f8e1 	bl	80009ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007ee:	2300      	movs	r3, #0
 80007f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000802:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000808:	2300      	movs	r3, #0
 800080a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800080c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000810:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000816:	2300      	movs	r3, #0
 8000818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	4619      	mov	r1, r3
 800081e:	4807      	ldr	r0, [pc, #28]	@ (800083c <MX_TIM1_Init+0x168>)
 8000820:	f002 ff68 	bl	80036f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800082a:	f000 f8bf 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800082e:	4803      	ldr	r0, [pc, #12]	@ (800083c <MX_TIM1_Init+0x168>)
 8000830:	f000 f996 	bl	8000b60 <HAL_TIM_MspPostInit>

}
 8000834:	bf00      	nop
 8000836:	3768      	adds	r7, #104	@ 0x68
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000084 	.word	0x20000084
 8000840:	40012c00 	.word	0x40012c00

08000844 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800084a:	4a15      	ldr	r2, [pc, #84]	@ (80008a0 <MX_USART2_UART_Init+0x5c>)
 800084c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084e:	4b13      	ldr	r3, [pc, #76]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000854:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b0b      	ldr	r3, [pc, #44]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800087a:	4b08      	ldr	r3, [pc, #32]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800087c:	2200      	movs	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000882:	2200      	movs	r2, #0
 8000884:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000886:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000888:	f002 ffac 	bl	80037e4 <HAL_UART_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000892:	f000 f88b 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	200000d0 	.word	0x200000d0
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b088      	sub	sp, #32
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
 80008b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ba:	4b28      	ldr	r3, [pc, #160]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	4a27      	ldr	r2, [pc, #156]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008c0:	f043 0304 	orr.w	r3, r3, #4
 80008c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c6:	4b25      	ldr	r3, [pc, #148]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	f003 0304 	and.w	r3, r3, #4
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b22      	ldr	r3, [pc, #136]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d6:	4a21      	ldr	r2, [pc, #132]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008de:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f6:	4b19      	ldr	r3, [pc, #100]	@ (800095c <MX_GPIO_Init+0xb8>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	21f0      	movs	r1, #240	@ 0xf0
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f000 fdaf 	bl	800146c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2108      	movs	r1, #8
 8000912:	4813      	ldr	r0, [pc, #76]	@ (8000960 <MX_GPIO_Init+0xbc>)
 8000914:	f000 fdaa 	bl	800146c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000918:	23f0      	movs	r3, #240	@ 0xf0
 800091a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	4619      	mov	r1, r3
 800092e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000932:	f000 fc31 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000936:	2308      	movs	r3, #8
 8000938:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093a:	2301      	movs	r3, #1
 800093c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	2300      	movs	r3, #0
 8000944:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	4619      	mov	r1, r3
 800094c:	4804      	ldr	r0, [pc, #16]	@ (8000960 <MX_GPIO_Init+0xbc>)
 800094e:	f000 fc23 	bl	8001198 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000952:	bf00      	nop
 8000954:	3720      	adds	r7, #32
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000
 8000960:	48000400 	.word	0x48000400

08000964 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a0a      	ldr	r2, [pc, #40]	@ (800099c <HAL_UART_RxCpltCallback+0x38>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d10e      	bne.n	8000994 <HAL_UART_RxCpltCallback+0x30>
    {
        // Null-terminate the received data
        rx_buffer[rx_buffer[0]] = '\0';
 8000976:	4b0a      	ldr	r3, [pc, #40]	@ (80009a0 <HAL_UART_RxCpltCallback+0x3c>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	461a      	mov	r2, r3
 800097c:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <HAL_UART_RxCpltCallback+0x3c>)
 800097e:	2100      	movs	r1, #0
 8000980:	5499      	strb	r1, [r3, r2]

        // Print the received data (For Debugging)
        printf("[Received from Pi]: %s\n", rx_buffer);
 8000982:	4907      	ldr	r1, [pc, #28]	@ (80009a0 <HAL_UART_RxCpltCallback+0x3c>)
 8000984:	4807      	ldr	r0, [pc, #28]	@ (80009a4 <HAL_UART_RxCpltCallback+0x40>)
 8000986:	f003 ff5f 	bl	8004848 <iprintf>

        // Restart UART receive in interrupt mode
        HAL_UART_Receive_IT(&huart2, rx_buffer, RX_BUFFER_SIZE);
 800098a:	2264      	movs	r2, #100	@ 0x64
 800098c:	4904      	ldr	r1, [pc, #16]	@ (80009a0 <HAL_UART_RxCpltCallback+0x3c>)
 800098e:	4806      	ldr	r0, [pc, #24]	@ (80009a8 <HAL_UART_RxCpltCallback+0x44>)
 8000990:	f002 ff76 	bl	8003880 <HAL_UART_Receive_IT>
    }
}
 8000994:	bf00      	nop
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40004400 	.word	0x40004400
 80009a0:	20000158 	.word	0x20000158
 80009a4:	08005538 	.word	0x08005538
 80009a8:	200000d0 	.word	0x200000d0

080009ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b0:	b672      	cpsid	i
}
 80009b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <Error_Handler+0x8>

080009b8 <setSpeed>:
 */

#include "motor_control.h"

void setSpeed(int16_t speed, uint16_t in_a_pin, uint16_t in_b_pin, uint32_t tim_channel)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	4603      	mov	r3, r0
 80009c2:	81fb      	strh	r3, [r7, #14]
 80009c4:	460b      	mov	r3, r1
 80009c6:	81bb      	strh	r3, [r7, #12]
 80009c8:	4613      	mov	r3, r2
 80009ca:	817b      	strh	r3, [r7, #10]
    if (speed >= 0) {
 80009cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	db0e      	blt.n	80009f2 <setSpeed+0x3a>
        HAL_GPIO_WritePin(MOTOR_GPIO_PORT, in_a_pin, GPIO_PIN_SET);
 80009d4:	89bb      	ldrh	r3, [r7, #12]
 80009d6:	2201      	movs	r2, #1
 80009d8:	4619      	mov	r1, r3
 80009da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009de:	f000 fd45 	bl	800146c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_GPIO_PORT, in_b_pin, GPIO_PIN_RESET);
 80009e2:	897b      	ldrh	r3, [r7, #10]
 80009e4:	2200      	movs	r2, #0
 80009e6:	4619      	mov	r1, r3
 80009e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ec:	f000 fd3e 	bl	800146c <HAL_GPIO_WritePin>
 80009f0:	e011      	b.n	8000a16 <setSpeed+0x5e>
    } else {
        HAL_GPIO_WritePin(MOTOR_GPIO_PORT, in_a_pin, GPIO_PIN_RESET);
 80009f2:	89bb      	ldrh	r3, [r7, #12]
 80009f4:	2200      	movs	r2, #0
 80009f6:	4619      	mov	r1, r3
 80009f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009fc:	f000 fd36 	bl	800146c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_GPIO_PORT, in_b_pin, GPIO_PIN_SET);
 8000a00:	897b      	ldrh	r3, [r7, #10]
 8000a02:	2201      	movs	r2, #1
 8000a04:	4619      	mov	r1, r3
 8000a06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a0a:	f000 fd2f 	bl	800146c <HAL_GPIO_WritePin>
        speed = -speed;
 8000a0e:	89fb      	ldrh	r3, [r7, #14]
 8000a10:	425b      	negs	r3, r3
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	81fb      	strh	r3, [r7, #14]
    }

    if (speed > 1000) { speed = 1000; }
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000a1e:	dd02      	ble.n	8000a26 <setSpeed+0x6e>
 8000a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a24:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(&htim1, tim_channel, speed);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d105      	bne.n	8000a38 <setSpeed+0x80>
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <setSpeed+0xdc>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000a34:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8000a36:	e028      	b.n	8000a8a <setSpeed+0xd2>
    __HAL_TIM_SET_COMPARE(&htim1, tim_channel, speed);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b04      	cmp	r3, #4
 8000a3c:	d105      	bne.n	8000a4a <setSpeed+0x92>
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <setSpeed+0xdc>)
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a46:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000a48:	e01f      	b.n	8000a8a <setSpeed+0xd2>
    __HAL_TIM_SET_COMPARE(&htim1, tim_channel, speed);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b08      	cmp	r3, #8
 8000a4e:	d105      	bne.n	8000a5c <setSpeed+0xa4>
 8000a50:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <setSpeed+0xdc>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a58:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000a5a:	e016      	b.n	8000a8a <setSpeed+0xd2>
    __HAL_TIM_SET_COMPARE(&htim1, tim_channel, speed);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b0c      	cmp	r3, #12
 8000a60:	d105      	bne.n	8000a6e <setSpeed+0xb6>
 8000a62:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <setSpeed+0xdc>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a6a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a6c:	e00d      	b.n	8000a8a <setSpeed+0xd2>
    __HAL_TIM_SET_COMPARE(&htim1, tim_channel, speed);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b10      	cmp	r3, #16
 8000a72:	d105      	bne.n	8000a80 <setSpeed+0xc8>
 8000a74:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <setSpeed+0xdc>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a7c:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000a7e:	e004      	b.n	8000a8a <setSpeed+0xd2>
    __HAL_TIM_SET_COMPARE(&htim1, tim_channel, speed);
 8000a80:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <setSpeed+0xdc>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a88:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000a8a:	bf00      	nop
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000084 	.word	0x20000084

08000a98 <Motor_SetSpeedLeft>:

void Motor_SetSpeedLeft(int16_t speed)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	80fb      	strh	r3, [r7, #6]
	setSpeed(speed, MOTOR_LEFT_IN1_PIN, MOTOR_LEFT_IN2_PIN, TIM_CHANNEL_1);
 8000aa2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	2220      	movs	r2, #32
 8000aaa:	2110      	movs	r1, #16
 8000aac:	f7ff ff84 	bl	80009b8 <setSpeed>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <Motor_SetSpeedRight>:

void Motor_SetSpeedRight(int16_t speed)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	80fb      	strh	r3, [r7, #6]
	setSpeed(speed, MOTOR_RIGHT_IN3_PIN, MOTOR_RIGHT_IN4_PIN, TIM_CHANNEL_2);
 8000ac2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000ac6:	2304      	movs	r3, #4
 8000ac8:	2280      	movs	r2, #128	@ 0x80
 8000aca:	2140      	movs	r1, #64	@ 0x40
 8000acc:	f7ff ff74 	bl	80009b8 <setSpeed>
}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <HAL_MspInit+0x44>)
 8000ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8000b1c <HAL_MspInit+0x44>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <HAL_MspInit+0x44>)
 8000aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x44>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afa:	4a08      	ldr	r2, [pc, #32]	@ (8000b1c <HAL_MspInit+0x44>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_MspInit+0x44>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <HAL_TIM_Base_MspInit+0x38>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d10b      	bne.n	8000b4a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b32:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <HAL_TIM_Base_MspInit+0x3c>)
 8000b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b36:	4a09      	ldr	r2, [pc, #36]	@ (8000b5c <HAL_TIM_Base_MspInit+0x3c>)
 8000b38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b3e:	4b07      	ldr	r3, [pc, #28]	@ (8000b5c <HAL_TIM_Base_MspInit+0x3c>)
 8000b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3714      	adds	r7, #20
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	40012c00 	.word	0x40012c00
 8000b5c:	40021000 	.word	0x40021000

08000b60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 030c 	add.w	r3, r7, #12
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a12      	ldr	r2, [pc, #72]	@ (8000bc8 <HAL_TIM_MspPostInit+0x68>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d11d      	bne.n	8000bbe <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	4b12      	ldr	r3, [pc, #72]	@ (8000bcc <HAL_TIM_MspPostInit+0x6c>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b86:	4a11      	ldr	r2, [pc, #68]	@ (8000bcc <HAL_TIM_MspPostInit+0x6c>)
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <HAL_TIM_MspPostInit+0x6c>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	60bb      	str	r3, [r7, #8]
 8000b98:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb0:	f107 030c 	add.w	r3, r7, #12
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bba:	f000 faed 	bl	8001198 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000bbe:	bf00      	nop
 8000bc0:	3720      	adds	r7, #32
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40012c00 	.word	0x40012c00
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b09e      	sub	sp, #120	@ 0x78
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	2254      	movs	r2, #84	@ 0x54
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f003 fe7e 	bl	80048f2 <memset>
  if(huart->Instance==USART2)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8000c78 <HAL_UART_MspInit+0xa8>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d136      	bne.n	8000c6e <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c00:	2302      	movs	r3, #2
 8000c02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c04:	2300      	movs	r3, #0
 8000c06:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c08:	f107 0310 	add.w	r3, r7, #16
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f001 faf1 	bl	80021f4 <HAL_RCCEx_PeriphCLKConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c18:	f7ff fec8 	bl	80009ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c1c:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c20:	4a16      	ldr	r2, [pc, #88]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c26:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c28:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c38:	4a10      	ldr	r2, [pc, #64]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c3a:	f043 0301 	orr.w	r3, r3, #1
 8000c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c40:	4b0e      	ldr	r3, [pc, #56]	@ (8000c7c <HAL_UART_MspInit+0xac>)
 8000c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c4c:	230c      	movs	r3, #12
 8000c4e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c50:	2302      	movs	r3, #2
 8000c52:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c5c:	2307      	movs	r3, #7
 8000c5e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c64:	4619      	mov	r1, r3
 8000c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c6a:	f000 fa95 	bl	8001198 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c6e:	bf00      	nop
 8000c70:	3778      	adds	r7, #120	@ 0x78
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40004400 	.word	0x40004400
 8000c7c:	40021000 	.word	0x40021000

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <NMI_Handler+0x4>

08000c88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <HardFault_Handler+0x4>

08000c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <MemManage_Handler+0x4>

08000c98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <BusFault_Handler+0x4>

08000ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <UsageFault_Handler+0x4>

08000ca8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd6:	f000 f935 	bl	8000f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b086      	sub	sp, #24
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e00a      	b.n	8000d06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cf0:	f3af 8000 	nop.w
 8000cf4:	4601      	mov	r1, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	1c5a      	adds	r2, r3, #1
 8000cfa:	60ba      	str	r2, [r7, #8]
 8000cfc:	b2ca      	uxtb	r2, r1
 8000cfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	3301      	adds	r3, #1
 8000d04:	617b      	str	r3, [r7, #20]
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	dbf0      	blt.n	8000cf0 <_read+0x12>
  }

  return len;
 8000d0e:	687b      	ldr	r3, [r7, #4]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e009      	b.n	8000d3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	1c5a      	adds	r2, r3, #1
 8000d2e:	60ba      	str	r2, [r7, #8]
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	617b      	str	r3, [r7, #20]
 8000d3e:	697a      	ldr	r2, [r7, #20]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	dbf1      	blt.n	8000d2a <_write+0x12>
  }
  return len;
 8000d46:	687b      	ldr	r3, [r7, #4]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3718      	adds	r7, #24
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <_close>:

int _close(int file)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d78:	605a      	str	r2, [r3, #4]
  return 0;
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <_isatty>:

int _isatty(int file)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d90:	2301      	movs	r3, #1
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b085      	sub	sp, #20
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	60f8      	str	r0, [r7, #12]
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000daa:	2300      	movs	r3, #0
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc0:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <_sbrk+0x5c>)
 8000dc2:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <_sbrk+0x60>)
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dcc:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d102      	bne.n	8000dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <_sbrk+0x64>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	@ (8000e20 <_sbrk+0x68>)
 8000dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d207      	bcs.n	8000df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de8:	f003 fdd2 	bl	8004990 <__errno>
 8000dec:	4603      	mov	r3, r0
 8000dee:	220c      	movs	r2, #12
 8000df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295
 8000df6:	e009      	b.n	8000e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df8:	4b08      	ldr	r3, [pc, #32]	@ (8000e1c <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a05      	ldr	r2, [pc, #20]	@ (8000e1c <_sbrk+0x64>)
 8000e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	2000c000 	.word	0x2000c000
 8000e18:	00000400 	.word	0x00000400
 8000e1c:	200001bc 	.word	0x200001bc
 8000e20:	20000310 	.word	0x20000310

08000e24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e28:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <SystemInit+0x20>)
 8000e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e2e:	4a05      	ldr	r2, [pc, #20]	@ (8000e44 <SystemInit+0x20>)
 8000e30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e80 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e4c:	f7ff ffea 	bl	8000e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e50:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e52:	490d      	ldr	r1, [pc, #52]	@ (8000e88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e54:	4a0d      	ldr	r2, [pc, #52]	@ (8000e8c <LoopForever+0xe>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e58:	e002      	b.n	8000e60 <LoopCopyDataInit>

08000e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5e:	3304      	adds	r3, #4

08000e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e64:	d3f9      	bcc.n	8000e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e66:	4a0a      	ldr	r2, [pc, #40]	@ (8000e90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e68:	4c0a      	ldr	r4, [pc, #40]	@ (8000e94 <LoopForever+0x16>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e6c:	e001      	b.n	8000e72 <LoopFillZerobss>

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e70:	3204      	adds	r2, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e76:	f003 fd91 	bl	800499c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e7a:	f7ff fb8f 	bl	800059c <main>

08000e7e <LoopForever>:

LoopForever:
    b LoopForever
 8000e7e:	e7fe      	b.n	8000e7e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e80:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e88:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e8c:	080055dc 	.word	0x080055dc
  ldr r2, =_sbss
 8000e90:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e94:	20000310 	.word	0x20000310

08000e98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC1_IRQHandler>

08000e9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f000 f943 	bl	8001130 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f000 f80e 	bl	8000ecc <HAL_InitTick>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	71fb      	strb	r3, [r7, #7]
 8000eba:	e001      	b.n	8000ec0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ebc:	f7ff fe0c 	bl	8000ad8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ed8:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <HAL_InitTick+0x6c>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d023      	beq.n	8000f28 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ee0:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <HAL_InitTick+0x70>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <HAL_InitTick+0x6c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f941 	bl	800117e <HAL_SYSTICK_Config>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d10f      	bne.n	8000f22 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b0f      	cmp	r3, #15
 8000f06:	d809      	bhi.n	8000f1c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f10:	f000 f919 	bl	8001146 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f14:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <HAL_InitTick+0x74>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6013      	str	r3, [r2, #0]
 8000f1a:	e007      	b.n	8000f2c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	73fb      	strb	r3, [r7, #15]
 8000f20:	e004      	b.n	8000f2c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	73fb      	strb	r3, [r7, #15]
 8000f26:	e001      	b.n	8000f2c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	20000004 	.word	0x20000004

08000f44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <HAL_IncTick+0x20>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_IncTick+0x24>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4413      	add	r3, r2
 8000f54:	4a04      	ldr	r2, [pc, #16]	@ (8000f68 <HAL_IncTick+0x24>)
 8000f56:	6013      	str	r3, [r2, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008
 8000f68:	200001c0 	.word	0x200001c0

08000f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f70:	4b03      	ldr	r3, [pc, #12]	@ (8000f80 <HAL_GetTick+0x14>)
 8000f72:	681b      	ldr	r3, [r3, #0]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	200001c0 	.word	0x200001c0

08000f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f8c:	f7ff ffee 	bl	8000f6c <HAL_GetTick>
 8000f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f9c:	d005      	beq.n	8000faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <HAL_Delay+0x44>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000faa:	bf00      	nop
 8000fac:	f7ff ffde 	bl	8000f6c <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d8f7      	bhi.n	8000fac <HAL_Delay+0x28>
  {
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000008 	.word	0x20000008

08000fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <__NVIC_SetPriorityGrouping+0x44>)
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fe2:	68ba      	ldr	r2, [r7, #8]
 8000fe4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fe8:	4013      	ands	r3, r2
 8000fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ffe:	4a04      	ldr	r2, [pc, #16]	@ (8001010 <__NVIC_SetPriorityGrouping+0x44>)
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	60d3      	str	r3, [r2, #12]
}
 8001004:	bf00      	nop
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000ed00 	.word	0xe000ed00

08001014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001018:	4b04      	ldr	r3, [pc, #16]	@ (800102c <__NVIC_GetPriorityGrouping+0x18>)
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	0a1b      	lsrs	r3, r3, #8
 800101e:	f003 0307 	and.w	r3, r3, #7
}
 8001022:	4618      	mov	r0, r3
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800103c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001040:	2b00      	cmp	r3, #0
 8001042:	db0a      	blt.n	800105a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	b2da      	uxtb	r2, r3
 8001048:	490c      	ldr	r1, [pc, #48]	@ (800107c <__NVIC_SetPriority+0x4c>)
 800104a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104e:	0112      	lsls	r2, r2, #4
 8001050:	b2d2      	uxtb	r2, r2
 8001052:	440b      	add	r3, r1
 8001054:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001058:	e00a      	b.n	8001070 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	b2da      	uxtb	r2, r3
 800105e:	4908      	ldr	r1, [pc, #32]	@ (8001080 <__NVIC_SetPriority+0x50>)
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	f003 030f 	and.w	r3, r3, #15
 8001066:	3b04      	subs	r3, #4
 8001068:	0112      	lsls	r2, r2, #4
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	440b      	add	r3, r1
 800106e:	761a      	strb	r2, [r3, #24]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000e100 	.word	0xe000e100
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001084:	b480      	push	{r7}
 8001086:	b089      	sub	sp, #36	@ 0x24
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	f1c3 0307 	rsb	r3, r3, #7
 800109e:	2b04      	cmp	r3, #4
 80010a0:	bf28      	it	cs
 80010a2:	2304      	movcs	r3, #4
 80010a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	3304      	adds	r3, #4
 80010aa:	2b06      	cmp	r3, #6
 80010ac:	d902      	bls.n	80010b4 <NVIC_EncodePriority+0x30>
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	3b03      	subs	r3, #3
 80010b2:	e000      	b.n	80010b6 <NVIC_EncodePriority+0x32>
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b8:	f04f 32ff 	mov.w	r2, #4294967295
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43da      	mvns	r2, r3
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	401a      	ands	r2, r3
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010cc:	f04f 31ff 	mov.w	r1, #4294967295
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa01 f303 	lsl.w	r3, r1, r3
 80010d6:	43d9      	mvns	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010dc:	4313      	orrs	r3, r2
         );
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3724      	adds	r7, #36	@ 0x24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010fc:	d301      	bcc.n	8001102 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010fe:	2301      	movs	r3, #1
 8001100:	e00f      	b.n	8001122 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001102:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <SysTick_Config+0x40>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3b01      	subs	r3, #1
 8001108:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800110a:	210f      	movs	r1, #15
 800110c:	f04f 30ff 	mov.w	r0, #4294967295
 8001110:	f7ff ff8e 	bl	8001030 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001114:	4b05      	ldr	r3, [pc, #20]	@ (800112c <SysTick_Config+0x40>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111a:	4b04      	ldr	r3, [pc, #16]	@ (800112c <SysTick_Config+0x40>)
 800111c:	2207      	movs	r2, #7
 800111e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	e000e010 	.word	0xe000e010

08001130 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff ff47 	bl	8000fcc <__NVIC_SetPriorityGrouping>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b086      	sub	sp, #24
 800114a:	af00      	add	r7, sp, #0
 800114c:	4603      	mov	r3, r0
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
 8001152:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001158:	f7ff ff5c 	bl	8001014 <__NVIC_GetPriorityGrouping>
 800115c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	6978      	ldr	r0, [r7, #20]
 8001164:	f7ff ff8e 	bl	8001084 <NVIC_EncodePriority>
 8001168:	4602      	mov	r2, r0
 800116a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116e:	4611      	mov	r1, r2
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff5d 	bl	8001030 <__NVIC_SetPriority>
}
 8001176:	bf00      	nop
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffb0 	bl	80010ec <SysTick_Config>
 800118c:	4603      	mov	r3, r0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001198:	b480      	push	{r7}
 800119a:	b087      	sub	sp, #28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a6:	e148      	b.n	800143a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	2101      	movs	r1, #1
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	4013      	ands	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 813a 	beq.w	8001434 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d005      	beq.n	80011d8 <HAL_GPIO_Init+0x40>
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f003 0303 	and.w	r3, r3, #3
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d130      	bne.n	800123a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	2203      	movs	r2, #3
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	68da      	ldr	r2, [r3, #12]
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800120e:	2201      	movs	r2, #1
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4013      	ands	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	091b      	lsrs	r3, r3, #4
 8001224:	f003 0201 	and.w	r2, r3, #1
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	2b03      	cmp	r3, #3
 8001244:	d017      	beq.n	8001276 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	2203      	movs	r2, #3
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d123      	bne.n	80012ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	08da      	lsrs	r2, r3, #3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3208      	adds	r2, #8
 800128a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	220f      	movs	r2, #15
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43db      	mvns	r3, r3
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	691a      	ldr	r2, [r3, #16]
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	08da      	lsrs	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3208      	adds	r2, #8
 80012c4:	6939      	ldr	r1, [r7, #16]
 80012c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	2203      	movs	r2, #3
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0203 	and.w	r2, r3, #3
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001306:	2b00      	cmp	r3, #0
 8001308:	f000 8094 	beq.w	8001434 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130c:	4b52      	ldr	r3, [pc, #328]	@ (8001458 <HAL_GPIO_Init+0x2c0>)
 800130e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001310:	4a51      	ldr	r2, [pc, #324]	@ (8001458 <HAL_GPIO_Init+0x2c0>)
 8001312:	f043 0301 	orr.w	r3, r3, #1
 8001316:	6613      	str	r3, [r2, #96]	@ 0x60
 8001318:	4b4f      	ldr	r3, [pc, #316]	@ (8001458 <HAL_GPIO_Init+0x2c0>)
 800131a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	60bb      	str	r3, [r7, #8]
 8001322:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001324:	4a4d      	ldr	r2, [pc, #308]	@ (800145c <HAL_GPIO_Init+0x2c4>)
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	3302      	adds	r3, #2
 800132c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001330:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	220f      	movs	r2, #15
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	43db      	mvns	r3, r3
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	4013      	ands	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800134e:	d00d      	beq.n	800136c <HAL_GPIO_Init+0x1d4>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a43      	ldr	r2, [pc, #268]	@ (8001460 <HAL_GPIO_Init+0x2c8>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d007      	beq.n	8001368 <HAL_GPIO_Init+0x1d0>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a42      	ldr	r2, [pc, #264]	@ (8001464 <HAL_GPIO_Init+0x2cc>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d101      	bne.n	8001364 <HAL_GPIO_Init+0x1cc>
 8001360:	2302      	movs	r3, #2
 8001362:	e004      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 8001364:	2307      	movs	r3, #7
 8001366:	e002      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 8001368:	2301      	movs	r3, #1
 800136a:	e000      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 800136c:	2300      	movs	r3, #0
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	f002 0203 	and.w	r2, r2, #3
 8001374:	0092      	lsls	r2, r2, #2
 8001376:	4093      	lsls	r3, r2
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4313      	orrs	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800137e:	4937      	ldr	r1, [pc, #220]	@ (800145c <HAL_GPIO_Init+0x2c4>)
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3302      	adds	r3, #2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800138c:	4b36      	ldr	r3, [pc, #216]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	43db      	mvns	r3, r3
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	4013      	ands	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d003      	beq.n	80013b0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80013b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	43db      	mvns	r3, r3
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	4013      	ands	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013da:	4a23      	ldr	r2, [pc, #140]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013e0:	4b21      	ldr	r3, [pc, #132]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	43db      	mvns	r3, r3
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4013      	ands	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d003      	beq.n	8001404 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4313      	orrs	r3, r2
 8001402:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001404:	4a18      	ldr	r2, [pc, #96]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800140a:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	43db      	mvns	r3, r3
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	4013      	ands	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d003      	beq.n	800142e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	4313      	orrs	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800142e:	4a0e      	ldr	r2, [pc, #56]	@ (8001468 <HAL_GPIO_Init+0x2d0>)
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	3301      	adds	r3, #1
 8001438:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	fa22 f303 	lsr.w	r3, r2, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	f47f aeaf 	bne.w	80011a8 <HAL_GPIO_Init+0x10>
  }
}
 800144a:	bf00      	nop
 800144c:	bf00      	nop
 800144e:	371c      	adds	r7, #28
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	40021000 	.word	0x40021000
 800145c:	40010000 	.word	0x40010000
 8001460:	48000400 	.word	0x48000400
 8001464:	48000800 	.word	0x48000800
 8001468:	40010400 	.word	0x40010400

0800146c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	807b      	strh	r3, [r7, #2]
 8001478:	4613      	mov	r3, r2
 800147a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800147c:	787b      	ldrb	r3, [r7, #1]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001482:	887a      	ldrh	r2, [r7, #2]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001488:	e002      	b.n	8001490 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800148a:	887a      	ldrh	r2, [r7, #2]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014a0:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80014a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014aa:	6013      	str	r3, [r2, #0]
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	40007000 	.word	0x40007000

080014bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80014c0:	4b04      	ldr	r3, [pc, #16]	@ (80014d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40007000 	.word	0x40007000

080014d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014e6:	d130      	bne.n	800154a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80014e8:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014f4:	d038      	beq.n	8001568 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f6:	4b20      	ldr	r3, [pc, #128]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001500:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001504:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001506:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2232      	movs	r2, #50	@ 0x32
 800150c:	fb02 f303 	mul.w	r3, r2, r3
 8001510:	4a1b      	ldr	r2, [pc, #108]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001512:	fba2 2303 	umull	r2, r3, r2, r3
 8001516:	0c9b      	lsrs	r3, r3, #18
 8001518:	3301      	adds	r3, #1
 800151a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800151c:	e002      	b.n	8001524 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	3b01      	subs	r3, #1
 8001522:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001524:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800152c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001530:	d102      	bne.n	8001538 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1f2      	bne.n	800151e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001540:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001544:	d110      	bne.n	8001568 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e00f      	b.n	800156a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800154a:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001552:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001556:	d007      	beq.n	8001568 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001558:	4b07      	ldr	r3, [pc, #28]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001560:	4a05      	ldr	r2, [pc, #20]	@ (8001578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001562:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001566:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40007000 	.word	0x40007000
 800157c:	20000000 	.word	0x20000000
 8001580:	431bde83 	.word	0x431bde83

08001584 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d102      	bne.n	8001598 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	f000 bc02 	b.w	8001d9c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001598:	4b96      	ldr	r3, [pc, #600]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f003 030c 	and.w	r3, r3, #12
 80015a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015a2:	4b94      	ldr	r3, [pc, #592]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	f003 0303 	and.w	r3, r3, #3
 80015aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0310 	and.w	r3, r3, #16
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 80e4 	beq.w	8001782 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d007      	beq.n	80015d0 <HAL_RCC_OscConfig+0x4c>
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	2b0c      	cmp	r3, #12
 80015c4:	f040 808b 	bne.w	80016de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	f040 8087 	bne.w	80016de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015d0:	4b88      	ldr	r3, [pc, #544]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d005      	beq.n	80015e8 <HAL_RCC_OscConfig+0x64>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e3d9      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a1a      	ldr	r2, [r3, #32]
 80015ec:	4b81      	ldr	r3, [pc, #516]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d004      	beq.n	8001602 <HAL_RCC_OscConfig+0x7e>
 80015f8:	4b7e      	ldr	r3, [pc, #504]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001600:	e005      	b.n	800160e <HAL_RCC_OscConfig+0x8a>
 8001602:	4b7c      	ldr	r3, [pc, #496]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001608:	091b      	lsrs	r3, r3, #4
 800160a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800160e:	4293      	cmp	r3, r2
 8001610:	d223      	bcs.n	800165a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a1b      	ldr	r3, [r3, #32]
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fd8c 	bl	8002134 <RCC_SetFlashLatencyFromMSIRange>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e3ba      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001626:	4b73      	ldr	r3, [pc, #460]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a72      	ldr	r2, [pc, #456]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800162c:	f043 0308 	orr.w	r3, r3, #8
 8001630:	6013      	str	r3, [r2, #0]
 8001632:	4b70      	ldr	r3, [pc, #448]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	496d      	ldr	r1, [pc, #436]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001640:	4313      	orrs	r3, r2
 8001642:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001644:	4b6b      	ldr	r3, [pc, #428]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69db      	ldr	r3, [r3, #28]
 8001650:	021b      	lsls	r3, r3, #8
 8001652:	4968      	ldr	r1, [pc, #416]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001654:	4313      	orrs	r3, r2
 8001656:	604b      	str	r3, [r1, #4]
 8001658:	e025      	b.n	80016a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800165a:	4b66      	ldr	r3, [pc, #408]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a65      	ldr	r2, [pc, #404]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001660:	f043 0308 	orr.w	r3, r3, #8
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	4b63      	ldr	r3, [pc, #396]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	4960      	ldr	r1, [pc, #384]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001674:	4313      	orrs	r3, r2
 8001676:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001678:	4b5e      	ldr	r3, [pc, #376]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	495b      	ldr	r1, [pc, #364]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001688:	4313      	orrs	r3, r2
 800168a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d109      	bne.n	80016a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	4618      	mov	r0, r3
 8001698:	f000 fd4c 	bl	8002134 <RCC_SetFlashLatencyFromMSIRange>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e37a      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016a6:	f000 fc81 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 80016aa:	4602      	mov	r2, r0
 80016ac:	4b51      	ldr	r3, [pc, #324]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	091b      	lsrs	r3, r3, #4
 80016b2:	f003 030f 	and.w	r3, r3, #15
 80016b6:	4950      	ldr	r1, [pc, #320]	@ (80017f8 <HAL_RCC_OscConfig+0x274>)
 80016b8:	5ccb      	ldrb	r3, [r1, r3]
 80016ba:	f003 031f 	and.w	r3, r3, #31
 80016be:	fa22 f303 	lsr.w	r3, r2, r3
 80016c2:	4a4e      	ldr	r2, [pc, #312]	@ (80017fc <HAL_RCC_OscConfig+0x278>)
 80016c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001800 <HAL_RCC_OscConfig+0x27c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fbfe 	bl	8000ecc <HAL_InitTick>
 80016d0:	4603      	mov	r3, r0
 80016d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d052      	beq.n	8001780 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	e35e      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d032      	beq.n	800174c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016e6:	4b43      	ldr	r3, [pc, #268]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a42      	ldr	r2, [pc, #264]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016f2:	f7ff fc3b 	bl	8000f6c <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016fa:	f7ff fc37 	bl	8000f6c <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e347      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800170c:	4b39      	ldr	r3, [pc, #228]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0f0      	beq.n	80016fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001718:	4b36      	ldr	r3, [pc, #216]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a35      	ldr	r2, [pc, #212]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800171e:	f043 0308 	orr.w	r3, r3, #8
 8001722:	6013      	str	r3, [r2, #0]
 8001724:	4b33      	ldr	r3, [pc, #204]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a1b      	ldr	r3, [r3, #32]
 8001730:	4930      	ldr	r1, [pc, #192]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001732:	4313      	orrs	r3, r2
 8001734:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001736:	4b2f      	ldr	r3, [pc, #188]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	492b      	ldr	r1, [pc, #172]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001746:	4313      	orrs	r3, r2
 8001748:	604b      	str	r3, [r1, #4]
 800174a:	e01a      	b.n	8001782 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800174c:	4b29      	ldr	r3, [pc, #164]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a28      	ldr	r2, [pc, #160]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001752:	f023 0301 	bic.w	r3, r3, #1
 8001756:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001758:	f7ff fc08 	bl	8000f6c <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001760:	f7ff fc04 	bl	8000f6c <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e314      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001772:	4b20      	ldr	r3, [pc, #128]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1f0      	bne.n	8001760 <HAL_RCC_OscConfig+0x1dc>
 800177e:	e000      	b.n	8001782 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001780:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d073      	beq.n	8001876 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	2b08      	cmp	r3, #8
 8001792:	d005      	beq.n	80017a0 <HAL_RCC_OscConfig+0x21c>
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	2b0c      	cmp	r3, #12
 8001798:	d10e      	bne.n	80017b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	2b03      	cmp	r3, #3
 800179e:	d10b      	bne.n	80017b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d063      	beq.n	8001874 <HAL_RCC_OscConfig+0x2f0>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d15f      	bne.n	8001874 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e2f1      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c0:	d106      	bne.n	80017d0 <HAL_RCC_OscConfig+0x24c>
 80017c2:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a0b      	ldr	r2, [pc, #44]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	e025      	b.n	800181c <HAL_RCC_OscConfig+0x298>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017d8:	d114      	bne.n	8001804 <HAL_RCC_OscConfig+0x280>
 80017da:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	4b03      	ldr	r3, [pc, #12]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a02      	ldr	r2, [pc, #8]	@ (80017f4 <HAL_RCC_OscConfig+0x270>)
 80017ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	e013      	b.n	800181c <HAL_RCC_OscConfig+0x298>
 80017f4:	40021000 	.word	0x40021000
 80017f8:	08005550 	.word	0x08005550
 80017fc:	20000000 	.word	0x20000000
 8001800:	20000004 	.word	0x20000004
 8001804:	4ba0      	ldr	r3, [pc, #640]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a9f      	ldr	r2, [pc, #636]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 800180a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	4b9d      	ldr	r3, [pc, #628]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a9c      	ldr	r2, [pc, #624]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800181a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d013      	beq.n	800184c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001824:	f7ff fba2 	bl	8000f6c <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fb9e 	bl	8000f6c <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	@ 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e2ae      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800183e:	4b92      	ldr	r3, [pc, #584]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f0      	beq.n	800182c <HAL_RCC_OscConfig+0x2a8>
 800184a:	e014      	b.n	8001876 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184c:	f7ff fb8e 	bl	8000f6c <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001854:	f7ff fb8a 	bl	8000f6c <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b64      	cmp	r3, #100	@ 0x64
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e29a      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001866:	4b88      	ldr	r3, [pc, #544]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x2d0>
 8001872:	e000      	b.n	8001876 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d060      	beq.n	8001944 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	2b04      	cmp	r3, #4
 8001886:	d005      	beq.n	8001894 <HAL_RCC_OscConfig+0x310>
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	2b0c      	cmp	r3, #12
 800188c:	d119      	bne.n	80018c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	2b02      	cmp	r3, #2
 8001892:	d116      	bne.n	80018c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001894:	4b7c      	ldr	r3, [pc, #496]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800189c:	2b00      	cmp	r3, #0
 800189e:	d005      	beq.n	80018ac <HAL_RCC_OscConfig+0x328>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e277      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ac:	4b76      	ldr	r3, [pc, #472]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	691b      	ldr	r3, [r3, #16]
 80018b8:	061b      	lsls	r3, r3, #24
 80018ba:	4973      	ldr	r1, [pc, #460]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018c0:	e040      	b.n	8001944 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d023      	beq.n	8001912 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a6e      	ldr	r2, [pc, #440]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80018d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d6:	f7ff fb49 	bl	8000f6c <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018de:	f7ff fb45 	bl	8000f6c <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e255      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018f0:	4b65      	ldr	r3, [pc, #404]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fc:	4b62      	ldr	r3, [pc, #392]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	061b      	lsls	r3, r3, #24
 800190a:	495f      	ldr	r1, [pc, #380]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 800190c:	4313      	orrs	r3, r2
 800190e:	604b      	str	r3, [r1, #4]
 8001910:	e018      	b.n	8001944 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001912:	4b5d      	ldr	r3, [pc, #372]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a5c      	ldr	r2, [pc, #368]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800191c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191e:	f7ff fb25 	bl	8000f6c <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001926:	f7ff fb21 	bl	8000f6c <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e231      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001938:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1f0      	bne.n	8001926 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0308 	and.w	r3, r3, #8
 800194c:	2b00      	cmp	r3, #0
 800194e:	d03c      	beq.n	80019ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	695b      	ldr	r3, [r3, #20]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d01c      	beq.n	8001992 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001958:	4b4b      	ldr	r3, [pc, #300]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 800195a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800195e:	4a4a      	ldr	r2, [pc, #296]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001968:	f7ff fb00 	bl	8000f6c <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001970:	f7ff fafc 	bl	8000f6c <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e20c      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001982:	4b41      	ldr	r3, [pc, #260]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001984:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0ef      	beq.n	8001970 <HAL_RCC_OscConfig+0x3ec>
 8001990:	e01b      	b.n	80019ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001992:	4b3d      	ldr	r3, [pc, #244]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001994:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001998:	4a3b      	ldr	r2, [pc, #236]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 800199a:	f023 0301 	bic.w	r3, r3, #1
 800199e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019a2:	f7ff fae3 	bl	8000f6c <HAL_GetTick>
 80019a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019aa:	f7ff fadf 	bl	8000f6c <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e1ef      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019bc:	4b32      	ldr	r3, [pc, #200]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80019be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1ef      	bne.n	80019aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0304 	and.w	r3, r3, #4
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 80a6 	beq.w	8001b24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80019de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10d      	bne.n	8001a04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019e8:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80019ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ec:	4a26      	ldr	r2, [pc, #152]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80019ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80019f4:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 80019f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a00:	2301      	movs	r3, #1
 8001a02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a04:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <HAL_RCC_OscConfig+0x508>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d118      	bne.n	8001a42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a10:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <HAL_RCC_OscConfig+0x508>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a1d      	ldr	r2, [pc, #116]	@ (8001a8c <HAL_RCC_OscConfig+0x508>)
 8001a16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a1c:	f7ff faa6 	bl	8000f6c <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a24:	f7ff faa2 	bl	8000f6c <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e1b2      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a36:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <HAL_RCC_OscConfig+0x508>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d108      	bne.n	8001a5c <HAL_RCC_OscConfig+0x4d8>
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a50:	4a0d      	ldr	r2, [pc, #52]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a5a:	e029      	b.n	8001ab0 <HAL_RCC_OscConfig+0x52c>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	2b05      	cmp	r3, #5
 8001a62:	d115      	bne.n	8001a90 <HAL_RCC_OscConfig+0x50c>
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a6a:	4a07      	ldr	r2, [pc, #28]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a74:	4b04      	ldr	r3, [pc, #16]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a7a:	4a03      	ldr	r2, [pc, #12]	@ (8001a88 <HAL_RCC_OscConfig+0x504>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a84:	e014      	b.n	8001ab0 <HAL_RCC_OscConfig+0x52c>
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40007000 	.word	0x40007000
 8001a90:	4b9a      	ldr	r3, [pc, #616]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a96:	4a99      	ldr	r2, [pc, #612]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001a98:	f023 0301 	bic.w	r3, r3, #1
 8001a9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aa0:	4b96      	ldr	r3, [pc, #600]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa6:	4a95      	ldr	r2, [pc, #596]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
 8001aac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d016      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab8:	f7ff fa58 	bl	8000f6c <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001abe:	e00a      	b.n	8001ad6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac0:	f7ff fa54 	bl	8000f6c <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e162      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ad6:	4b89      	ldr	r3, [pc, #548]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0ed      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x53c>
 8001ae4:	e015      	b.n	8001b12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae6:	f7ff fa41 	bl	8000f6c <HAL_GetTick>
 8001aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aec:	e00a      	b.n	8001b04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aee:	f7ff fa3d 	bl	8000f6c <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e14b      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b04:	4b7d      	ldr	r3, [pc, #500]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1ed      	bne.n	8001aee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b12:	7ffb      	ldrb	r3, [r7, #31]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d105      	bne.n	8001b24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b18:	4b78      	ldr	r3, [pc, #480]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	4a77      	ldr	r2, [pc, #476]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0320 	and.w	r3, r3, #32
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d03c      	beq.n	8001baa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d01c      	beq.n	8001b72 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b38:	4b70      	ldr	r3, [pc, #448]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b3e:	4a6f      	ldr	r2, [pc, #444]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b48:	f7ff fa10 	bl	8000f6c <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b50:	f7ff fa0c 	bl	8000f6c <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e11c      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b62:	4b66      	ldr	r3, [pc, #408]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0ef      	beq.n	8001b50 <HAL_RCC_OscConfig+0x5cc>
 8001b70:	e01b      	b.n	8001baa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b72:	4b62      	ldr	r3, [pc, #392]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b78:	4a60      	ldr	r2, [pc, #384]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b7a:	f023 0301 	bic.w	r3, r3, #1
 8001b7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b82:	f7ff f9f3 	bl	8000f6c <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b8a:	f7ff f9ef 	bl	8000f6c <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e0ff      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b9c:	4b57      	ldr	r3, [pc, #348]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001b9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1ef      	bne.n	8001b8a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 80f3 	beq.w	8001d9a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	f040 80c9 	bne.w	8001d50 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001bbe:	4b4f      	ldr	r3, [pc, #316]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	f003 0203 	and.w	r2, r3, #3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d12c      	bne.n	8001c2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d123      	bne.n	8001c2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d11b      	bne.n	8001c2c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bfe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d113      	bne.n	8001c2c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c0e:	085b      	lsrs	r3, r3, #1
 8001c10:	3b01      	subs	r3, #1
 8001c12:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d109      	bne.n	8001c2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	085b      	lsrs	r3, r3, #1
 8001c24:	3b01      	subs	r3, #1
 8001c26:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d06b      	beq.n	8001d04 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	2b0c      	cmp	r3, #12
 8001c30:	d062      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001c32:	4b32      	ldr	r3, [pc, #200]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e0ac      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c42:	4b2e      	ldr	r3, [pc, #184]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a2d      	ldr	r2, [pc, #180]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001c48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c4c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c4e:	f7ff f98d 	bl	8000f6c <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c54:	e008      	b.n	8001c68 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c56:	f7ff f989 	bl	8000f6c <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e099      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c68:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1f0      	bne.n	8001c56 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c74:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <HAL_RCC_OscConfig+0x77c>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c84:	3a01      	subs	r2, #1
 8001c86:	0112      	lsls	r2, r2, #4
 8001c88:	4311      	orrs	r1, r2
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c8e:	0212      	lsls	r2, r2, #8
 8001c90:	4311      	orrs	r1, r2
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c96:	0852      	lsrs	r2, r2, #1
 8001c98:	3a01      	subs	r2, #1
 8001c9a:	0552      	lsls	r2, r2, #21
 8001c9c:	4311      	orrs	r1, r2
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ca2:	0852      	lsrs	r2, r2, #1
 8001ca4:	3a01      	subs	r2, #1
 8001ca6:	0652      	lsls	r2, r2, #25
 8001ca8:	4311      	orrs	r1, r2
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001cae:	06d2      	lsls	r2, r2, #27
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	4912      	ldr	r1, [pc, #72]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001cb8:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001cbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cc2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	4a0c      	ldr	r2, [pc, #48]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001cca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001cd0:	f7ff f94c 	bl	8000f6c <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd8:	f7ff f948 	bl	8000f6c <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e058      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cea:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d0f0      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cf6:	e050      	b.n	8001d9a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e04f      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d04:	4b27      	ldr	r3, [pc, #156]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d144      	bne.n	8001d9a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001d10:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a23      	ldr	r2, [pc, #140]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d1c:	4b21      	ldr	r3, [pc, #132]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	4a20      	ldr	r2, [pc, #128]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d28:	f7ff f920 	bl	8000f6c <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d30:	f7ff f91c 	bl	8000f6c <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e02c      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0x7ac>
 8001d4e:	e024      	b.n	8001d9a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	2b0c      	cmp	r3, #12
 8001d54:	d01f      	beq.n	8001d96 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d56:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a12      	ldr	r2, [pc, #72]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d62:	f7ff f903 	bl	8000f6c <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d68:	e008      	b.n	8001d7c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6a:	f7ff f8ff 	bl	8000f6c <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d901      	bls.n	8001d7c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e00f      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d7c:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d1f0      	bne.n	8001d6a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d8a:	68da      	ldr	r2, [r3, #12]
 8001d8c:	4905      	ldr	r1, [pc, #20]	@ (8001da4 <HAL_RCC_OscConfig+0x820>)
 8001d8e:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <HAL_RCC_OscConfig+0x824>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	60cb      	str	r3, [r1, #12]
 8001d94:	e001      	b.n	8001d9a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e000      	b.n	8001d9c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3720      	adds	r7, #32
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40021000 	.word	0x40021000
 8001da8:	feeefffc 	.word	0xfeeefffc

08001dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e0e7      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dc0:	4b75      	ldr	r3, [pc, #468]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	683a      	ldr	r2, [r7, #0]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d910      	bls.n	8001df0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dce:	4b72      	ldr	r3, [pc, #456]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f023 0207 	bic.w	r2, r3, #7
 8001dd6:	4970      	ldr	r1, [pc, #448]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dde:	4b6e      	ldr	r3, [pc, #440]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e0cf      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d010      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	4b66      	ldr	r3, [pc, #408]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d908      	bls.n	8001e1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e0c:	4b63      	ldr	r3, [pc, #396]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	4960      	ldr	r1, [pc, #384]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d04c      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	d107      	bne.n	8001e42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e32:	4b5a      	ldr	r3, [pc, #360]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d121      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e0a6      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d107      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e4a:	4b54      	ldr	r3, [pc, #336]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d115      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e09a      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d107      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e62:	4b4e      	ldr	r3, [pc, #312]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d109      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e08e      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e72:	4b4a      	ldr	r3, [pc, #296]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e086      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e82:	4b46      	ldr	r3, [pc, #280]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f023 0203 	bic.w	r2, r3, #3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	4943      	ldr	r1, [pc, #268]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e94:	f7ff f86a 	bl	8000f6c <HAL_GetTick>
 8001e98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e9a:	e00a      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9c:	f7ff f866 	bl	8000f6c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e06e      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb2:	4b3a      	ldr	r3, [pc, #232]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 020c 	and.w	r2, r3, #12
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d1eb      	bne.n	8001e9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d010      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	4b31      	ldr	r3, [pc, #196]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d208      	bcs.n	8001ef2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	492b      	ldr	r1, [pc, #172]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ef2:	4b29      	ldr	r3, [pc, #164]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d210      	bcs.n	8001f22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f00:	4b25      	ldr	r3, [pc, #148]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f023 0207 	bic.w	r2, r3, #7
 8001f08:	4923      	ldr	r1, [pc, #140]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f10:	4b21      	ldr	r3, [pc, #132]	@ (8001f98 <HAL_RCC_ClockConfig+0x1ec>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d001      	beq.n	8001f22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e036      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d008      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	4918      	ldr	r1, [pc, #96]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0308 	and.w	r3, r3, #8
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d009      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f4c:	4b13      	ldr	r3, [pc, #76]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	4910      	ldr	r1, [pc, #64]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f60:	f000 f824 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 8001f64:	4602      	mov	r2, r0
 8001f66:	4b0d      	ldr	r3, [pc, #52]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f0>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	091b      	lsrs	r3, r3, #4
 8001f6c:	f003 030f 	and.w	r3, r3, #15
 8001f70:	490b      	ldr	r1, [pc, #44]	@ (8001fa0 <HAL_RCC_ClockConfig+0x1f4>)
 8001f72:	5ccb      	ldrb	r3, [r1, r3]
 8001f74:	f003 031f 	and.w	r3, r3, #31
 8001f78:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7c:	4a09      	ldr	r2, [pc, #36]	@ (8001fa4 <HAL_RCC_ClockConfig+0x1f8>)
 8001f7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f80:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1fc>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe ffa1 	bl	8000ecc <HAL_InitTick>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f8e:	7afb      	ldrb	r3, [r7, #11]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40022000 	.word	0x40022000
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	08005550 	.word	0x08005550
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	20000004 	.word	0x20000004

08001fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b089      	sub	sp, #36	@ 0x24
 8001fb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fba:	4b3e      	ldr	r3, [pc, #248]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc4:	4b3b      	ldr	r3, [pc, #236]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d005      	beq.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x34>
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	2b0c      	cmp	r3, #12
 8001fd8:	d121      	bne.n	800201e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d11e      	bne.n	800201e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fe0:	4b34      	ldr	r3, [pc, #208]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fec:	4b31      	ldr	r3, [pc, #196]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff2:	0a1b      	lsrs	r3, r3, #8
 8001ff4:	f003 030f 	and.w	r3, r3, #15
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	e005      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ffc:	4b2d      	ldr	r3, [pc, #180]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002008:	4a2b      	ldr	r2, [pc, #172]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002010:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10d      	bne.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800201c:	e00a      	b.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	2b04      	cmp	r3, #4
 8002022:	d102      	bne.n	800202a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002024:	4b25      	ldr	r3, [pc, #148]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x110>)
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	e004      	b.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	2b08      	cmp	r3, #8
 800202e:	d101      	bne.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002030:	4b23      	ldr	r3, [pc, #140]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002032:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	2b0c      	cmp	r3, #12
 8002038:	d134      	bne.n	80020a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800203a:	4b1e      	ldr	r3, [pc, #120]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d003      	beq.n	8002052 <HAL_RCC_GetSysClockFreq+0xa6>
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d003      	beq.n	8002058 <HAL_RCC_GetSysClockFreq+0xac>
 8002050:	e005      	b.n	800205e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002052:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x110>)
 8002054:	617b      	str	r3, [r7, #20]
      break;
 8002056:	e005      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002058:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800205a:	617b      	str	r3, [r7, #20]
      break;
 800205c:	e002      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	617b      	str	r3, [r7, #20]
      break;
 8002062:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002064:	4b13      	ldr	r3, [pc, #76]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	091b      	lsrs	r3, r3, #4
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	3301      	adds	r3, #1
 8002070:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002072:	4b10      	ldr	r3, [pc, #64]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	fb03 f202 	mul.w	r2, r3, r2
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	fbb2 f3f3 	udiv	r3, r2, r3
 8002088:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800208a:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	0e5b      	lsrs	r3, r3, #25
 8002090:	f003 0303 	and.w	r3, r3, #3
 8002094:	3301      	adds	r3, #1
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020a4:	69bb      	ldr	r3, [r7, #24]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3724      	adds	r7, #36	@ 0x24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	40021000 	.word	0x40021000
 80020b8:	08005568 	.word	0x08005568
 80020bc:	00f42400 	.word	0x00f42400
 80020c0:	007a1200 	.word	0x007a1200

080020c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c8:	4b03      	ldr	r3, [pc, #12]	@ (80020d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000000 	.word	0x20000000

080020dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020e0:	f7ff fff0 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 80020e4:	4602      	mov	r2, r0
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	0a1b      	lsrs	r3, r3, #8
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	4904      	ldr	r1, [pc, #16]	@ (8002104 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020f2:	5ccb      	ldrb	r3, [r1, r3]
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000
 8002104:	08005560 	.word	0x08005560

08002108 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800210c:	f7ff ffda 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 8002110:	4602      	mov	r2, r0
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	0adb      	lsrs	r3, r3, #11
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	4904      	ldr	r1, [pc, #16]	@ (8002130 <HAL_RCC_GetPCLK2Freq+0x28>)
 800211e:	5ccb      	ldrb	r3, [r1, r3]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	08005560 	.word	0x08005560

08002134 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002140:	4b2a      	ldr	r3, [pc, #168]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800214c:	f7ff f9b6 	bl	80014bc <HAL_PWREx_GetVoltageRange>
 8002150:	6178      	str	r0, [r7, #20]
 8002152:	e014      	b.n	800217e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002154:	4b25      	ldr	r3, [pc, #148]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002158:	4a24      	ldr	r2, [pc, #144]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800215a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002160:	4b22      	ldr	r3, [pc, #136]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800216c:	f7ff f9a6 	bl	80014bc <HAL_PWREx_GetVoltageRange>
 8002170:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002172:	4b1e      	ldr	r3, [pc, #120]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	4a1d      	ldr	r2, [pc, #116]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002178:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800217c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002184:	d10b      	bne.n	800219e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b80      	cmp	r3, #128	@ 0x80
 800218a:	d919      	bls.n	80021c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002190:	d902      	bls.n	8002198 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002192:	2302      	movs	r3, #2
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	e013      	b.n	80021c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002198:	2301      	movs	r3, #1
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	e010      	b.n	80021c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2b80      	cmp	r3, #128	@ 0x80
 80021a2:	d902      	bls.n	80021aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80021a4:	2303      	movs	r3, #3
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	e00a      	b.n	80021c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b80      	cmp	r3, #128	@ 0x80
 80021ae:	d102      	bne.n	80021b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021b0:	2302      	movs	r3, #2
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	e004      	b.n	80021c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b70      	cmp	r3, #112	@ 0x70
 80021ba:	d101      	bne.n	80021c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021bc:	2301      	movs	r3, #1
 80021be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80021c0:	4b0b      	ldr	r3, [pc, #44]	@ (80021f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f023 0207 	bic.w	r2, r3, #7
 80021c8:	4909      	ldr	r1, [pc, #36]	@ (80021f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80021d0:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0307 	and.w	r3, r3, #7
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d001      	beq.n	80021e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e000      	b.n	80021e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40022000 	.word	0x40022000

080021f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021fc:	2300      	movs	r3, #0
 80021fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002200:	2300      	movs	r3, #0
 8002202:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800220c:	2b00      	cmp	r3, #0
 800220e:	d031      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002214:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002218:	d01a      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800221a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800221e:	d814      	bhi.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002220:	2b00      	cmp	r3, #0
 8002222:	d009      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002224:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002228:	d10f      	bne.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800222a:	4b5d      	ldr	r3, [pc, #372]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	4a5c      	ldr	r2, [pc, #368]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002234:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002236:	e00c      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3304      	adds	r3, #4
 800223c:	2100      	movs	r1, #0
 800223e:	4618      	mov	r0, r3
 8002240:	f000 f9de 	bl	8002600 <RCCEx_PLLSAI1_Config>
 8002244:	4603      	mov	r3, r0
 8002246:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002248:	e003      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	74fb      	strb	r3, [r7, #19]
      break;
 800224e:	e000      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002250:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002252:	7cfb      	ldrb	r3, [r7, #19]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10b      	bne.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002258:	4b51      	ldr	r3, [pc, #324]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800225a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002266:	494e      	ldr	r1, [pc, #312]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002268:	4313      	orrs	r3, r2
 800226a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800226e:	e001      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002270:	7cfb      	ldrb	r3, [r7, #19]
 8002272:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 809e 	beq.w	80023be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002282:	2300      	movs	r3, #0
 8002284:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002286:	4b46      	ldr	r3, [pc, #280]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800228a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002296:	2300      	movs	r3, #0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d00d      	beq.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800229c:	4b40      	ldr	r3, [pc, #256]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800229e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a0:	4a3f      	ldr	r2, [pc, #252]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80022a8:	4b3d      	ldr	r3, [pc, #244]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022b4:	2301      	movs	r3, #1
 80022b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022b8:	4b3a      	ldr	r3, [pc, #232]	@ (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a39      	ldr	r2, [pc, #228]	@ (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80022be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022c4:	f7fe fe52 	bl	8000f6c <HAL_GetTick>
 80022c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022ca:	e009      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022cc:	f7fe fe4e 	bl	8000f6c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d902      	bls.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	74fb      	strb	r3, [r7, #19]
        break;
 80022de:	e005      	b.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022e0:	4b30      	ldr	r3, [pc, #192]	@ (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0ef      	beq.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80022ec:	7cfb      	ldrb	r3, [r7, #19]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d15a      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022f2:	4b2b      	ldr	r3, [pc, #172]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d01e      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	429a      	cmp	r2, r3
 800230c:	d019      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800230e:	4b24      	ldr	r3, [pc, #144]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002314:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002318:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800231a:	4b21      	ldr	r3, [pc, #132]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800231c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002320:	4a1f      	ldr	r2, [pc, #124]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002326:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800232a:	4b1d      	ldr	r3, [pc, #116]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800232c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002330:	4a1b      	ldr	r2, [pc, #108]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002336:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800233a:	4a19      	ldr	r2, [pc, #100]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	2b00      	cmp	r3, #0
 800234a:	d016      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234c:	f7fe fe0e 	bl	8000f6c <HAL_GetTick>
 8002350:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002352:	e00b      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002354:	f7fe fe0a 	bl	8000f6c <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002362:	4293      	cmp	r3, r2
 8002364:	d902      	bls.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	74fb      	strb	r3, [r7, #19]
            break;
 800236a:	e006      	b.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800236c:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800236e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0ec      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800237a:	7cfb      	ldrb	r3, [r7, #19]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d10b      	bne.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002380:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002386:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800238e:	4904      	ldr	r1, [pc, #16]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002396:	e009      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002398:	7cfb      	ldrb	r3, [r7, #19]
 800239a:	74bb      	strb	r3, [r7, #18]
 800239c:	e006      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023a8:	7cfb      	ldrb	r3, [r7, #19]
 80023aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023ac:	7c7b      	ldrb	r3, [r7, #17]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d105      	bne.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b2:	4b8a      	ldr	r3, [pc, #552]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b6:	4a89      	ldr	r2, [pc, #548]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00a      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023ca:	4b84      	ldr	r3, [pc, #528]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d0:	f023 0203 	bic.w	r2, r3, #3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	4980      	ldr	r1, [pc, #512]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00a      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023ec:	4b7b      	ldr	r3, [pc, #492]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f2:	f023 020c 	bic.w	r2, r3, #12
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fa:	4978      	ldr	r1, [pc, #480]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0320 	and.w	r3, r3, #32
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00a      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800240e:	4b73      	ldr	r3, [pc, #460]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002414:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241c:	496f      	ldr	r1, [pc, #444]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00a      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002430:	4b6a      	ldr	r3, [pc, #424]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002436:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800243e:	4967      	ldr	r1, [pc, #412]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002452:	4b62      	ldr	r3, [pc, #392]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002458:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002460:	495e      	ldr	r1, [pc, #376]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002474:	4b59      	ldr	r3, [pc, #356]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800247a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002482:	4956      	ldr	r1, [pc, #344]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002496:	4b51      	ldr	r3, [pc, #324]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a4:	494d      	ldr	r1, [pc, #308]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d028      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024b8:	4b48      	ldr	r3, [pc, #288]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c6:	4945      	ldr	r1, [pc, #276]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024d6:	d106      	bne.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024d8:	4b40      	ldr	r3, [pc, #256]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	4a3f      	ldr	r2, [pc, #252]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024e2:	60d3      	str	r3, [r2, #12]
 80024e4:	e011      	b.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024ee:	d10c      	bne.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3304      	adds	r3, #4
 80024f4:	2101      	movs	r1, #1
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f882 	bl	8002600 <RCCEx_PLLSAI1_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002500:	7cfb      	ldrb	r3, [r7, #19]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002506:	7cfb      	ldrb	r3, [r7, #19]
 8002508:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d028      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002516:	4b31      	ldr	r3, [pc, #196]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800251c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002524:	492d      	ldr	r1, [pc, #180]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002526:	4313      	orrs	r3, r2
 8002528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002534:	d106      	bne.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002536:	4b29      	ldr	r3, [pc, #164]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	4a28      	ldr	r2, [pc, #160]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800253c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002540:	60d3      	str	r3, [r2, #12]
 8002542:	e011      	b.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002548:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800254c:	d10c      	bne.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3304      	adds	r3, #4
 8002552:	2101      	movs	r1, #1
 8002554:	4618      	mov	r0, r3
 8002556:	f000 f853 	bl	8002600 <RCCEx_PLLSAI1_Config>
 800255a:	4603      	mov	r3, r0
 800255c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800255e:	7cfb      	ldrb	r3, [r7, #19]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002564:	7cfb      	ldrb	r3, [r7, #19]
 8002566:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d01c      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002574:	4b19      	ldr	r3, [pc, #100]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800257a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002582:	4916      	ldr	r1, [pc, #88]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002584:	4313      	orrs	r3, r2
 8002586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800258e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002592:	d10c      	bne.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3304      	adds	r3, #4
 8002598:	2102      	movs	r1, #2
 800259a:	4618      	mov	r0, r3
 800259c:	f000 f830 	bl	8002600 <RCCEx_PLLSAI1_Config>
 80025a0:	4603      	mov	r3, r0
 80025a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025a4:	7cfb      	ldrb	r3, [r7, #19]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80025aa:	7cfb      	ldrb	r3, [r7, #19]
 80025ac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00a      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80025ba:	4b08      	ldr	r3, [pc, #32]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c8:	4904      	ldr	r1, [pc, #16]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80025d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40021000 	.word	0x40021000

080025e0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80025e4:	4b05      	ldr	r3, [pc, #20]	@ (80025fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80025ea:	f043 0304 	orr.w	r3, r3, #4
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000

08002600 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800260e:	4b74      	ldr	r3, [pc, #464]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d018      	beq.n	800264c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800261a:	4b71      	ldr	r3, [pc, #452]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f003 0203 	and.w	r2, r3, #3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d10d      	bne.n	8002646 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
       ||
 800262e:	2b00      	cmp	r3, #0
 8002630:	d009      	beq.n	8002646 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002632:	4b6b      	ldr	r3, [pc, #428]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	091b      	lsrs	r3, r3, #4
 8002638:	f003 0307 	and.w	r3, r3, #7
 800263c:	1c5a      	adds	r2, r3, #1
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
       ||
 8002642:	429a      	cmp	r2, r3
 8002644:	d047      	beq.n	80026d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	73fb      	strb	r3, [r7, #15]
 800264a:	e044      	b.n	80026d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b03      	cmp	r3, #3
 8002652:	d018      	beq.n	8002686 <RCCEx_PLLSAI1_Config+0x86>
 8002654:	2b03      	cmp	r3, #3
 8002656:	d825      	bhi.n	80026a4 <RCCEx_PLLSAI1_Config+0xa4>
 8002658:	2b01      	cmp	r3, #1
 800265a:	d002      	beq.n	8002662 <RCCEx_PLLSAI1_Config+0x62>
 800265c:	2b02      	cmp	r3, #2
 800265e:	d009      	beq.n	8002674 <RCCEx_PLLSAI1_Config+0x74>
 8002660:	e020      	b.n	80026a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002662:	4b5f      	ldr	r3, [pc, #380]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d11d      	bne.n	80026aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002672:	e01a      	b.n	80026aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002674:	4b5a      	ldr	r3, [pc, #360]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800267c:	2b00      	cmp	r3, #0
 800267e:	d116      	bne.n	80026ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002684:	e013      	b.n	80026ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002686:	4b56      	ldr	r3, [pc, #344]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10f      	bne.n	80026b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002692:	4b53      	ldr	r3, [pc, #332]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80026a2:	e006      	b.n	80026b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
      break;
 80026a8:	e004      	b.n	80026b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026aa:	bf00      	nop
 80026ac:	e002      	b.n	80026b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026ae:	bf00      	nop
 80026b0:	e000      	b.n	80026b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10d      	bne.n	80026d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80026ba:	4b49      	ldr	r3, [pc, #292]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6819      	ldr	r1, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	430b      	orrs	r3, r1
 80026d0:	4943      	ldr	r1, [pc, #268]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d17c      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026dc:	4b40      	ldr	r3, [pc, #256]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a3f      	ldr	r2, [pc, #252]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026e8:	f7fe fc40 	bl	8000f6c <HAL_GetTick>
 80026ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026ee:	e009      	b.n	8002704 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026f0:	f7fe fc3c 	bl	8000f6c <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d902      	bls.n	8002704 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	73fb      	strb	r3, [r7, #15]
        break;
 8002702:	e005      	b.n	8002710 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002704:	4b36      	ldr	r3, [pc, #216]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1ef      	bne.n	80026f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002710:	7bfb      	ldrb	r3, [r7, #15]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d15f      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d110      	bne.n	800273e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800271c:	4b30      	ldr	r3, [pc, #192]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002724:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	6892      	ldr	r2, [r2, #8]
 800272c:	0211      	lsls	r1, r2, #8
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68d2      	ldr	r2, [r2, #12]
 8002732:	06d2      	lsls	r2, r2, #27
 8002734:	430a      	orrs	r2, r1
 8002736:	492a      	ldr	r1, [pc, #168]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002738:	4313      	orrs	r3, r2
 800273a:	610b      	str	r3, [r1, #16]
 800273c:	e027      	b.n	800278e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d112      	bne.n	800276a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002744:	4b26      	ldr	r3, [pc, #152]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800274c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6892      	ldr	r2, [r2, #8]
 8002754:	0211      	lsls	r1, r2, #8
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	6912      	ldr	r2, [r2, #16]
 800275a:	0852      	lsrs	r2, r2, #1
 800275c:	3a01      	subs	r2, #1
 800275e:	0552      	lsls	r2, r2, #21
 8002760:	430a      	orrs	r2, r1
 8002762:	491f      	ldr	r1, [pc, #124]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002764:	4313      	orrs	r3, r2
 8002766:	610b      	str	r3, [r1, #16]
 8002768:	e011      	b.n	800278e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800276a:	4b1d      	ldr	r3, [pc, #116]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002772:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6892      	ldr	r2, [r2, #8]
 800277a:	0211      	lsls	r1, r2, #8
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6952      	ldr	r2, [r2, #20]
 8002780:	0852      	lsrs	r2, r2, #1
 8002782:	3a01      	subs	r2, #1
 8002784:	0652      	lsls	r2, r2, #25
 8002786:	430a      	orrs	r2, r1
 8002788:	4915      	ldr	r1, [pc, #84]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800278a:	4313      	orrs	r3, r2
 800278c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800278e:	4b14      	ldr	r3, [pc, #80]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a13      	ldr	r2, [pc, #76]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002794:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002798:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279a:	f7fe fbe7 	bl	8000f6c <HAL_GetTick>
 800279e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027a0:	e009      	b.n	80027b6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027a2:	f7fe fbe3 	bl	8000f6c <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d902      	bls.n	80027b6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	73fb      	strb	r3, [r7, #15]
          break;
 80027b4:	e005      	b.n	80027c2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027b6:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0ef      	beq.n	80027a2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d106      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027c8:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	4903      	ldr	r1, [pc, #12]	@ (80027e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3710      	adds	r7, #16
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40021000 	.word	0x40021000

080027e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e049      	b.n	800288a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d106      	bne.n	8002810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7fe f988 	bl	8000b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3304      	adds	r3, #4
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f000 fb52 	bl	8002ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e049      	b.n	8002938 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d106      	bne.n	80028be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f841 	bl	8002940 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2202      	movs	r2, #2
 80028c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3304      	adds	r3, #4
 80028ce:	4619      	mov	r1, r3
 80028d0:	4610      	mov	r0, r2
 80028d2:	f000 fafb 	bl	8002ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d109      	bne.n	8002978 <HAL_TIM_PWM_Start+0x24>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b01      	cmp	r3, #1
 800296e:	bf14      	ite	ne
 8002970:	2301      	movne	r3, #1
 8002972:	2300      	moveq	r3, #0
 8002974:	b2db      	uxtb	r3, r3
 8002976:	e03c      	b.n	80029f2 <HAL_TIM_PWM_Start+0x9e>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	2b04      	cmp	r3, #4
 800297c:	d109      	bne.n	8002992 <HAL_TIM_PWM_Start+0x3e>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b01      	cmp	r3, #1
 8002988:	bf14      	ite	ne
 800298a:	2301      	movne	r3, #1
 800298c:	2300      	moveq	r3, #0
 800298e:	b2db      	uxtb	r3, r3
 8002990:	e02f      	b.n	80029f2 <HAL_TIM_PWM_Start+0x9e>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b08      	cmp	r3, #8
 8002996:	d109      	bne.n	80029ac <HAL_TIM_PWM_Start+0x58>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	bf14      	ite	ne
 80029a4:	2301      	movne	r3, #1
 80029a6:	2300      	moveq	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e022      	b.n	80029f2 <HAL_TIM_PWM_Start+0x9e>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	2b0c      	cmp	r3, #12
 80029b0:	d109      	bne.n	80029c6 <HAL_TIM_PWM_Start+0x72>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	bf14      	ite	ne
 80029be:	2301      	movne	r3, #1
 80029c0:	2300      	moveq	r3, #0
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	e015      	b.n	80029f2 <HAL_TIM_PWM_Start+0x9e>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b10      	cmp	r3, #16
 80029ca:	d109      	bne.n	80029e0 <HAL_TIM_PWM_Start+0x8c>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	bf14      	ite	ne
 80029d8:	2301      	movne	r3, #1
 80029da:	2300      	moveq	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	e008      	b.n	80029f2 <HAL_TIM_PWM_Start+0x9e>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	bf14      	ite	ne
 80029ec:	2301      	movne	r3, #1
 80029ee:	2300      	moveq	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e07e      	b.n	8002af8 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d104      	bne.n	8002a0a <HAL_TIM_PWM_Start+0xb6>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a08:	e023      	b.n	8002a52 <HAL_TIM_PWM_Start+0xfe>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	d104      	bne.n	8002a1a <HAL_TIM_PWM_Start+0xc6>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2202      	movs	r2, #2
 8002a14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a18:	e01b      	b.n	8002a52 <HAL_TIM_PWM_Start+0xfe>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	2b08      	cmp	r3, #8
 8002a1e:	d104      	bne.n	8002a2a <HAL_TIM_PWM_Start+0xd6>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2202      	movs	r2, #2
 8002a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a28:	e013      	b.n	8002a52 <HAL_TIM_PWM_Start+0xfe>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b0c      	cmp	r3, #12
 8002a2e:	d104      	bne.n	8002a3a <HAL_TIM_PWM_Start+0xe6>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2202      	movs	r2, #2
 8002a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002a38:	e00b      	b.n	8002a52 <HAL_TIM_PWM_Start+0xfe>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	2b10      	cmp	r3, #16
 8002a3e:	d104      	bne.n	8002a4a <HAL_TIM_PWM_Start+0xf6>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2202      	movs	r2, #2
 8002a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a48:	e003      	b.n	8002a52 <HAL_TIM_PWM_Start+0xfe>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2201      	movs	r2, #1
 8002a58:	6839      	ldr	r1, [r7, #0]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 fdbe 	bl	80035dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a26      	ldr	r2, [pc, #152]	@ (8002b00 <HAL_TIM_PWM_Start+0x1ac>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d009      	beq.n	8002a7e <HAL_TIM_PWM_Start+0x12a>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a25      	ldr	r2, [pc, #148]	@ (8002b04 <HAL_TIM_PWM_Start+0x1b0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d004      	beq.n	8002a7e <HAL_TIM_PWM_Start+0x12a>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a23      	ldr	r2, [pc, #140]	@ (8002b08 <HAL_TIM_PWM_Start+0x1b4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d101      	bne.n	8002a82 <HAL_TIM_PWM_Start+0x12e>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <HAL_TIM_PWM_Start+0x130>
 8002a82:	2300      	movs	r3, #0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d007      	beq.n	8002a98 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a18      	ldr	r2, [pc, #96]	@ (8002b00 <HAL_TIM_PWM_Start+0x1ac>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d009      	beq.n	8002ab6 <HAL_TIM_PWM_Start+0x162>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aaa:	d004      	beq.n	8002ab6 <HAL_TIM_PWM_Start+0x162>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a14      	ldr	r2, [pc, #80]	@ (8002b04 <HAL_TIM_PWM_Start+0x1b0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d115      	bne.n	8002ae2 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	4b13      	ldr	r3, [pc, #76]	@ (8002b0c <HAL_TIM_PWM_Start+0x1b8>)
 8002abe:	4013      	ands	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2b06      	cmp	r3, #6
 8002ac6:	d015      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x1a0>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ace:	d011      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ae0:	e008      	b.n	8002af4 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f042 0201 	orr.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	e000      	b.n	8002af6 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002af4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40012c00 	.word	0x40012c00
 8002b04:	40014000 	.word	0x40014000
 8002b08:	40014400 	.word	0x40014400
 8002b0c:	00010007 	.word	0x00010007

08002b10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d101      	bne.n	8002b2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e0ff      	b.n	8002d2e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b14      	cmp	r3, #20
 8002b3a:	f200 80f0 	bhi.w	8002d1e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b44:	08002b99 	.word	0x08002b99
 8002b48:	08002d1f 	.word	0x08002d1f
 8002b4c:	08002d1f 	.word	0x08002d1f
 8002b50:	08002d1f 	.word	0x08002d1f
 8002b54:	08002bd9 	.word	0x08002bd9
 8002b58:	08002d1f 	.word	0x08002d1f
 8002b5c:	08002d1f 	.word	0x08002d1f
 8002b60:	08002d1f 	.word	0x08002d1f
 8002b64:	08002c1b 	.word	0x08002c1b
 8002b68:	08002d1f 	.word	0x08002d1f
 8002b6c:	08002d1f 	.word	0x08002d1f
 8002b70:	08002d1f 	.word	0x08002d1f
 8002b74:	08002c5b 	.word	0x08002c5b
 8002b78:	08002d1f 	.word	0x08002d1f
 8002b7c:	08002d1f 	.word	0x08002d1f
 8002b80:	08002d1f 	.word	0x08002d1f
 8002b84:	08002c9d 	.word	0x08002c9d
 8002b88:	08002d1f 	.word	0x08002d1f
 8002b8c:	08002d1f 	.word	0x08002d1f
 8002b90:	08002d1f 	.word	0x08002d1f
 8002b94:	08002cdd 	.word	0x08002cdd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f000 fa04 	bl	8002fac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699a      	ldr	r2, [r3, #24]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0208 	orr.w	r2, r2, #8
 8002bb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699a      	ldr	r2, [r3, #24]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0204 	bic.w	r2, r2, #4
 8002bc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6999      	ldr	r1, [r3, #24]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	691a      	ldr	r2, [r3, #16]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	619a      	str	r2, [r3, #24]
      break;
 8002bd6:	e0a5      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fa60 	bl	80030a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	699a      	ldr	r2, [r3, #24]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6999      	ldr	r1, [r3, #24]
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	021a      	lsls	r2, r3, #8
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	619a      	str	r2, [r3, #24]
      break;
 8002c18:	e084      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68b9      	ldr	r1, [r7, #8]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f000 fab9 	bl	8003198 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	69da      	ldr	r2, [r3, #28]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f042 0208 	orr.w	r2, r2, #8
 8002c34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	69da      	ldr	r2, [r3, #28]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0204 	bic.w	r2, r2, #4
 8002c44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	69d9      	ldr	r1, [r3, #28]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	61da      	str	r2, [r3, #28]
      break;
 8002c58:	e064      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68b9      	ldr	r1, [r7, #8]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 fb11 	bl	8003288 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	69da      	ldr	r2, [r3, #28]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69da      	ldr	r2, [r3, #28]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	69d9      	ldr	r1, [r3, #28]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	021a      	lsls	r2, r3, #8
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	61da      	str	r2, [r3, #28]
      break;
 8002c9a:	e043      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 fb4e 	bl	8003344 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0208 	orr.w	r2, r2, #8
 8002cb6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0204 	bic.w	r2, r2, #4
 8002cc6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002cda:	e023      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fb86 	bl	80033f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cf6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d06:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	021a      	lsls	r2, r3, #8
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002d1c:	e002      	b.n	8002d24 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	75fb      	strb	r3, [r7, #23]
      break;
 8002d22:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop

08002d38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_TIM_ConfigClockSource+0x1c>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e0b6      	b.n	8002ec2 <HAL_TIM_ConfigClockSource+0x18a>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d90:	d03e      	beq.n	8002e10 <HAL_TIM_ConfigClockSource+0xd8>
 8002d92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d96:	f200 8087 	bhi.w	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002d9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d9e:	f000 8086 	beq.w	8002eae <HAL_TIM_ConfigClockSource+0x176>
 8002da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002da6:	d87f      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002da8:	2b70      	cmp	r3, #112	@ 0x70
 8002daa:	d01a      	beq.n	8002de2 <HAL_TIM_ConfigClockSource+0xaa>
 8002dac:	2b70      	cmp	r3, #112	@ 0x70
 8002dae:	d87b      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002db0:	2b60      	cmp	r3, #96	@ 0x60
 8002db2:	d050      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0x11e>
 8002db4:	2b60      	cmp	r3, #96	@ 0x60
 8002db6:	d877      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002db8:	2b50      	cmp	r3, #80	@ 0x50
 8002dba:	d03c      	beq.n	8002e36 <HAL_TIM_ConfigClockSource+0xfe>
 8002dbc:	2b50      	cmp	r3, #80	@ 0x50
 8002dbe:	d873      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002dc0:	2b40      	cmp	r3, #64	@ 0x40
 8002dc2:	d058      	beq.n	8002e76 <HAL_TIM_ConfigClockSource+0x13e>
 8002dc4:	2b40      	cmp	r3, #64	@ 0x40
 8002dc6:	d86f      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002dc8:	2b30      	cmp	r3, #48	@ 0x30
 8002dca:	d064      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x15e>
 8002dcc:	2b30      	cmp	r3, #48	@ 0x30
 8002dce:	d86b      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	d060      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x15e>
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d867      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d05c      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x15e>
 8002ddc:	2b10      	cmp	r3, #16
 8002dde:	d05a      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x15e>
 8002de0:	e062      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002df2:	f000 fbd3 	bl	800359c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	609a      	str	r2, [r3, #8]
      break;
 8002e0e:	e04f      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e20:	f000 fbbc 	bl	800359c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e32:	609a      	str	r2, [r3, #8]
      break;
 8002e34:	e03c      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e42:	461a      	mov	r2, r3
 8002e44:	f000 fb30 	bl	80034a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2150      	movs	r1, #80	@ 0x50
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 fb89 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8002e54:	e02c      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e62:	461a      	mov	r2, r3
 8002e64:	f000 fb4f 	bl	8003506 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2160      	movs	r1, #96	@ 0x60
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f000 fb79 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8002e74:	e01c      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e82:	461a      	mov	r2, r3
 8002e84:	f000 fb10 	bl	80034a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2140      	movs	r1, #64	@ 0x40
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fb69 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8002e94:	e00c      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	f000 fb60 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8002ea6:	e003      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002eac:	e000      	b.n	8002eb0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002eae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a30      	ldr	r2, [pc, #192]	@ (8002fa0 <TIM_Base_SetConfig+0xd4>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d003      	beq.n	8002eec <TIM_Base_SetConfig+0x20>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eea:	d108      	bne.n	8002efe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ef2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a27      	ldr	r2, [pc, #156]	@ (8002fa0 <TIM_Base_SetConfig+0xd4>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00b      	beq.n	8002f1e <TIM_Base_SetConfig+0x52>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f0c:	d007      	beq.n	8002f1e <TIM_Base_SetConfig+0x52>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a24      	ldr	r2, [pc, #144]	@ (8002fa4 <TIM_Base_SetConfig+0xd8>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d003      	beq.n	8002f1e <TIM_Base_SetConfig+0x52>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a23      	ldr	r2, [pc, #140]	@ (8002fa8 <TIM_Base_SetConfig+0xdc>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d108      	bne.n	8002f30 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a12      	ldr	r2, [pc, #72]	@ (8002fa0 <TIM_Base_SetConfig+0xd4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d007      	beq.n	8002f6c <TIM_Base_SetConfig+0xa0>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a11      	ldr	r2, [pc, #68]	@ (8002fa4 <TIM_Base_SetConfig+0xd8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d003      	beq.n	8002f6c <TIM_Base_SetConfig+0xa0>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a10      	ldr	r2, [pc, #64]	@ (8002fa8 <TIM_Base_SetConfig+0xdc>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d103      	bne.n	8002f74 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d105      	bne.n	8002f92 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	f023 0201 	bic.w	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	611a      	str	r2, [r3, #16]
  }
}
 8002f92:	bf00      	nop
 8002f94:	3714      	adds	r7, #20
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	40012c00 	.word	0x40012c00
 8002fa4:	40014000 	.word	0x40014000
 8002fa8:	40014400 	.word	0x40014400

08002fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b087      	sub	sp, #28
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	f023 0201 	bic.w	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f023 0303 	bic.w	r3, r3, #3
 8002fe6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f023 0302 	bic.w	r3, r3, #2
 8002ff8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a24      	ldr	r2, [pc, #144]	@ (8003098 <TIM_OC1_SetConfig+0xec>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d007      	beq.n	800301c <TIM_OC1_SetConfig+0x70>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a23      	ldr	r2, [pc, #140]	@ (800309c <TIM_OC1_SetConfig+0xf0>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d003      	beq.n	800301c <TIM_OC1_SetConfig+0x70>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a22      	ldr	r2, [pc, #136]	@ (80030a0 <TIM_OC1_SetConfig+0xf4>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d10c      	bne.n	8003036 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	f023 0308 	bic.w	r3, r3, #8
 8003022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	4313      	orrs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f023 0304 	bic.w	r3, r3, #4
 8003034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a17      	ldr	r2, [pc, #92]	@ (8003098 <TIM_OC1_SetConfig+0xec>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d007      	beq.n	800304e <TIM_OC1_SetConfig+0xa2>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a16      	ldr	r2, [pc, #88]	@ (800309c <TIM_OC1_SetConfig+0xf0>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d003      	beq.n	800304e <TIM_OC1_SetConfig+0xa2>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a15      	ldr	r2, [pc, #84]	@ (80030a0 <TIM_OC1_SetConfig+0xf4>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d111      	bne.n	8003072 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003054:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800305c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	4313      	orrs	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	621a      	str	r2, [r3, #32]
}
 800308c:	bf00      	nop
 800308e:	371c      	adds	r7, #28
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	40012c00 	.word	0x40012c00
 800309c:	40014000 	.word	0x40014000
 80030a0:	40014400 	.word	0x40014400

080030a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	f023 0210 	bic.w	r2, r3, #16
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	021b      	lsls	r3, r3, #8
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f023 0320 	bic.w	r3, r3, #32
 80030f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	697a      	ldr	r2, [r7, #20]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a22      	ldr	r2, [pc, #136]	@ (800318c <TIM_OC2_SetConfig+0xe8>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d10d      	bne.n	8003124 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800310e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003122:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a19      	ldr	r2, [pc, #100]	@ (800318c <TIM_OC2_SetConfig+0xe8>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d007      	beq.n	800313c <TIM_OC2_SetConfig+0x98>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a18      	ldr	r2, [pc, #96]	@ (8003190 <TIM_OC2_SetConfig+0xec>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d003      	beq.n	800313c <TIM_OC2_SetConfig+0x98>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a17      	ldr	r2, [pc, #92]	@ (8003194 <TIM_OC2_SetConfig+0xf0>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d113      	bne.n	8003164 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003142:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800314a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	4313      	orrs	r3, r2
 8003156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	621a      	str	r2, [r3, #32]
}
 800317e:	bf00      	nop
 8003180:	371c      	adds	r7, #28
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40012c00 	.word	0x40012c00
 8003190:	40014000 	.word	0x40014000
 8003194:	40014400 	.word	0x40014400

08003198 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003198:	b480      	push	{r7}
 800319a:	b087      	sub	sp, #28
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f023 0303 	bic.w	r3, r3, #3
 80031d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	021b      	lsls	r3, r3, #8
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a21      	ldr	r2, [pc, #132]	@ (800327c <TIM_OC3_SetConfig+0xe4>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d10d      	bne.n	8003216 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	021b      	lsls	r3, r3, #8
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	4313      	orrs	r3, r2
 800320c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a18      	ldr	r2, [pc, #96]	@ (800327c <TIM_OC3_SetConfig+0xe4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d007      	beq.n	800322e <TIM_OC3_SetConfig+0x96>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a17      	ldr	r2, [pc, #92]	@ (8003280 <TIM_OC3_SetConfig+0xe8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d003      	beq.n	800322e <TIM_OC3_SetConfig+0x96>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a16      	ldr	r2, [pc, #88]	@ (8003284 <TIM_OC3_SetConfig+0xec>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d113      	bne.n	8003256 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003234:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800323c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	4313      	orrs	r3, r2
 8003248:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	4313      	orrs	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	621a      	str	r2, [r3, #32]
}
 8003270:	bf00      	nop
 8003272:	371c      	adds	r7, #28
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	40012c00 	.word	0x40012c00
 8003280:	40014000 	.word	0x40014000
 8003284:	40014400 	.word	0x40014400

08003288 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	021b      	lsls	r3, r3, #8
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	031b      	lsls	r3, r3, #12
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a14      	ldr	r2, [pc, #80]	@ (8003338 <TIM_OC4_SetConfig+0xb0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d007      	beq.n	80032fc <TIM_OC4_SetConfig+0x74>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a13      	ldr	r2, [pc, #76]	@ (800333c <TIM_OC4_SetConfig+0xb4>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d003      	beq.n	80032fc <TIM_OC4_SetConfig+0x74>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a12      	ldr	r2, [pc, #72]	@ (8003340 <TIM_OC4_SetConfig+0xb8>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d109      	bne.n	8003310 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003302:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	695b      	ldr	r3, [r3, #20]
 8003308:	019b      	lsls	r3, r3, #6
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	621a      	str	r2, [r3, #32]
}
 800332a:	bf00      	nop
 800332c:	371c      	adds	r7, #28
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40012c00 	.word	0x40012c00
 800333c:	40014000 	.word	0x40014000
 8003340:	40014400 	.word	0x40014400

08003344 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003388:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	041b      	lsls	r3, r3, #16
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4313      	orrs	r3, r2
 8003394:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a13      	ldr	r2, [pc, #76]	@ (80033e8 <TIM_OC5_SetConfig+0xa4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d007      	beq.n	80033ae <TIM_OC5_SetConfig+0x6a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a12      	ldr	r2, [pc, #72]	@ (80033ec <TIM_OC5_SetConfig+0xa8>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d003      	beq.n	80033ae <TIM_OC5_SetConfig+0x6a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a11      	ldr	r2, [pc, #68]	@ (80033f0 <TIM_OC5_SetConfig+0xac>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d109      	bne.n	80033c2 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	4313      	orrs	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	621a      	str	r2, [r3, #32]
}
 80033dc:	bf00      	nop
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	40012c00 	.word	0x40012c00
 80033ec:	40014000 	.word	0x40014000
 80033f0:	40014400 	.word	0x40014400

080033f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b087      	sub	sp, #28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800343a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	051b      	lsls	r3, r3, #20
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a14      	ldr	r2, [pc, #80]	@ (800349c <TIM_OC6_SetConfig+0xa8>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d007      	beq.n	8003460 <TIM_OC6_SetConfig+0x6c>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a13      	ldr	r2, [pc, #76]	@ (80034a0 <TIM_OC6_SetConfig+0xac>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d003      	beq.n	8003460 <TIM_OC6_SetConfig+0x6c>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a12      	ldr	r2, [pc, #72]	@ (80034a4 <TIM_OC6_SetConfig+0xb0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d109      	bne.n	8003474 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003466:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	029b      	lsls	r3, r3, #10
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	4313      	orrs	r3, r2
 8003472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	621a      	str	r2, [r3, #32]
}
 800348e:	bf00      	nop
 8003490:	371c      	adds	r7, #28
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40012c00 	.word	0x40012c00
 80034a0:	40014000 	.word	0x40014000
 80034a4:	40014400 	.word	0x40014400

080034a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	f023 0201 	bic.w	r2, r3, #1
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f023 030a 	bic.w	r3, r3, #10
 80034e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	621a      	str	r2, [r3, #32]
}
 80034fa:	bf00      	nop
 80034fc:	371c      	adds	r7, #28
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003506:	b480      	push	{r7}
 8003508:	b087      	sub	sp, #28
 800350a:	af00      	add	r7, sp, #0
 800350c:	60f8      	str	r0, [r7, #12]
 800350e:	60b9      	str	r1, [r7, #8]
 8003510:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	f023 0210 	bic.w	r2, r3, #16
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003530:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	031b      	lsls	r3, r3, #12
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003542:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	4313      	orrs	r3, r2
 800354c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	621a      	str	r2, [r3, #32]
}
 800355a:	bf00      	nop
 800355c:	371c      	adds	r7, #28
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003566:	b480      	push	{r7}
 8003568:	b085      	sub	sp, #20
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800357c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4313      	orrs	r3, r2
 8003584:	f043 0307 	orr.w	r3, r3, #7
 8003588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	609a      	str	r2, [r3, #8]
}
 8003590:	bf00      	nop
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800359c:	b480      	push	{r7}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
 80035a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	021a      	lsls	r2, r3, #8
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	431a      	orrs	r2, r3
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	609a      	str	r2, [r3, #8]
}
 80035d0:	bf00      	nop
 80035d2:	371c      	adds	r7, #28
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035dc:	b480      	push	{r7}
 80035de:	b087      	sub	sp, #28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	f003 031f 	and.w	r3, r3, #31
 80035ee:	2201      	movs	r2, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6a1a      	ldr	r2, [r3, #32]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	43db      	mvns	r3, r3
 80035fe:	401a      	ands	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a1a      	ldr	r2, [r3, #32]
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f003 031f 	and.w	r3, r3, #31
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	fa01 f303 	lsl.w	r3, r1, r3
 8003614:	431a      	orrs	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	621a      	str	r2, [r3, #32]
}
 800361a:	bf00      	nop
 800361c:	371c      	adds	r7, #28
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800363c:	2302      	movs	r3, #2
 800363e:	e04f      	b.n	80036e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a21      	ldr	r2, [pc, #132]	@ (80036ec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d108      	bne.n	800367c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003670:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	4313      	orrs	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003682:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	4313      	orrs	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a14      	ldr	r2, [pc, #80]	@ (80036ec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d009      	beq.n	80036b4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036a8:	d004      	beq.n	80036b4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a10      	ldr	r2, [pc, #64]	@ (80036f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d10c      	bne.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	40012c00 	.word	0x40012c00
 80036f0:	40014000 	.word	0x40014000

080036f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80036fe:	2300      	movs	r3, #0
 8003700:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003708:	2b01      	cmp	r3, #1
 800370a:	d101      	bne.n	8003710 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800370c:	2302      	movs	r3, #2
 800370e:	e060      	b.n	80037d2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4313      	orrs	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4313      	orrs	r3, r2
 800374e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	4313      	orrs	r3, r2
 800375c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	4313      	orrs	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	041b      	lsls	r3, r3, #16
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a14      	ldr	r2, [pc, #80]	@ (80037e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d115      	bne.n	80037c0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	051b      	lsls	r3, r3, #20
 80037a0:	4313      	orrs	r3, r2
 80037a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	4313      	orrs	r3, r2
 80037be:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3714      	adds	r7, #20
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	40012c00 	.word	0x40012c00

080037e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e040      	b.n	8003878 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fd f9e2 	bl	8000bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2224      	movs	r2, #36	@ 0x24
 8003810:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0201 	bic.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	2b00      	cmp	r3, #0
 8003828:	d002      	beq.n	8003830 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 faac 	bl	8003d88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f87d 	bl	8003930 <UART_SetConfig>
 8003836:	4603      	mov	r3, r0
 8003838:	2b01      	cmp	r3, #1
 800383a:	d101      	bne.n	8003840 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e01b      	b.n	8003878 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800384e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800385e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 0201 	orr.w	r2, r2, #1
 800386e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 fb2b 	bl	8003ecc <UART_CheckIdleState>
 8003876:	4603      	mov	r3, r0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	@ 0x28
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	4613      	mov	r3, r2
 800388c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003894:	2b20      	cmp	r3, #32
 8003896:	d137      	bne.n	8003908 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <HAL_UART_Receive_IT+0x24>
 800389e:	88fb      	ldrh	r3, [r7, #6]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e030      	b.n	800390a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a18      	ldr	r2, [pc, #96]	@ (8003914 <HAL_UART_Receive_IT+0x94>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d01f      	beq.n	80038f8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d018      	beq.n	80038f8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	e853 3f00 	ldrex	r3, [r3]
 80038d2:	613b      	str	r3, [r7, #16]
   return(result);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038da:	627b      	str	r3, [r7, #36]	@ 0x24
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	623b      	str	r3, [r7, #32]
 80038e6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e8:	69f9      	ldr	r1, [r7, #28]
 80038ea:	6a3a      	ldr	r2, [r7, #32]
 80038ec:	e841 2300 	strex	r3, r2, [r1]
 80038f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1e6      	bne.n	80038c6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	461a      	mov	r2, r3
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 fbfa 	bl	80040f8 <UART_Start_Receive_IT>
 8003904:	4603      	mov	r3, r0
 8003906:	e000      	b.n	800390a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003908:	2302      	movs	r3, #2
  }
}
 800390a:	4618      	mov	r0, r3
 800390c:	3728      	adds	r7, #40	@ 0x28
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40008000 	.word	0x40008000

08003918 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	460b      	mov	r3, r1
 8003922:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003934:	b08a      	sub	sp, #40	@ 0x28
 8003936:	af00      	add	r7, sp, #0
 8003938:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800393a:	2300      	movs	r3, #0
 800393c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	431a      	orrs	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	431a      	orrs	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	4313      	orrs	r3, r2
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	4bb4      	ldr	r3, [pc, #720]	@ (8003c30 <UART_SetConfig+0x300>)
 8003960:	4013      	ands	r3, r2
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	6812      	ldr	r2, [r2, #0]
 8003966:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003968:	430b      	orrs	r3, r1
 800396a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	68da      	ldr	r2, [r3, #12]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4aa9      	ldr	r2, [pc, #676]	@ (8003c34 <UART_SetConfig+0x304>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d004      	beq.n	800399c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003998:	4313      	orrs	r3, r2
 800399a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ac:	430a      	orrs	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4aa0      	ldr	r2, [pc, #640]	@ (8003c38 <UART_SetConfig+0x308>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d126      	bne.n	8003a08 <UART_SetConfig+0xd8>
 80039ba:	4ba0      	ldr	r3, [pc, #640]	@ (8003c3c <UART_SetConfig+0x30c>)
 80039bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	2b03      	cmp	r3, #3
 80039c6:	d81b      	bhi.n	8003a00 <UART_SetConfig+0xd0>
 80039c8:	a201      	add	r2, pc, #4	@ (adr r2, 80039d0 <UART_SetConfig+0xa0>)
 80039ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ce:	bf00      	nop
 80039d0:	080039e1 	.word	0x080039e1
 80039d4:	080039f1 	.word	0x080039f1
 80039d8:	080039e9 	.word	0x080039e9
 80039dc:	080039f9 	.word	0x080039f9
 80039e0:	2301      	movs	r3, #1
 80039e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039e6:	e080      	b.n	8003aea <UART_SetConfig+0x1ba>
 80039e8:	2302      	movs	r3, #2
 80039ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039ee:	e07c      	b.n	8003aea <UART_SetConfig+0x1ba>
 80039f0:	2304      	movs	r3, #4
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039f6:	e078      	b.n	8003aea <UART_SetConfig+0x1ba>
 80039f8:	2308      	movs	r3, #8
 80039fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039fe:	e074      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a00:	2310      	movs	r3, #16
 8003a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a06:	e070      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a8c      	ldr	r2, [pc, #560]	@ (8003c40 <UART_SetConfig+0x310>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d138      	bne.n	8003a84 <UART_SetConfig+0x154>
 8003a12:	4b8a      	ldr	r3, [pc, #552]	@ (8003c3c <UART_SetConfig+0x30c>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a18:	f003 030c 	and.w	r3, r3, #12
 8003a1c:	2b0c      	cmp	r3, #12
 8003a1e:	d82d      	bhi.n	8003a7c <UART_SetConfig+0x14c>
 8003a20:	a201      	add	r2, pc, #4	@ (adr r2, 8003a28 <UART_SetConfig+0xf8>)
 8003a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a26:	bf00      	nop
 8003a28:	08003a5d 	.word	0x08003a5d
 8003a2c:	08003a7d 	.word	0x08003a7d
 8003a30:	08003a7d 	.word	0x08003a7d
 8003a34:	08003a7d 	.word	0x08003a7d
 8003a38:	08003a6d 	.word	0x08003a6d
 8003a3c:	08003a7d 	.word	0x08003a7d
 8003a40:	08003a7d 	.word	0x08003a7d
 8003a44:	08003a7d 	.word	0x08003a7d
 8003a48:	08003a65 	.word	0x08003a65
 8003a4c:	08003a7d 	.word	0x08003a7d
 8003a50:	08003a7d 	.word	0x08003a7d
 8003a54:	08003a7d 	.word	0x08003a7d
 8003a58:	08003a75 	.word	0x08003a75
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a62:	e042      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a64:	2302      	movs	r3, #2
 8003a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a6a:	e03e      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a72:	e03a      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a74:	2308      	movs	r3, #8
 8003a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a7a:	e036      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a7c:	2310      	movs	r3, #16
 8003a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a82:	e032      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a6a      	ldr	r2, [pc, #424]	@ (8003c34 <UART_SetConfig+0x304>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d12a      	bne.n	8003ae4 <UART_SetConfig+0x1b4>
 8003a8e:	4b6b      	ldr	r3, [pc, #428]	@ (8003c3c <UART_SetConfig+0x30c>)
 8003a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a9c:	d01a      	beq.n	8003ad4 <UART_SetConfig+0x1a4>
 8003a9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003aa2:	d81b      	bhi.n	8003adc <UART_SetConfig+0x1ac>
 8003aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aa8:	d00c      	beq.n	8003ac4 <UART_SetConfig+0x194>
 8003aaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aae:	d815      	bhi.n	8003adc <UART_SetConfig+0x1ac>
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <UART_SetConfig+0x18c>
 8003ab4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ab8:	d008      	beq.n	8003acc <UART_SetConfig+0x19c>
 8003aba:	e00f      	b.n	8003adc <UART_SetConfig+0x1ac>
 8003abc:	2300      	movs	r3, #0
 8003abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ac2:	e012      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aca:	e00e      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003acc:	2304      	movs	r3, #4
 8003ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ad2:	e00a      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003ad4:	2308      	movs	r3, #8
 8003ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ada:	e006      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003adc:	2310      	movs	r3, #16
 8003ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ae2:	e002      	b.n	8003aea <UART_SetConfig+0x1ba>
 8003ae4:	2310      	movs	r3, #16
 8003ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a51      	ldr	r2, [pc, #324]	@ (8003c34 <UART_SetConfig+0x304>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d17a      	bne.n	8003bea <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003af4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d824      	bhi.n	8003b46 <UART_SetConfig+0x216>
 8003afc:	a201      	add	r2, pc, #4	@ (adr r2, 8003b04 <UART_SetConfig+0x1d4>)
 8003afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b02:	bf00      	nop
 8003b04:	08003b29 	.word	0x08003b29
 8003b08:	08003b47 	.word	0x08003b47
 8003b0c:	08003b31 	.word	0x08003b31
 8003b10:	08003b47 	.word	0x08003b47
 8003b14:	08003b37 	.word	0x08003b37
 8003b18:	08003b47 	.word	0x08003b47
 8003b1c:	08003b47 	.word	0x08003b47
 8003b20:	08003b47 	.word	0x08003b47
 8003b24:	08003b3f 	.word	0x08003b3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b28:	f7fe fad8 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003b2c:	61f8      	str	r0, [r7, #28]
        break;
 8003b2e:	e010      	b.n	8003b52 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b30:	4b44      	ldr	r3, [pc, #272]	@ (8003c44 <UART_SetConfig+0x314>)
 8003b32:	61fb      	str	r3, [r7, #28]
        break;
 8003b34:	e00d      	b.n	8003b52 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b36:	f7fe fa39 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 8003b3a:	61f8      	str	r0, [r7, #28]
        break;
 8003b3c:	e009      	b.n	8003b52 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b42:	61fb      	str	r3, [r7, #28]
        break;
 8003b44:	e005      	b.n	8003b52 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003b50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 8107 	beq.w	8003d68 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	4413      	add	r3, r2
 8003b64:	69fa      	ldr	r2, [r7, #28]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d305      	bcc.n	8003b76 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b70:	69fa      	ldr	r2, [r7, #28]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d903      	bls.n	8003b7e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003b7c:	e0f4      	b.n	8003d68 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	2200      	movs	r2, #0
 8003b82:	461c      	mov	r4, r3
 8003b84:	4615      	mov	r5, r2
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	022b      	lsls	r3, r5, #8
 8003b90:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003b94:	0222      	lsls	r2, r4, #8
 8003b96:	68f9      	ldr	r1, [r7, #12]
 8003b98:	6849      	ldr	r1, [r1, #4]
 8003b9a:	0849      	lsrs	r1, r1, #1
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	4688      	mov	r8, r1
 8003ba0:	4681      	mov	r9, r0
 8003ba2:	eb12 0a08 	adds.w	sl, r2, r8
 8003ba6:	eb43 0b09 	adc.w	fp, r3, r9
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	603b      	str	r3, [r7, #0]
 8003bb2:	607a      	str	r2, [r7, #4]
 8003bb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bb8:	4650      	mov	r0, sl
 8003bba:	4659      	mov	r1, fp
 8003bbc:	f7fc fb58 	bl	8000270 <__aeabi_uldivmod>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bce:	d308      	bcc.n	8003be2 <UART_SetConfig+0x2b2>
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bd6:	d204      	bcs.n	8003be2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	60da      	str	r2, [r3, #12]
 8003be0:	e0c2      	b.n	8003d68 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003be8:	e0be      	b.n	8003d68 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bf2:	d16a      	bne.n	8003cca <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8003bf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d834      	bhi.n	8003c66 <UART_SetConfig+0x336>
 8003bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8003c04 <UART_SetConfig+0x2d4>)
 8003bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c02:	bf00      	nop
 8003c04:	08003c29 	.word	0x08003c29
 8003c08:	08003c49 	.word	0x08003c49
 8003c0c:	08003c51 	.word	0x08003c51
 8003c10:	08003c67 	.word	0x08003c67
 8003c14:	08003c57 	.word	0x08003c57
 8003c18:	08003c67 	.word	0x08003c67
 8003c1c:	08003c67 	.word	0x08003c67
 8003c20:	08003c67 	.word	0x08003c67
 8003c24:	08003c5f 	.word	0x08003c5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c28:	f7fe fa58 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003c2c:	61f8      	str	r0, [r7, #28]
        break;
 8003c2e:	e020      	b.n	8003c72 <UART_SetConfig+0x342>
 8003c30:	efff69f3 	.word	0xefff69f3
 8003c34:	40008000 	.word	0x40008000
 8003c38:	40013800 	.word	0x40013800
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	40004400 	.word	0x40004400
 8003c44:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c48:	f7fe fa5e 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 8003c4c:	61f8      	str	r0, [r7, #28]
        break;
 8003c4e:	e010      	b.n	8003c72 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c50:	4b4c      	ldr	r3, [pc, #304]	@ (8003d84 <UART_SetConfig+0x454>)
 8003c52:	61fb      	str	r3, [r7, #28]
        break;
 8003c54:	e00d      	b.n	8003c72 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c56:	f7fe f9a9 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 8003c5a:	61f8      	str	r0, [r7, #28]
        break;
 8003c5c:	e009      	b.n	8003c72 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c62:	61fb      	str	r3, [r7, #28]
        break;
 8003c64:	e005      	b.n	8003c72 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003c70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d077      	beq.n	8003d68 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	005a      	lsls	r2, r3, #1
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	085b      	lsrs	r3, r3, #1
 8003c82:	441a      	add	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	2b0f      	cmp	r3, #15
 8003c92:	d916      	bls.n	8003cc2 <UART_SetConfig+0x392>
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c9a:	d212      	bcs.n	8003cc2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	f023 030f 	bic.w	r3, r3, #15
 8003ca4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	085b      	lsrs	r3, r3, #1
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	8afb      	ldrh	r3, [r7, #22]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	8afa      	ldrh	r2, [r7, #22]
 8003cbe:	60da      	str	r2, [r3, #12]
 8003cc0:	e052      	b.n	8003d68 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003cc8:	e04e      	b.n	8003d68 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d827      	bhi.n	8003d22 <UART_SetConfig+0x3f2>
 8003cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd8 <UART_SetConfig+0x3a8>)
 8003cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd8:	08003cfd 	.word	0x08003cfd
 8003cdc:	08003d05 	.word	0x08003d05
 8003ce0:	08003d0d 	.word	0x08003d0d
 8003ce4:	08003d23 	.word	0x08003d23
 8003ce8:	08003d13 	.word	0x08003d13
 8003cec:	08003d23 	.word	0x08003d23
 8003cf0:	08003d23 	.word	0x08003d23
 8003cf4:	08003d23 	.word	0x08003d23
 8003cf8:	08003d1b 	.word	0x08003d1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cfc:	f7fe f9ee 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003d00:	61f8      	str	r0, [r7, #28]
        break;
 8003d02:	e014      	b.n	8003d2e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d04:	f7fe fa00 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 8003d08:	61f8      	str	r0, [r7, #28]
        break;
 8003d0a:	e010      	b.n	8003d2e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d84 <UART_SetConfig+0x454>)
 8003d0e:	61fb      	str	r3, [r7, #28]
        break;
 8003d10:	e00d      	b.n	8003d2e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d12:	f7fe f94b 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 8003d16:	61f8      	str	r0, [r7, #28]
        break;
 8003d18:	e009      	b.n	8003d2e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d1e:	61fb      	str	r3, [r7, #28]
        break;
 8003d20:	e005      	b.n	8003d2e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003d2c:	bf00      	nop
    }

    if (pclk != 0U)
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d019      	beq.n	8003d68 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	085a      	lsrs	r2, r3, #1
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	441a      	add	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d46:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	2b0f      	cmp	r3, #15
 8003d4c:	d909      	bls.n	8003d62 <UART_SetConfig+0x432>
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d54:	d205      	bcs.n	8003d62 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60da      	str	r2, [r3, #12]
 8003d60:	e002      	b.n	8003d68 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003d74:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3728      	adds	r7, #40	@ 0x28
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d82:	bf00      	nop
 8003d84:	00f42400 	.word	0x00f42400

08003d88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d94:	f003 0308 	and.w	r3, r3, #8
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00a      	beq.n	8003db2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00a      	beq.n	8003df6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	f003 0304 	and.w	r3, r3, #4
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	f003 0310 	and.w	r3, r3, #16
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	f003 0320 	and.w	r3, r3, #32
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d01a      	beq.n	8003e9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e86:	d10a      	bne.n	8003e9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	605a      	str	r2, [r3, #4]
  }
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b098      	sub	sp, #96	@ 0x60
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003edc:	f7fd f846 	bl	8000f6c <HAL_GetTick>
 8003ee0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0308 	and.w	r3, r3, #8
 8003eec:	2b08      	cmp	r3, #8
 8003eee:	d12e      	bne.n	8003f4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ef0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f88c 	bl	800401c <UART_WaitOnFlagUntilTimeout>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d021      	beq.n	8003f4e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f12:	e853 3f00 	ldrex	r3, [r3]
 8003f16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	461a      	mov	r2, r3
 8003f26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f30:	e841 2300 	strex	r3, r2, [r1]
 8003f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1e6      	bne.n	8003f0a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e062      	b.n	8004014 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d149      	bne.n	8003ff0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f64:	2200      	movs	r2, #0
 8003f66:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f856 	bl	800401c <UART_WaitOnFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d03c      	beq.n	8003ff0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	e853 3f00 	ldrex	r3, [r3]
 8003f82:	623b      	str	r3, [r7, #32]
   return(result);
 8003f84:	6a3b      	ldr	r3, [r7, #32]
 8003f86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	461a      	mov	r2, r3
 8003f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f94:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f96:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f9c:	e841 2300 	strex	r3, r2, [r1]
 8003fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e6      	bne.n	8003f76 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3308      	adds	r3, #8
 8003fae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 0301 	bic.w	r3, r3, #1
 8003fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fc8:	61fa      	str	r2, [r7, #28]
 8003fca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	69b9      	ldr	r1, [r7, #24]
 8003fce:	69fa      	ldr	r2, [r7, #28]
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	617b      	str	r3, [r7, #20]
   return(result);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e011      	b.n	8004014 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3758      	adds	r7, #88	@ 0x58
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	4613      	mov	r3, r2
 800402a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800402c:	e04f      	b.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004034:	d04b      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004036:	f7fc ff99 	bl	8000f6c <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	429a      	cmp	r2, r3
 8004044:	d302      	bcc.n	800404c <UART_WaitOnFlagUntilTimeout+0x30>
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e04e      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b00      	cmp	r3, #0
 800405c:	d037      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	2b80      	cmp	r3, #128	@ 0x80
 8004062:	d034      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b40      	cmp	r3, #64	@ 0x40
 8004068:	d031      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	f003 0308 	and.w	r3, r3, #8
 8004074:	2b08      	cmp	r3, #8
 8004076:	d110      	bne.n	800409a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2208      	movs	r2, #8
 800407e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 f8ff 	bl	8004284 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2208      	movs	r2, #8
 800408a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e029      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69db      	ldr	r3, [r3, #28]
 80040a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040a8:	d111      	bne.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 f8e5 	bl	8004284 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2220      	movs	r2, #32
 80040be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e00f      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	69da      	ldr	r2, [r3, #28]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4013      	ands	r3, r2
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	429a      	cmp	r2, r3
 80040dc:	bf0c      	ite	eq
 80040de:	2301      	moveq	r3, #1
 80040e0:	2300      	movne	r3, #0
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	461a      	mov	r2, r3
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d0a0      	beq.n	800402e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b097      	sub	sp, #92	@ 0x5c
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	4613      	mov	r3, r2
 8004104:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	88fa      	ldrh	r2, [r7, #6]
 8004110:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	88fa      	ldrh	r2, [r7, #6]
 8004118:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800412a:	d10e      	bne.n	800414a <UART_Start_Receive_IT+0x52>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d105      	bne.n	8004140 <UART_Start_Receive_IT+0x48>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800413a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800413e:	e02d      	b.n	800419c <UART_Start_Receive_IT+0xa4>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	22ff      	movs	r2, #255	@ 0xff
 8004144:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004148:	e028      	b.n	800419c <UART_Start_Receive_IT+0xa4>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10d      	bne.n	800416e <UART_Start_Receive_IT+0x76>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d104      	bne.n	8004164 <UART_Start_Receive_IT+0x6c>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	22ff      	movs	r2, #255	@ 0xff
 800415e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004162:	e01b      	b.n	800419c <UART_Start_Receive_IT+0xa4>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	227f      	movs	r2, #127	@ 0x7f
 8004168:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800416c:	e016      	b.n	800419c <UART_Start_Receive_IT+0xa4>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004176:	d10d      	bne.n	8004194 <UART_Start_Receive_IT+0x9c>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d104      	bne.n	800418a <UART_Start_Receive_IT+0x92>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	227f      	movs	r2, #127	@ 0x7f
 8004184:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004188:	e008      	b.n	800419c <UART_Start_Receive_IT+0xa4>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	223f      	movs	r2, #63	@ 0x3f
 800418e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004192:	e003      	b.n	800419c <UART_Start_Receive_IT+0xa4>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2222      	movs	r2, #34	@ 0x22
 80041a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	3308      	adds	r3, #8
 80041b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b6:	e853 3f00 	ldrex	r3, [r3]
 80041ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041be:	f043 0301 	orr.w	r3, r3, #1
 80041c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	3308      	adds	r3, #8
 80041ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80041cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80041ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80041d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041d4:	e841 2300 	strex	r3, r2, [r1]
 80041d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80041da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1e5      	bne.n	80041ac <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041e8:	d107      	bne.n	80041fa <UART_Start_Receive_IT+0x102>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d103      	bne.n	80041fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	4a21      	ldr	r2, [pc, #132]	@ (800427c <UART_Start_Receive_IT+0x184>)
 80041f6:	669a      	str	r2, [r3, #104]	@ 0x68
 80041f8:	e002      	b.n	8004200 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4a20      	ldr	r2, [pc, #128]	@ (8004280 <UART_Start_Receive_IT+0x188>)
 80041fe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d019      	beq.n	800423c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004218:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800421c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	461a      	mov	r2, r3
 8004224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004226:	637b      	str	r3, [r7, #52]	@ 0x34
 8004228:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800422c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e6      	bne.n	8004208 <UART_Start_Receive_IT+0x110>
 800423a:	e018      	b.n	800426e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	613b      	str	r3, [r7, #16]
   return(result);
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	f043 0320 	orr.w	r3, r3, #32
 8004250:	653b      	str	r3, [r7, #80]	@ 0x50
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	461a      	mov	r2, r3
 8004258:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800425a:	623b      	str	r3, [r7, #32]
 800425c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425e:	69f9      	ldr	r1, [r7, #28]
 8004260:	6a3a      	ldr	r2, [r7, #32]
 8004262:	e841 2300 	strex	r3, r2, [r1]
 8004266:	61bb      	str	r3, [r7, #24]
   return(result);
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1e6      	bne.n	800423c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	375c      	adds	r7, #92	@ 0x5c
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	08004509 	.word	0x08004509
 8004280:	0800434d 	.word	0x0800434d

08004284 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004284:	b480      	push	{r7}
 8004286:	b095      	sub	sp, #84	@ 0x54
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004294:	e853 3f00 	ldrex	r3, [r3]
 8004298:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800429a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	461a      	mov	r2, r3
 80042a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80042ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042b2:	e841 2300 	strex	r3, r2, [r1]
 80042b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1e6      	bne.n	800428c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3308      	adds	r3, #8
 80042c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	e853 3f00 	ldrex	r3, [r3]
 80042cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f023 0301 	bic.w	r3, r3, #1
 80042d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	3308      	adds	r3, #8
 80042dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042e6:	e841 2300 	strex	r3, r2, [r1]
 80042ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1e5      	bne.n	80042be <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d118      	bne.n	800432c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	e853 3f00 	ldrex	r3, [r3]
 8004306:	60bb      	str	r3, [r7, #8]
   return(result);
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	f023 0310 	bic.w	r3, r3, #16
 800430e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	461a      	mov	r2, r3
 8004316:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004318:	61bb      	str	r3, [r7, #24]
 800431a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431c:	6979      	ldr	r1, [r7, #20]
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	e841 2300 	strex	r3, r2, [r1]
 8004324:	613b      	str	r3, [r7, #16]
   return(result);
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1e6      	bne.n	80042fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2220      	movs	r2, #32
 8004330:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004340:	bf00      	nop
 8004342:	3754      	adds	r7, #84	@ 0x54
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b09c      	sub	sp, #112	@ 0x70
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800435a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004364:	2b22      	cmp	r3, #34	@ 0x22
 8004366:	f040 80be 	bne.w	80044e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004370:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004374:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004378:	b2d9      	uxtb	r1, r3
 800437a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800437e:	b2da      	uxtb	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004384:	400a      	ands	r2, r1
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800439a:	b29b      	uxth	r3, r3
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f040 80a3 	bne.w	80044fa <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043bc:	e853 3f00 	ldrex	r3, [r3]
 80043c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	461a      	mov	r2, r3
 80043d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043da:	e841 2300 	strex	r3, r2, [r1]
 80043de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1e6      	bne.n	80043b4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3308      	adds	r3, #8
 80043ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f0:	e853 3f00 	ldrex	r3, [r3]
 80043f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043f8:	f023 0301 	bic.w	r3, r3, #1
 80043fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	3308      	adds	r3, #8
 8004404:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004406:	647a      	str	r2, [r7, #68]	@ 0x44
 8004408:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800440c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800440e:	e841 2300 	strex	r3, r2, [r1]
 8004412:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1e5      	bne.n	80043e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2220      	movs	r2, #32
 800441e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a34      	ldr	r2, [pc, #208]	@ (8004504 <UART_RxISR_8BIT+0x1b8>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d01f      	beq.n	8004478 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d018      	beq.n	8004478 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444e:	e853 3f00 	ldrex	r3, [r3]
 8004452:	623b      	str	r3, [r7, #32]
   return(result);
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800445a:	663b      	str	r3, [r7, #96]	@ 0x60
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004464:	633b      	str	r3, [r7, #48]	@ 0x30
 8004466:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004468:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800446a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e6      	bne.n	8004446 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447c:	2b01      	cmp	r3, #1
 800447e:	d12e      	bne.n	80044de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	60fb      	str	r3, [r7, #12]
   return(result);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0310 	bic.w	r3, r3, #16
 800449a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	461a      	mov	r2, r3
 80044a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044a4:	61fb      	str	r3, [r7, #28]
 80044a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	69b9      	ldr	r1, [r7, #24]
 80044aa:	69fa      	ldr	r2, [r7, #28]
 80044ac:	e841 2300 	strex	r3, r2, [r1]
 80044b0:	617b      	str	r3, [r7, #20]
   return(result);
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1e6      	bne.n	8004486 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b10      	cmp	r3, #16
 80044c4:	d103      	bne.n	80044ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2210      	movs	r2, #16
 80044cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7ff fa1e 	bl	8003918 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80044dc:	e00d      	b.n	80044fa <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7fc fa40 	bl	8000964 <HAL_UART_RxCpltCallback>
}
 80044e4:	e009      	b.n	80044fa <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	8b1b      	ldrh	r3, [r3, #24]
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0208 	orr.w	r2, r2, #8
 80044f6:	b292      	uxth	r2, r2
 80044f8:	831a      	strh	r2, [r3, #24]
}
 80044fa:	bf00      	nop
 80044fc:	3770      	adds	r7, #112	@ 0x70
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40008000 	.word	0x40008000

08004508 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b09c      	sub	sp, #112	@ 0x70
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004516:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004520:	2b22      	cmp	r3, #34	@ 0x22
 8004522:	f040 80be 	bne.w	80046a2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800452c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004534:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004536:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800453a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800453e:	4013      	ands	r3, r2
 8004540:	b29a      	uxth	r2, r3
 8004542:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004544:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454a:	1c9a      	adds	r2, r3, #2
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	f040 80a3 	bne.w	80046b6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800457e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004580:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004584:	667b      	str	r3, [r7, #100]	@ 0x64
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	461a      	mov	r2, r3
 800458c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800458e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004590:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004592:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004594:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004596:	e841 2300 	strex	r3, r2, [r1]
 800459a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800459c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e6      	bne.n	8004570 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3308      	adds	r3, #8
 80045a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	3308      	adds	r3, #8
 80045c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80045c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80045c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045ca:	e841 2300 	strex	r3, r2, [r1]
 80045ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1e5      	bne.n	80045a2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a34      	ldr	r2, [pc, #208]	@ (80046c0 <UART_RxISR_16BIT+0x1b8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d01f      	beq.n	8004634 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d018      	beq.n	8004634 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	e853 3f00 	ldrex	r3, [r3]
 800460e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004616:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004620:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004622:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004624:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004628:	e841 2300 	strex	r3, r2, [r1]
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e6      	bne.n	8004602 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004638:	2b01      	cmp	r3, #1
 800463a:	d12e      	bne.n	800469a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	e853 3f00 	ldrex	r3, [r3]
 800464e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f023 0310 	bic.w	r3, r3, #16
 8004656:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	461a      	mov	r2, r3
 800465e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004664:	6979      	ldr	r1, [r7, #20]
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	e841 2300 	strex	r3, r2, [r1]
 800466c:	613b      	str	r3, [r7, #16]
   return(result);
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1e6      	bne.n	8004642 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f003 0310 	and.w	r3, r3, #16
 800467e:	2b10      	cmp	r3, #16
 8004680:	d103      	bne.n	800468a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2210      	movs	r2, #16
 8004688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004690:	4619      	mov	r1, r3
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff f940 	bl	8003918 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004698:	e00d      	b.n	80046b6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fc f962 	bl	8000964 <HAL_UART_RxCpltCallback>
}
 80046a0:	e009      	b.n	80046b6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	8b1b      	ldrh	r3, [r3, #24]
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0208 	orr.w	r2, r2, #8
 80046b2:	b292      	uxth	r2, r2
 80046b4:	831a      	strh	r2, [r3, #24]
}
 80046b6:	bf00      	nop
 80046b8:	3770      	adds	r7, #112	@ 0x70
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40008000 	.word	0x40008000

080046c4 <std>:
 80046c4:	2300      	movs	r3, #0
 80046c6:	b510      	push	{r4, lr}
 80046c8:	4604      	mov	r4, r0
 80046ca:	e9c0 3300 	strd	r3, r3, [r0]
 80046ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046d2:	6083      	str	r3, [r0, #8]
 80046d4:	8181      	strh	r1, [r0, #12]
 80046d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80046d8:	81c2      	strh	r2, [r0, #14]
 80046da:	6183      	str	r3, [r0, #24]
 80046dc:	4619      	mov	r1, r3
 80046de:	2208      	movs	r2, #8
 80046e0:	305c      	adds	r0, #92	@ 0x5c
 80046e2:	f000 f906 	bl	80048f2 <memset>
 80046e6:	4b0d      	ldr	r3, [pc, #52]	@ (800471c <std+0x58>)
 80046e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80046ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004720 <std+0x5c>)
 80046ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80046ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <std+0x60>)
 80046f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80046f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004728 <std+0x64>)
 80046f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80046f6:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <std+0x68>)
 80046f8:	6224      	str	r4, [r4, #32]
 80046fa:	429c      	cmp	r4, r3
 80046fc:	d006      	beq.n	800470c <std+0x48>
 80046fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004702:	4294      	cmp	r4, r2
 8004704:	d002      	beq.n	800470c <std+0x48>
 8004706:	33d0      	adds	r3, #208	@ 0xd0
 8004708:	429c      	cmp	r4, r3
 800470a:	d105      	bne.n	8004718 <std+0x54>
 800470c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004714:	f000 b966 	b.w	80049e4 <__retarget_lock_init_recursive>
 8004718:	bd10      	pop	{r4, pc}
 800471a:	bf00      	nop
 800471c:	0800486d 	.word	0x0800486d
 8004720:	0800488f 	.word	0x0800488f
 8004724:	080048c7 	.word	0x080048c7
 8004728:	080048eb 	.word	0x080048eb
 800472c:	200001c4 	.word	0x200001c4

08004730 <stdio_exit_handler>:
 8004730:	4a02      	ldr	r2, [pc, #8]	@ (800473c <stdio_exit_handler+0xc>)
 8004732:	4903      	ldr	r1, [pc, #12]	@ (8004740 <stdio_exit_handler+0x10>)
 8004734:	4803      	ldr	r0, [pc, #12]	@ (8004744 <stdio_exit_handler+0x14>)
 8004736:	f000 b869 	b.w	800480c <_fwalk_sglue>
 800473a:	bf00      	nop
 800473c:	2000000c 	.word	0x2000000c
 8004740:	08005281 	.word	0x08005281
 8004744:	2000001c 	.word	0x2000001c

08004748 <cleanup_stdio>:
 8004748:	6841      	ldr	r1, [r0, #4]
 800474a:	4b0c      	ldr	r3, [pc, #48]	@ (800477c <cleanup_stdio+0x34>)
 800474c:	4299      	cmp	r1, r3
 800474e:	b510      	push	{r4, lr}
 8004750:	4604      	mov	r4, r0
 8004752:	d001      	beq.n	8004758 <cleanup_stdio+0x10>
 8004754:	f000 fd94 	bl	8005280 <_fflush_r>
 8004758:	68a1      	ldr	r1, [r4, #8]
 800475a:	4b09      	ldr	r3, [pc, #36]	@ (8004780 <cleanup_stdio+0x38>)
 800475c:	4299      	cmp	r1, r3
 800475e:	d002      	beq.n	8004766 <cleanup_stdio+0x1e>
 8004760:	4620      	mov	r0, r4
 8004762:	f000 fd8d 	bl	8005280 <_fflush_r>
 8004766:	68e1      	ldr	r1, [r4, #12]
 8004768:	4b06      	ldr	r3, [pc, #24]	@ (8004784 <cleanup_stdio+0x3c>)
 800476a:	4299      	cmp	r1, r3
 800476c:	d004      	beq.n	8004778 <cleanup_stdio+0x30>
 800476e:	4620      	mov	r0, r4
 8004770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004774:	f000 bd84 	b.w	8005280 <_fflush_r>
 8004778:	bd10      	pop	{r4, pc}
 800477a:	bf00      	nop
 800477c:	200001c4 	.word	0x200001c4
 8004780:	2000022c 	.word	0x2000022c
 8004784:	20000294 	.word	0x20000294

08004788 <global_stdio_init.part.0>:
 8004788:	b510      	push	{r4, lr}
 800478a:	4b0b      	ldr	r3, [pc, #44]	@ (80047b8 <global_stdio_init.part.0+0x30>)
 800478c:	4c0b      	ldr	r4, [pc, #44]	@ (80047bc <global_stdio_init.part.0+0x34>)
 800478e:	4a0c      	ldr	r2, [pc, #48]	@ (80047c0 <global_stdio_init.part.0+0x38>)
 8004790:	601a      	str	r2, [r3, #0]
 8004792:	4620      	mov	r0, r4
 8004794:	2200      	movs	r2, #0
 8004796:	2104      	movs	r1, #4
 8004798:	f7ff ff94 	bl	80046c4 <std>
 800479c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80047a0:	2201      	movs	r2, #1
 80047a2:	2109      	movs	r1, #9
 80047a4:	f7ff ff8e 	bl	80046c4 <std>
 80047a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047ac:	2202      	movs	r2, #2
 80047ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b2:	2112      	movs	r1, #18
 80047b4:	f7ff bf86 	b.w	80046c4 <std>
 80047b8:	200002fc 	.word	0x200002fc
 80047bc:	200001c4 	.word	0x200001c4
 80047c0:	08004731 	.word	0x08004731

080047c4 <__sfp_lock_acquire>:
 80047c4:	4801      	ldr	r0, [pc, #4]	@ (80047cc <__sfp_lock_acquire+0x8>)
 80047c6:	f000 b90e 	b.w	80049e6 <__retarget_lock_acquire_recursive>
 80047ca:	bf00      	nop
 80047cc:	20000305 	.word	0x20000305

080047d0 <__sfp_lock_release>:
 80047d0:	4801      	ldr	r0, [pc, #4]	@ (80047d8 <__sfp_lock_release+0x8>)
 80047d2:	f000 b909 	b.w	80049e8 <__retarget_lock_release_recursive>
 80047d6:	bf00      	nop
 80047d8:	20000305 	.word	0x20000305

080047dc <__sinit>:
 80047dc:	b510      	push	{r4, lr}
 80047de:	4604      	mov	r4, r0
 80047e0:	f7ff fff0 	bl	80047c4 <__sfp_lock_acquire>
 80047e4:	6a23      	ldr	r3, [r4, #32]
 80047e6:	b11b      	cbz	r3, 80047f0 <__sinit+0x14>
 80047e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047ec:	f7ff bff0 	b.w	80047d0 <__sfp_lock_release>
 80047f0:	4b04      	ldr	r3, [pc, #16]	@ (8004804 <__sinit+0x28>)
 80047f2:	6223      	str	r3, [r4, #32]
 80047f4:	4b04      	ldr	r3, [pc, #16]	@ (8004808 <__sinit+0x2c>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1f5      	bne.n	80047e8 <__sinit+0xc>
 80047fc:	f7ff ffc4 	bl	8004788 <global_stdio_init.part.0>
 8004800:	e7f2      	b.n	80047e8 <__sinit+0xc>
 8004802:	bf00      	nop
 8004804:	08004749 	.word	0x08004749
 8004808:	200002fc 	.word	0x200002fc

0800480c <_fwalk_sglue>:
 800480c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004810:	4607      	mov	r7, r0
 8004812:	4688      	mov	r8, r1
 8004814:	4614      	mov	r4, r2
 8004816:	2600      	movs	r6, #0
 8004818:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800481c:	f1b9 0901 	subs.w	r9, r9, #1
 8004820:	d505      	bpl.n	800482e <_fwalk_sglue+0x22>
 8004822:	6824      	ldr	r4, [r4, #0]
 8004824:	2c00      	cmp	r4, #0
 8004826:	d1f7      	bne.n	8004818 <_fwalk_sglue+0xc>
 8004828:	4630      	mov	r0, r6
 800482a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800482e:	89ab      	ldrh	r3, [r5, #12]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d907      	bls.n	8004844 <_fwalk_sglue+0x38>
 8004834:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004838:	3301      	adds	r3, #1
 800483a:	d003      	beq.n	8004844 <_fwalk_sglue+0x38>
 800483c:	4629      	mov	r1, r5
 800483e:	4638      	mov	r0, r7
 8004840:	47c0      	blx	r8
 8004842:	4306      	orrs	r6, r0
 8004844:	3568      	adds	r5, #104	@ 0x68
 8004846:	e7e9      	b.n	800481c <_fwalk_sglue+0x10>

08004848 <iprintf>:
 8004848:	b40f      	push	{r0, r1, r2, r3}
 800484a:	b507      	push	{r0, r1, r2, lr}
 800484c:	4906      	ldr	r1, [pc, #24]	@ (8004868 <iprintf+0x20>)
 800484e:	ab04      	add	r3, sp, #16
 8004850:	6808      	ldr	r0, [r1, #0]
 8004852:	f853 2b04 	ldr.w	r2, [r3], #4
 8004856:	6881      	ldr	r1, [r0, #8]
 8004858:	9301      	str	r3, [sp, #4]
 800485a:	f000 f9e9 	bl	8004c30 <_vfiprintf_r>
 800485e:	b003      	add	sp, #12
 8004860:	f85d eb04 	ldr.w	lr, [sp], #4
 8004864:	b004      	add	sp, #16
 8004866:	4770      	bx	lr
 8004868:	20000018 	.word	0x20000018

0800486c <__sread>:
 800486c:	b510      	push	{r4, lr}
 800486e:	460c      	mov	r4, r1
 8004870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004874:	f000 f868 	bl	8004948 <_read_r>
 8004878:	2800      	cmp	r0, #0
 800487a:	bfab      	itete	ge
 800487c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800487e:	89a3      	ldrhlt	r3, [r4, #12]
 8004880:	181b      	addge	r3, r3, r0
 8004882:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004886:	bfac      	ite	ge
 8004888:	6563      	strge	r3, [r4, #84]	@ 0x54
 800488a:	81a3      	strhlt	r3, [r4, #12]
 800488c:	bd10      	pop	{r4, pc}

0800488e <__swrite>:
 800488e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004892:	461f      	mov	r7, r3
 8004894:	898b      	ldrh	r3, [r1, #12]
 8004896:	05db      	lsls	r3, r3, #23
 8004898:	4605      	mov	r5, r0
 800489a:	460c      	mov	r4, r1
 800489c:	4616      	mov	r6, r2
 800489e:	d505      	bpl.n	80048ac <__swrite+0x1e>
 80048a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a4:	2302      	movs	r3, #2
 80048a6:	2200      	movs	r2, #0
 80048a8:	f000 f83c 	bl	8004924 <_lseek_r>
 80048ac:	89a3      	ldrh	r3, [r4, #12]
 80048ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048b6:	81a3      	strh	r3, [r4, #12]
 80048b8:	4632      	mov	r2, r6
 80048ba:	463b      	mov	r3, r7
 80048bc:	4628      	mov	r0, r5
 80048be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048c2:	f000 b853 	b.w	800496c <_write_r>

080048c6 <__sseek>:
 80048c6:	b510      	push	{r4, lr}
 80048c8:	460c      	mov	r4, r1
 80048ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ce:	f000 f829 	bl	8004924 <_lseek_r>
 80048d2:	1c43      	adds	r3, r0, #1
 80048d4:	89a3      	ldrh	r3, [r4, #12]
 80048d6:	bf15      	itete	ne
 80048d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048e2:	81a3      	strheq	r3, [r4, #12]
 80048e4:	bf18      	it	ne
 80048e6:	81a3      	strhne	r3, [r4, #12]
 80048e8:	bd10      	pop	{r4, pc}

080048ea <__sclose>:
 80048ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ee:	f000 b809 	b.w	8004904 <_close_r>

080048f2 <memset>:
 80048f2:	4402      	add	r2, r0
 80048f4:	4603      	mov	r3, r0
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d100      	bne.n	80048fc <memset+0xa>
 80048fa:	4770      	bx	lr
 80048fc:	f803 1b01 	strb.w	r1, [r3], #1
 8004900:	e7f9      	b.n	80048f6 <memset+0x4>
	...

08004904 <_close_r>:
 8004904:	b538      	push	{r3, r4, r5, lr}
 8004906:	4d06      	ldr	r5, [pc, #24]	@ (8004920 <_close_r+0x1c>)
 8004908:	2300      	movs	r3, #0
 800490a:	4604      	mov	r4, r0
 800490c:	4608      	mov	r0, r1
 800490e:	602b      	str	r3, [r5, #0]
 8004910:	f7fc fa1e 	bl	8000d50 <_close>
 8004914:	1c43      	adds	r3, r0, #1
 8004916:	d102      	bne.n	800491e <_close_r+0x1a>
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	b103      	cbz	r3, 800491e <_close_r+0x1a>
 800491c:	6023      	str	r3, [r4, #0]
 800491e:	bd38      	pop	{r3, r4, r5, pc}
 8004920:	20000300 	.word	0x20000300

08004924 <_lseek_r>:
 8004924:	b538      	push	{r3, r4, r5, lr}
 8004926:	4d07      	ldr	r5, [pc, #28]	@ (8004944 <_lseek_r+0x20>)
 8004928:	4604      	mov	r4, r0
 800492a:	4608      	mov	r0, r1
 800492c:	4611      	mov	r1, r2
 800492e:	2200      	movs	r2, #0
 8004930:	602a      	str	r2, [r5, #0]
 8004932:	461a      	mov	r2, r3
 8004934:	f7fc fa33 	bl	8000d9e <_lseek>
 8004938:	1c43      	adds	r3, r0, #1
 800493a:	d102      	bne.n	8004942 <_lseek_r+0x1e>
 800493c:	682b      	ldr	r3, [r5, #0]
 800493e:	b103      	cbz	r3, 8004942 <_lseek_r+0x1e>
 8004940:	6023      	str	r3, [r4, #0]
 8004942:	bd38      	pop	{r3, r4, r5, pc}
 8004944:	20000300 	.word	0x20000300

08004948 <_read_r>:
 8004948:	b538      	push	{r3, r4, r5, lr}
 800494a:	4d07      	ldr	r5, [pc, #28]	@ (8004968 <_read_r+0x20>)
 800494c:	4604      	mov	r4, r0
 800494e:	4608      	mov	r0, r1
 8004950:	4611      	mov	r1, r2
 8004952:	2200      	movs	r2, #0
 8004954:	602a      	str	r2, [r5, #0]
 8004956:	461a      	mov	r2, r3
 8004958:	f7fc f9c1 	bl	8000cde <_read>
 800495c:	1c43      	adds	r3, r0, #1
 800495e:	d102      	bne.n	8004966 <_read_r+0x1e>
 8004960:	682b      	ldr	r3, [r5, #0]
 8004962:	b103      	cbz	r3, 8004966 <_read_r+0x1e>
 8004964:	6023      	str	r3, [r4, #0]
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	20000300 	.word	0x20000300

0800496c <_write_r>:
 800496c:	b538      	push	{r3, r4, r5, lr}
 800496e:	4d07      	ldr	r5, [pc, #28]	@ (800498c <_write_r+0x20>)
 8004970:	4604      	mov	r4, r0
 8004972:	4608      	mov	r0, r1
 8004974:	4611      	mov	r1, r2
 8004976:	2200      	movs	r2, #0
 8004978:	602a      	str	r2, [r5, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	f7fc f9cc 	bl	8000d18 <_write>
 8004980:	1c43      	adds	r3, r0, #1
 8004982:	d102      	bne.n	800498a <_write_r+0x1e>
 8004984:	682b      	ldr	r3, [r5, #0]
 8004986:	b103      	cbz	r3, 800498a <_write_r+0x1e>
 8004988:	6023      	str	r3, [r4, #0]
 800498a:	bd38      	pop	{r3, r4, r5, pc}
 800498c:	20000300 	.word	0x20000300

08004990 <__errno>:
 8004990:	4b01      	ldr	r3, [pc, #4]	@ (8004998 <__errno+0x8>)
 8004992:	6818      	ldr	r0, [r3, #0]
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	20000018 	.word	0x20000018

0800499c <__libc_init_array>:
 800499c:	b570      	push	{r4, r5, r6, lr}
 800499e:	4d0d      	ldr	r5, [pc, #52]	@ (80049d4 <__libc_init_array+0x38>)
 80049a0:	4c0d      	ldr	r4, [pc, #52]	@ (80049d8 <__libc_init_array+0x3c>)
 80049a2:	1b64      	subs	r4, r4, r5
 80049a4:	10a4      	asrs	r4, r4, #2
 80049a6:	2600      	movs	r6, #0
 80049a8:	42a6      	cmp	r6, r4
 80049aa:	d109      	bne.n	80049c0 <__libc_init_array+0x24>
 80049ac:	4d0b      	ldr	r5, [pc, #44]	@ (80049dc <__libc_init_array+0x40>)
 80049ae:	4c0c      	ldr	r4, [pc, #48]	@ (80049e0 <__libc_init_array+0x44>)
 80049b0:	f000 fdb6 	bl	8005520 <_init>
 80049b4:	1b64      	subs	r4, r4, r5
 80049b6:	10a4      	asrs	r4, r4, #2
 80049b8:	2600      	movs	r6, #0
 80049ba:	42a6      	cmp	r6, r4
 80049bc:	d105      	bne.n	80049ca <__libc_init_array+0x2e>
 80049be:	bd70      	pop	{r4, r5, r6, pc}
 80049c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049c4:	4798      	blx	r3
 80049c6:	3601      	adds	r6, #1
 80049c8:	e7ee      	b.n	80049a8 <__libc_init_array+0xc>
 80049ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ce:	4798      	blx	r3
 80049d0:	3601      	adds	r6, #1
 80049d2:	e7f2      	b.n	80049ba <__libc_init_array+0x1e>
 80049d4:	080055d4 	.word	0x080055d4
 80049d8:	080055d4 	.word	0x080055d4
 80049dc:	080055d4 	.word	0x080055d4
 80049e0:	080055d8 	.word	0x080055d8

080049e4 <__retarget_lock_init_recursive>:
 80049e4:	4770      	bx	lr

080049e6 <__retarget_lock_acquire_recursive>:
 80049e6:	4770      	bx	lr

080049e8 <__retarget_lock_release_recursive>:
 80049e8:	4770      	bx	lr
	...

080049ec <_free_r>:
 80049ec:	b538      	push	{r3, r4, r5, lr}
 80049ee:	4605      	mov	r5, r0
 80049f0:	2900      	cmp	r1, #0
 80049f2:	d041      	beq.n	8004a78 <_free_r+0x8c>
 80049f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049f8:	1f0c      	subs	r4, r1, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	bfb8      	it	lt
 80049fe:	18e4      	addlt	r4, r4, r3
 8004a00:	f000 f8e0 	bl	8004bc4 <__malloc_lock>
 8004a04:	4a1d      	ldr	r2, [pc, #116]	@ (8004a7c <_free_r+0x90>)
 8004a06:	6813      	ldr	r3, [r2, #0]
 8004a08:	b933      	cbnz	r3, 8004a18 <_free_r+0x2c>
 8004a0a:	6063      	str	r3, [r4, #4]
 8004a0c:	6014      	str	r4, [r2, #0]
 8004a0e:	4628      	mov	r0, r5
 8004a10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a14:	f000 b8dc 	b.w	8004bd0 <__malloc_unlock>
 8004a18:	42a3      	cmp	r3, r4
 8004a1a:	d908      	bls.n	8004a2e <_free_r+0x42>
 8004a1c:	6820      	ldr	r0, [r4, #0]
 8004a1e:	1821      	adds	r1, r4, r0
 8004a20:	428b      	cmp	r3, r1
 8004a22:	bf01      	itttt	eq
 8004a24:	6819      	ldreq	r1, [r3, #0]
 8004a26:	685b      	ldreq	r3, [r3, #4]
 8004a28:	1809      	addeq	r1, r1, r0
 8004a2a:	6021      	streq	r1, [r4, #0]
 8004a2c:	e7ed      	b.n	8004a0a <_free_r+0x1e>
 8004a2e:	461a      	mov	r2, r3
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	b10b      	cbz	r3, 8004a38 <_free_r+0x4c>
 8004a34:	42a3      	cmp	r3, r4
 8004a36:	d9fa      	bls.n	8004a2e <_free_r+0x42>
 8004a38:	6811      	ldr	r1, [r2, #0]
 8004a3a:	1850      	adds	r0, r2, r1
 8004a3c:	42a0      	cmp	r0, r4
 8004a3e:	d10b      	bne.n	8004a58 <_free_r+0x6c>
 8004a40:	6820      	ldr	r0, [r4, #0]
 8004a42:	4401      	add	r1, r0
 8004a44:	1850      	adds	r0, r2, r1
 8004a46:	4283      	cmp	r3, r0
 8004a48:	6011      	str	r1, [r2, #0]
 8004a4a:	d1e0      	bne.n	8004a0e <_free_r+0x22>
 8004a4c:	6818      	ldr	r0, [r3, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	6053      	str	r3, [r2, #4]
 8004a52:	4408      	add	r0, r1
 8004a54:	6010      	str	r0, [r2, #0]
 8004a56:	e7da      	b.n	8004a0e <_free_r+0x22>
 8004a58:	d902      	bls.n	8004a60 <_free_r+0x74>
 8004a5a:	230c      	movs	r3, #12
 8004a5c:	602b      	str	r3, [r5, #0]
 8004a5e:	e7d6      	b.n	8004a0e <_free_r+0x22>
 8004a60:	6820      	ldr	r0, [r4, #0]
 8004a62:	1821      	adds	r1, r4, r0
 8004a64:	428b      	cmp	r3, r1
 8004a66:	bf04      	itt	eq
 8004a68:	6819      	ldreq	r1, [r3, #0]
 8004a6a:	685b      	ldreq	r3, [r3, #4]
 8004a6c:	6063      	str	r3, [r4, #4]
 8004a6e:	bf04      	itt	eq
 8004a70:	1809      	addeq	r1, r1, r0
 8004a72:	6021      	streq	r1, [r4, #0]
 8004a74:	6054      	str	r4, [r2, #4]
 8004a76:	e7ca      	b.n	8004a0e <_free_r+0x22>
 8004a78:	bd38      	pop	{r3, r4, r5, pc}
 8004a7a:	bf00      	nop
 8004a7c:	2000030c 	.word	0x2000030c

08004a80 <sbrk_aligned>:
 8004a80:	b570      	push	{r4, r5, r6, lr}
 8004a82:	4e0f      	ldr	r6, [pc, #60]	@ (8004ac0 <sbrk_aligned+0x40>)
 8004a84:	460c      	mov	r4, r1
 8004a86:	6831      	ldr	r1, [r6, #0]
 8004a88:	4605      	mov	r5, r0
 8004a8a:	b911      	cbnz	r1, 8004a92 <sbrk_aligned+0x12>
 8004a8c:	f000 fcb4 	bl	80053f8 <_sbrk_r>
 8004a90:	6030      	str	r0, [r6, #0]
 8004a92:	4621      	mov	r1, r4
 8004a94:	4628      	mov	r0, r5
 8004a96:	f000 fcaf 	bl	80053f8 <_sbrk_r>
 8004a9a:	1c43      	adds	r3, r0, #1
 8004a9c:	d103      	bne.n	8004aa6 <sbrk_aligned+0x26>
 8004a9e:	f04f 34ff 	mov.w	r4, #4294967295
 8004aa2:	4620      	mov	r0, r4
 8004aa4:	bd70      	pop	{r4, r5, r6, pc}
 8004aa6:	1cc4      	adds	r4, r0, #3
 8004aa8:	f024 0403 	bic.w	r4, r4, #3
 8004aac:	42a0      	cmp	r0, r4
 8004aae:	d0f8      	beq.n	8004aa2 <sbrk_aligned+0x22>
 8004ab0:	1a21      	subs	r1, r4, r0
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	f000 fca0 	bl	80053f8 <_sbrk_r>
 8004ab8:	3001      	adds	r0, #1
 8004aba:	d1f2      	bne.n	8004aa2 <sbrk_aligned+0x22>
 8004abc:	e7ef      	b.n	8004a9e <sbrk_aligned+0x1e>
 8004abe:	bf00      	nop
 8004ac0:	20000308 	.word	0x20000308

08004ac4 <_malloc_r>:
 8004ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ac8:	1ccd      	adds	r5, r1, #3
 8004aca:	f025 0503 	bic.w	r5, r5, #3
 8004ace:	3508      	adds	r5, #8
 8004ad0:	2d0c      	cmp	r5, #12
 8004ad2:	bf38      	it	cc
 8004ad4:	250c      	movcc	r5, #12
 8004ad6:	2d00      	cmp	r5, #0
 8004ad8:	4606      	mov	r6, r0
 8004ada:	db01      	blt.n	8004ae0 <_malloc_r+0x1c>
 8004adc:	42a9      	cmp	r1, r5
 8004ade:	d904      	bls.n	8004aea <_malloc_r+0x26>
 8004ae0:	230c      	movs	r3, #12
 8004ae2:	6033      	str	r3, [r6, #0]
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004aea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004bc0 <_malloc_r+0xfc>
 8004aee:	f000 f869 	bl	8004bc4 <__malloc_lock>
 8004af2:	f8d8 3000 	ldr.w	r3, [r8]
 8004af6:	461c      	mov	r4, r3
 8004af8:	bb44      	cbnz	r4, 8004b4c <_malloc_r+0x88>
 8004afa:	4629      	mov	r1, r5
 8004afc:	4630      	mov	r0, r6
 8004afe:	f7ff ffbf 	bl	8004a80 <sbrk_aligned>
 8004b02:	1c43      	adds	r3, r0, #1
 8004b04:	4604      	mov	r4, r0
 8004b06:	d158      	bne.n	8004bba <_malloc_r+0xf6>
 8004b08:	f8d8 4000 	ldr.w	r4, [r8]
 8004b0c:	4627      	mov	r7, r4
 8004b0e:	2f00      	cmp	r7, #0
 8004b10:	d143      	bne.n	8004b9a <_malloc_r+0xd6>
 8004b12:	2c00      	cmp	r4, #0
 8004b14:	d04b      	beq.n	8004bae <_malloc_r+0xea>
 8004b16:	6823      	ldr	r3, [r4, #0]
 8004b18:	4639      	mov	r1, r7
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	eb04 0903 	add.w	r9, r4, r3
 8004b20:	f000 fc6a 	bl	80053f8 <_sbrk_r>
 8004b24:	4581      	cmp	r9, r0
 8004b26:	d142      	bne.n	8004bae <_malloc_r+0xea>
 8004b28:	6821      	ldr	r1, [r4, #0]
 8004b2a:	1a6d      	subs	r5, r5, r1
 8004b2c:	4629      	mov	r1, r5
 8004b2e:	4630      	mov	r0, r6
 8004b30:	f7ff ffa6 	bl	8004a80 <sbrk_aligned>
 8004b34:	3001      	adds	r0, #1
 8004b36:	d03a      	beq.n	8004bae <_malloc_r+0xea>
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	442b      	add	r3, r5
 8004b3c:	6023      	str	r3, [r4, #0]
 8004b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	bb62      	cbnz	r2, 8004ba0 <_malloc_r+0xdc>
 8004b46:	f8c8 7000 	str.w	r7, [r8]
 8004b4a:	e00f      	b.n	8004b6c <_malloc_r+0xa8>
 8004b4c:	6822      	ldr	r2, [r4, #0]
 8004b4e:	1b52      	subs	r2, r2, r5
 8004b50:	d420      	bmi.n	8004b94 <_malloc_r+0xd0>
 8004b52:	2a0b      	cmp	r2, #11
 8004b54:	d917      	bls.n	8004b86 <_malloc_r+0xc2>
 8004b56:	1961      	adds	r1, r4, r5
 8004b58:	42a3      	cmp	r3, r4
 8004b5a:	6025      	str	r5, [r4, #0]
 8004b5c:	bf18      	it	ne
 8004b5e:	6059      	strne	r1, [r3, #4]
 8004b60:	6863      	ldr	r3, [r4, #4]
 8004b62:	bf08      	it	eq
 8004b64:	f8c8 1000 	streq.w	r1, [r8]
 8004b68:	5162      	str	r2, [r4, r5]
 8004b6a:	604b      	str	r3, [r1, #4]
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	f000 f82f 	bl	8004bd0 <__malloc_unlock>
 8004b72:	f104 000b 	add.w	r0, r4, #11
 8004b76:	1d23      	adds	r3, r4, #4
 8004b78:	f020 0007 	bic.w	r0, r0, #7
 8004b7c:	1ac2      	subs	r2, r0, r3
 8004b7e:	bf1c      	itt	ne
 8004b80:	1a1b      	subne	r3, r3, r0
 8004b82:	50a3      	strne	r3, [r4, r2]
 8004b84:	e7af      	b.n	8004ae6 <_malloc_r+0x22>
 8004b86:	6862      	ldr	r2, [r4, #4]
 8004b88:	42a3      	cmp	r3, r4
 8004b8a:	bf0c      	ite	eq
 8004b8c:	f8c8 2000 	streq.w	r2, [r8]
 8004b90:	605a      	strne	r2, [r3, #4]
 8004b92:	e7eb      	b.n	8004b6c <_malloc_r+0xa8>
 8004b94:	4623      	mov	r3, r4
 8004b96:	6864      	ldr	r4, [r4, #4]
 8004b98:	e7ae      	b.n	8004af8 <_malloc_r+0x34>
 8004b9a:	463c      	mov	r4, r7
 8004b9c:	687f      	ldr	r7, [r7, #4]
 8004b9e:	e7b6      	b.n	8004b0e <_malloc_r+0x4a>
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	42a3      	cmp	r3, r4
 8004ba6:	d1fb      	bne.n	8004ba0 <_malloc_r+0xdc>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	6053      	str	r3, [r2, #4]
 8004bac:	e7de      	b.n	8004b6c <_malloc_r+0xa8>
 8004bae:	230c      	movs	r3, #12
 8004bb0:	6033      	str	r3, [r6, #0]
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f000 f80c 	bl	8004bd0 <__malloc_unlock>
 8004bb8:	e794      	b.n	8004ae4 <_malloc_r+0x20>
 8004bba:	6005      	str	r5, [r0, #0]
 8004bbc:	e7d6      	b.n	8004b6c <_malloc_r+0xa8>
 8004bbe:	bf00      	nop
 8004bc0:	2000030c 	.word	0x2000030c

08004bc4 <__malloc_lock>:
 8004bc4:	4801      	ldr	r0, [pc, #4]	@ (8004bcc <__malloc_lock+0x8>)
 8004bc6:	f7ff bf0e 	b.w	80049e6 <__retarget_lock_acquire_recursive>
 8004bca:	bf00      	nop
 8004bcc:	20000304 	.word	0x20000304

08004bd0 <__malloc_unlock>:
 8004bd0:	4801      	ldr	r0, [pc, #4]	@ (8004bd8 <__malloc_unlock+0x8>)
 8004bd2:	f7ff bf09 	b.w	80049e8 <__retarget_lock_release_recursive>
 8004bd6:	bf00      	nop
 8004bd8:	20000304 	.word	0x20000304

08004bdc <__sfputc_r>:
 8004bdc:	6893      	ldr	r3, [r2, #8]
 8004bde:	3b01      	subs	r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	b410      	push	{r4}
 8004be4:	6093      	str	r3, [r2, #8]
 8004be6:	da08      	bge.n	8004bfa <__sfputc_r+0x1e>
 8004be8:	6994      	ldr	r4, [r2, #24]
 8004bea:	42a3      	cmp	r3, r4
 8004bec:	db01      	blt.n	8004bf2 <__sfputc_r+0x16>
 8004bee:	290a      	cmp	r1, #10
 8004bf0:	d103      	bne.n	8004bfa <__sfputc_r+0x1e>
 8004bf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004bf6:	f000 bb6b 	b.w	80052d0 <__swbuf_r>
 8004bfa:	6813      	ldr	r3, [r2, #0]
 8004bfc:	1c58      	adds	r0, r3, #1
 8004bfe:	6010      	str	r0, [r2, #0]
 8004c00:	7019      	strb	r1, [r3, #0]
 8004c02:	4608      	mov	r0, r1
 8004c04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <__sfputs_r>:
 8004c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0c:	4606      	mov	r6, r0
 8004c0e:	460f      	mov	r7, r1
 8004c10:	4614      	mov	r4, r2
 8004c12:	18d5      	adds	r5, r2, r3
 8004c14:	42ac      	cmp	r4, r5
 8004c16:	d101      	bne.n	8004c1c <__sfputs_r+0x12>
 8004c18:	2000      	movs	r0, #0
 8004c1a:	e007      	b.n	8004c2c <__sfputs_r+0x22>
 8004c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c20:	463a      	mov	r2, r7
 8004c22:	4630      	mov	r0, r6
 8004c24:	f7ff ffda 	bl	8004bdc <__sfputc_r>
 8004c28:	1c43      	adds	r3, r0, #1
 8004c2a:	d1f3      	bne.n	8004c14 <__sfputs_r+0xa>
 8004c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c30 <_vfiprintf_r>:
 8004c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c34:	460d      	mov	r5, r1
 8004c36:	b09d      	sub	sp, #116	@ 0x74
 8004c38:	4614      	mov	r4, r2
 8004c3a:	4698      	mov	r8, r3
 8004c3c:	4606      	mov	r6, r0
 8004c3e:	b118      	cbz	r0, 8004c48 <_vfiprintf_r+0x18>
 8004c40:	6a03      	ldr	r3, [r0, #32]
 8004c42:	b90b      	cbnz	r3, 8004c48 <_vfiprintf_r+0x18>
 8004c44:	f7ff fdca 	bl	80047dc <__sinit>
 8004c48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c4a:	07d9      	lsls	r1, r3, #31
 8004c4c:	d405      	bmi.n	8004c5a <_vfiprintf_r+0x2a>
 8004c4e:	89ab      	ldrh	r3, [r5, #12]
 8004c50:	059a      	lsls	r2, r3, #22
 8004c52:	d402      	bmi.n	8004c5a <_vfiprintf_r+0x2a>
 8004c54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c56:	f7ff fec6 	bl	80049e6 <__retarget_lock_acquire_recursive>
 8004c5a:	89ab      	ldrh	r3, [r5, #12]
 8004c5c:	071b      	lsls	r3, r3, #28
 8004c5e:	d501      	bpl.n	8004c64 <_vfiprintf_r+0x34>
 8004c60:	692b      	ldr	r3, [r5, #16]
 8004c62:	b99b      	cbnz	r3, 8004c8c <_vfiprintf_r+0x5c>
 8004c64:	4629      	mov	r1, r5
 8004c66:	4630      	mov	r0, r6
 8004c68:	f000 fb70 	bl	800534c <__swsetup_r>
 8004c6c:	b170      	cbz	r0, 8004c8c <_vfiprintf_r+0x5c>
 8004c6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c70:	07dc      	lsls	r4, r3, #31
 8004c72:	d504      	bpl.n	8004c7e <_vfiprintf_r+0x4e>
 8004c74:	f04f 30ff 	mov.w	r0, #4294967295
 8004c78:	b01d      	add	sp, #116	@ 0x74
 8004c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c7e:	89ab      	ldrh	r3, [r5, #12]
 8004c80:	0598      	lsls	r0, r3, #22
 8004c82:	d4f7      	bmi.n	8004c74 <_vfiprintf_r+0x44>
 8004c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c86:	f7ff feaf 	bl	80049e8 <__retarget_lock_release_recursive>
 8004c8a:	e7f3      	b.n	8004c74 <_vfiprintf_r+0x44>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c90:	2320      	movs	r3, #32
 8004c92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c96:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c9a:	2330      	movs	r3, #48	@ 0x30
 8004c9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e4c <_vfiprintf_r+0x21c>
 8004ca0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ca4:	f04f 0901 	mov.w	r9, #1
 8004ca8:	4623      	mov	r3, r4
 8004caa:	469a      	mov	sl, r3
 8004cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cb0:	b10a      	cbz	r2, 8004cb6 <_vfiprintf_r+0x86>
 8004cb2:	2a25      	cmp	r2, #37	@ 0x25
 8004cb4:	d1f9      	bne.n	8004caa <_vfiprintf_r+0x7a>
 8004cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8004cba:	d00b      	beq.n	8004cd4 <_vfiprintf_r+0xa4>
 8004cbc:	465b      	mov	r3, fp
 8004cbe:	4622      	mov	r2, r4
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	4630      	mov	r0, r6
 8004cc4:	f7ff ffa1 	bl	8004c0a <__sfputs_r>
 8004cc8:	3001      	adds	r0, #1
 8004cca:	f000 80a7 	beq.w	8004e1c <_vfiprintf_r+0x1ec>
 8004cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cd0:	445a      	add	r2, fp
 8004cd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 809f 	beq.w	8004e1c <_vfiprintf_r+0x1ec>
 8004cde:	2300      	movs	r3, #0
 8004ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ce8:	f10a 0a01 	add.w	sl, sl, #1
 8004cec:	9304      	str	r3, [sp, #16]
 8004cee:	9307      	str	r3, [sp, #28]
 8004cf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004cf4:	931a      	str	r3, [sp, #104]	@ 0x68
 8004cf6:	4654      	mov	r4, sl
 8004cf8:	2205      	movs	r2, #5
 8004cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cfe:	4853      	ldr	r0, [pc, #332]	@ (8004e4c <_vfiprintf_r+0x21c>)
 8004d00:	f7fb fa66 	bl	80001d0 <memchr>
 8004d04:	9a04      	ldr	r2, [sp, #16]
 8004d06:	b9d8      	cbnz	r0, 8004d40 <_vfiprintf_r+0x110>
 8004d08:	06d1      	lsls	r1, r2, #27
 8004d0a:	bf44      	itt	mi
 8004d0c:	2320      	movmi	r3, #32
 8004d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d12:	0713      	lsls	r3, r2, #28
 8004d14:	bf44      	itt	mi
 8004d16:	232b      	movmi	r3, #43	@ 0x2b
 8004d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8004d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d22:	d015      	beq.n	8004d50 <_vfiprintf_r+0x120>
 8004d24:	9a07      	ldr	r2, [sp, #28]
 8004d26:	4654      	mov	r4, sl
 8004d28:	2000      	movs	r0, #0
 8004d2a:	f04f 0c0a 	mov.w	ip, #10
 8004d2e:	4621      	mov	r1, r4
 8004d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d34:	3b30      	subs	r3, #48	@ 0x30
 8004d36:	2b09      	cmp	r3, #9
 8004d38:	d94b      	bls.n	8004dd2 <_vfiprintf_r+0x1a2>
 8004d3a:	b1b0      	cbz	r0, 8004d6a <_vfiprintf_r+0x13a>
 8004d3c:	9207      	str	r2, [sp, #28]
 8004d3e:	e014      	b.n	8004d6a <_vfiprintf_r+0x13a>
 8004d40:	eba0 0308 	sub.w	r3, r0, r8
 8004d44:	fa09 f303 	lsl.w	r3, r9, r3
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	9304      	str	r3, [sp, #16]
 8004d4c:	46a2      	mov	sl, r4
 8004d4e:	e7d2      	b.n	8004cf6 <_vfiprintf_r+0xc6>
 8004d50:	9b03      	ldr	r3, [sp, #12]
 8004d52:	1d19      	adds	r1, r3, #4
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	9103      	str	r1, [sp, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	bfbb      	ittet	lt
 8004d5c:	425b      	neglt	r3, r3
 8004d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8004d62:	9307      	strge	r3, [sp, #28]
 8004d64:	9307      	strlt	r3, [sp, #28]
 8004d66:	bfb8      	it	lt
 8004d68:	9204      	strlt	r2, [sp, #16]
 8004d6a:	7823      	ldrb	r3, [r4, #0]
 8004d6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d6e:	d10a      	bne.n	8004d86 <_vfiprintf_r+0x156>
 8004d70:	7863      	ldrb	r3, [r4, #1]
 8004d72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d74:	d132      	bne.n	8004ddc <_vfiprintf_r+0x1ac>
 8004d76:	9b03      	ldr	r3, [sp, #12]
 8004d78:	1d1a      	adds	r2, r3, #4
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	9203      	str	r2, [sp, #12]
 8004d7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d82:	3402      	adds	r4, #2
 8004d84:	9305      	str	r3, [sp, #20]
 8004d86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e5c <_vfiprintf_r+0x22c>
 8004d8a:	7821      	ldrb	r1, [r4, #0]
 8004d8c:	2203      	movs	r2, #3
 8004d8e:	4650      	mov	r0, sl
 8004d90:	f7fb fa1e 	bl	80001d0 <memchr>
 8004d94:	b138      	cbz	r0, 8004da6 <_vfiprintf_r+0x176>
 8004d96:	9b04      	ldr	r3, [sp, #16]
 8004d98:	eba0 000a 	sub.w	r0, r0, sl
 8004d9c:	2240      	movs	r2, #64	@ 0x40
 8004d9e:	4082      	lsls	r2, r0
 8004da0:	4313      	orrs	r3, r2
 8004da2:	3401      	adds	r4, #1
 8004da4:	9304      	str	r3, [sp, #16]
 8004da6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004daa:	4829      	ldr	r0, [pc, #164]	@ (8004e50 <_vfiprintf_r+0x220>)
 8004dac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004db0:	2206      	movs	r2, #6
 8004db2:	f7fb fa0d 	bl	80001d0 <memchr>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	d03f      	beq.n	8004e3a <_vfiprintf_r+0x20a>
 8004dba:	4b26      	ldr	r3, [pc, #152]	@ (8004e54 <_vfiprintf_r+0x224>)
 8004dbc:	bb1b      	cbnz	r3, 8004e06 <_vfiprintf_r+0x1d6>
 8004dbe:	9b03      	ldr	r3, [sp, #12]
 8004dc0:	3307      	adds	r3, #7
 8004dc2:	f023 0307 	bic.w	r3, r3, #7
 8004dc6:	3308      	adds	r3, #8
 8004dc8:	9303      	str	r3, [sp, #12]
 8004dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dcc:	443b      	add	r3, r7
 8004dce:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dd0:	e76a      	b.n	8004ca8 <_vfiprintf_r+0x78>
 8004dd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	2001      	movs	r0, #1
 8004dda:	e7a8      	b.n	8004d2e <_vfiprintf_r+0xfe>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	3401      	adds	r4, #1
 8004de0:	9305      	str	r3, [sp, #20]
 8004de2:	4619      	mov	r1, r3
 8004de4:	f04f 0c0a 	mov.w	ip, #10
 8004de8:	4620      	mov	r0, r4
 8004dea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dee:	3a30      	subs	r2, #48	@ 0x30
 8004df0:	2a09      	cmp	r2, #9
 8004df2:	d903      	bls.n	8004dfc <_vfiprintf_r+0x1cc>
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0c6      	beq.n	8004d86 <_vfiprintf_r+0x156>
 8004df8:	9105      	str	r1, [sp, #20]
 8004dfa:	e7c4      	b.n	8004d86 <_vfiprintf_r+0x156>
 8004dfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e00:	4604      	mov	r4, r0
 8004e02:	2301      	movs	r3, #1
 8004e04:	e7f0      	b.n	8004de8 <_vfiprintf_r+0x1b8>
 8004e06:	ab03      	add	r3, sp, #12
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	462a      	mov	r2, r5
 8004e0c:	4b12      	ldr	r3, [pc, #72]	@ (8004e58 <_vfiprintf_r+0x228>)
 8004e0e:	a904      	add	r1, sp, #16
 8004e10:	4630      	mov	r0, r6
 8004e12:	f3af 8000 	nop.w
 8004e16:	4607      	mov	r7, r0
 8004e18:	1c78      	adds	r0, r7, #1
 8004e1a:	d1d6      	bne.n	8004dca <_vfiprintf_r+0x19a>
 8004e1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e1e:	07d9      	lsls	r1, r3, #31
 8004e20:	d405      	bmi.n	8004e2e <_vfiprintf_r+0x1fe>
 8004e22:	89ab      	ldrh	r3, [r5, #12]
 8004e24:	059a      	lsls	r2, r3, #22
 8004e26:	d402      	bmi.n	8004e2e <_vfiprintf_r+0x1fe>
 8004e28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e2a:	f7ff fddd 	bl	80049e8 <__retarget_lock_release_recursive>
 8004e2e:	89ab      	ldrh	r3, [r5, #12]
 8004e30:	065b      	lsls	r3, r3, #25
 8004e32:	f53f af1f 	bmi.w	8004c74 <_vfiprintf_r+0x44>
 8004e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e38:	e71e      	b.n	8004c78 <_vfiprintf_r+0x48>
 8004e3a:	ab03      	add	r3, sp, #12
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	462a      	mov	r2, r5
 8004e40:	4b05      	ldr	r3, [pc, #20]	@ (8004e58 <_vfiprintf_r+0x228>)
 8004e42:	a904      	add	r1, sp, #16
 8004e44:	4630      	mov	r0, r6
 8004e46:	f000 f879 	bl	8004f3c <_printf_i>
 8004e4a:	e7e4      	b.n	8004e16 <_vfiprintf_r+0x1e6>
 8004e4c:	08005598 	.word	0x08005598
 8004e50:	080055a2 	.word	0x080055a2
 8004e54:	00000000 	.word	0x00000000
 8004e58:	08004c0b 	.word	0x08004c0b
 8004e5c:	0800559e 	.word	0x0800559e

08004e60 <_printf_common>:
 8004e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e64:	4616      	mov	r6, r2
 8004e66:	4698      	mov	r8, r3
 8004e68:	688a      	ldr	r2, [r1, #8]
 8004e6a:	690b      	ldr	r3, [r1, #16]
 8004e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e70:	4293      	cmp	r3, r2
 8004e72:	bfb8      	it	lt
 8004e74:	4613      	movlt	r3, r2
 8004e76:	6033      	str	r3, [r6, #0]
 8004e78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e7c:	4607      	mov	r7, r0
 8004e7e:	460c      	mov	r4, r1
 8004e80:	b10a      	cbz	r2, 8004e86 <_printf_common+0x26>
 8004e82:	3301      	adds	r3, #1
 8004e84:	6033      	str	r3, [r6, #0]
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	0699      	lsls	r1, r3, #26
 8004e8a:	bf42      	ittt	mi
 8004e8c:	6833      	ldrmi	r3, [r6, #0]
 8004e8e:	3302      	addmi	r3, #2
 8004e90:	6033      	strmi	r3, [r6, #0]
 8004e92:	6825      	ldr	r5, [r4, #0]
 8004e94:	f015 0506 	ands.w	r5, r5, #6
 8004e98:	d106      	bne.n	8004ea8 <_printf_common+0x48>
 8004e9a:	f104 0a19 	add.w	sl, r4, #25
 8004e9e:	68e3      	ldr	r3, [r4, #12]
 8004ea0:	6832      	ldr	r2, [r6, #0]
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	42ab      	cmp	r3, r5
 8004ea6:	dc26      	bgt.n	8004ef6 <_printf_common+0x96>
 8004ea8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004eac:	6822      	ldr	r2, [r4, #0]
 8004eae:	3b00      	subs	r3, #0
 8004eb0:	bf18      	it	ne
 8004eb2:	2301      	movne	r3, #1
 8004eb4:	0692      	lsls	r2, r2, #26
 8004eb6:	d42b      	bmi.n	8004f10 <_printf_common+0xb0>
 8004eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	4638      	mov	r0, r7
 8004ec0:	47c8      	blx	r9
 8004ec2:	3001      	adds	r0, #1
 8004ec4:	d01e      	beq.n	8004f04 <_printf_common+0xa4>
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	6922      	ldr	r2, [r4, #16]
 8004eca:	f003 0306 	and.w	r3, r3, #6
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	bf02      	ittt	eq
 8004ed2:	68e5      	ldreq	r5, [r4, #12]
 8004ed4:	6833      	ldreq	r3, [r6, #0]
 8004ed6:	1aed      	subeq	r5, r5, r3
 8004ed8:	68a3      	ldr	r3, [r4, #8]
 8004eda:	bf0c      	ite	eq
 8004edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ee0:	2500      	movne	r5, #0
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	bfc4      	itt	gt
 8004ee6:	1a9b      	subgt	r3, r3, r2
 8004ee8:	18ed      	addgt	r5, r5, r3
 8004eea:	2600      	movs	r6, #0
 8004eec:	341a      	adds	r4, #26
 8004eee:	42b5      	cmp	r5, r6
 8004ef0:	d11a      	bne.n	8004f28 <_printf_common+0xc8>
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	e008      	b.n	8004f08 <_printf_common+0xa8>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	4652      	mov	r2, sl
 8004efa:	4641      	mov	r1, r8
 8004efc:	4638      	mov	r0, r7
 8004efe:	47c8      	blx	r9
 8004f00:	3001      	adds	r0, #1
 8004f02:	d103      	bne.n	8004f0c <_printf_common+0xac>
 8004f04:	f04f 30ff 	mov.w	r0, #4294967295
 8004f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f0c:	3501      	adds	r5, #1
 8004f0e:	e7c6      	b.n	8004e9e <_printf_common+0x3e>
 8004f10:	18e1      	adds	r1, r4, r3
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	2030      	movs	r0, #48	@ 0x30
 8004f16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f1a:	4422      	add	r2, r4
 8004f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f24:	3302      	adds	r3, #2
 8004f26:	e7c7      	b.n	8004eb8 <_printf_common+0x58>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	4622      	mov	r2, r4
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	4638      	mov	r0, r7
 8004f30:	47c8      	blx	r9
 8004f32:	3001      	adds	r0, #1
 8004f34:	d0e6      	beq.n	8004f04 <_printf_common+0xa4>
 8004f36:	3601      	adds	r6, #1
 8004f38:	e7d9      	b.n	8004eee <_printf_common+0x8e>
	...

08004f3c <_printf_i>:
 8004f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f40:	7e0f      	ldrb	r7, [r1, #24]
 8004f42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f44:	2f78      	cmp	r7, #120	@ 0x78
 8004f46:	4691      	mov	r9, r2
 8004f48:	4680      	mov	r8, r0
 8004f4a:	460c      	mov	r4, r1
 8004f4c:	469a      	mov	sl, r3
 8004f4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f52:	d807      	bhi.n	8004f64 <_printf_i+0x28>
 8004f54:	2f62      	cmp	r7, #98	@ 0x62
 8004f56:	d80a      	bhi.n	8004f6e <_printf_i+0x32>
 8004f58:	2f00      	cmp	r7, #0
 8004f5a:	f000 80d1 	beq.w	8005100 <_printf_i+0x1c4>
 8004f5e:	2f58      	cmp	r7, #88	@ 0x58
 8004f60:	f000 80b8 	beq.w	80050d4 <_printf_i+0x198>
 8004f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f6c:	e03a      	b.n	8004fe4 <_printf_i+0xa8>
 8004f6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f72:	2b15      	cmp	r3, #21
 8004f74:	d8f6      	bhi.n	8004f64 <_printf_i+0x28>
 8004f76:	a101      	add	r1, pc, #4	@ (adr r1, 8004f7c <_printf_i+0x40>)
 8004f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f7c:	08004fd5 	.word	0x08004fd5
 8004f80:	08004fe9 	.word	0x08004fe9
 8004f84:	08004f65 	.word	0x08004f65
 8004f88:	08004f65 	.word	0x08004f65
 8004f8c:	08004f65 	.word	0x08004f65
 8004f90:	08004f65 	.word	0x08004f65
 8004f94:	08004fe9 	.word	0x08004fe9
 8004f98:	08004f65 	.word	0x08004f65
 8004f9c:	08004f65 	.word	0x08004f65
 8004fa0:	08004f65 	.word	0x08004f65
 8004fa4:	08004f65 	.word	0x08004f65
 8004fa8:	080050e7 	.word	0x080050e7
 8004fac:	08005013 	.word	0x08005013
 8004fb0:	080050a1 	.word	0x080050a1
 8004fb4:	08004f65 	.word	0x08004f65
 8004fb8:	08004f65 	.word	0x08004f65
 8004fbc:	08005109 	.word	0x08005109
 8004fc0:	08004f65 	.word	0x08004f65
 8004fc4:	08005013 	.word	0x08005013
 8004fc8:	08004f65 	.word	0x08004f65
 8004fcc:	08004f65 	.word	0x08004f65
 8004fd0:	080050a9 	.word	0x080050a9
 8004fd4:	6833      	ldr	r3, [r6, #0]
 8004fd6:	1d1a      	adds	r2, r3, #4
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6032      	str	r2, [r6, #0]
 8004fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e09c      	b.n	8005122 <_printf_i+0x1e6>
 8004fe8:	6833      	ldr	r3, [r6, #0]
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	1d19      	adds	r1, r3, #4
 8004fee:	6031      	str	r1, [r6, #0]
 8004ff0:	0606      	lsls	r6, r0, #24
 8004ff2:	d501      	bpl.n	8004ff8 <_printf_i+0xbc>
 8004ff4:	681d      	ldr	r5, [r3, #0]
 8004ff6:	e003      	b.n	8005000 <_printf_i+0xc4>
 8004ff8:	0645      	lsls	r5, r0, #25
 8004ffa:	d5fb      	bpl.n	8004ff4 <_printf_i+0xb8>
 8004ffc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005000:	2d00      	cmp	r5, #0
 8005002:	da03      	bge.n	800500c <_printf_i+0xd0>
 8005004:	232d      	movs	r3, #45	@ 0x2d
 8005006:	426d      	negs	r5, r5
 8005008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800500c:	4858      	ldr	r0, [pc, #352]	@ (8005170 <_printf_i+0x234>)
 800500e:	230a      	movs	r3, #10
 8005010:	e011      	b.n	8005036 <_printf_i+0xfa>
 8005012:	6821      	ldr	r1, [r4, #0]
 8005014:	6833      	ldr	r3, [r6, #0]
 8005016:	0608      	lsls	r0, r1, #24
 8005018:	f853 5b04 	ldr.w	r5, [r3], #4
 800501c:	d402      	bmi.n	8005024 <_printf_i+0xe8>
 800501e:	0649      	lsls	r1, r1, #25
 8005020:	bf48      	it	mi
 8005022:	b2ad      	uxthmi	r5, r5
 8005024:	2f6f      	cmp	r7, #111	@ 0x6f
 8005026:	4852      	ldr	r0, [pc, #328]	@ (8005170 <_printf_i+0x234>)
 8005028:	6033      	str	r3, [r6, #0]
 800502a:	bf14      	ite	ne
 800502c:	230a      	movne	r3, #10
 800502e:	2308      	moveq	r3, #8
 8005030:	2100      	movs	r1, #0
 8005032:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005036:	6866      	ldr	r6, [r4, #4]
 8005038:	60a6      	str	r6, [r4, #8]
 800503a:	2e00      	cmp	r6, #0
 800503c:	db05      	blt.n	800504a <_printf_i+0x10e>
 800503e:	6821      	ldr	r1, [r4, #0]
 8005040:	432e      	orrs	r6, r5
 8005042:	f021 0104 	bic.w	r1, r1, #4
 8005046:	6021      	str	r1, [r4, #0]
 8005048:	d04b      	beq.n	80050e2 <_printf_i+0x1a6>
 800504a:	4616      	mov	r6, r2
 800504c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005050:	fb03 5711 	mls	r7, r3, r1, r5
 8005054:	5dc7      	ldrb	r7, [r0, r7]
 8005056:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800505a:	462f      	mov	r7, r5
 800505c:	42bb      	cmp	r3, r7
 800505e:	460d      	mov	r5, r1
 8005060:	d9f4      	bls.n	800504c <_printf_i+0x110>
 8005062:	2b08      	cmp	r3, #8
 8005064:	d10b      	bne.n	800507e <_printf_i+0x142>
 8005066:	6823      	ldr	r3, [r4, #0]
 8005068:	07df      	lsls	r7, r3, #31
 800506a:	d508      	bpl.n	800507e <_printf_i+0x142>
 800506c:	6923      	ldr	r3, [r4, #16]
 800506e:	6861      	ldr	r1, [r4, #4]
 8005070:	4299      	cmp	r1, r3
 8005072:	bfde      	ittt	le
 8005074:	2330      	movle	r3, #48	@ 0x30
 8005076:	f806 3c01 	strble.w	r3, [r6, #-1]
 800507a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800507e:	1b92      	subs	r2, r2, r6
 8005080:	6122      	str	r2, [r4, #16]
 8005082:	f8cd a000 	str.w	sl, [sp]
 8005086:	464b      	mov	r3, r9
 8005088:	aa03      	add	r2, sp, #12
 800508a:	4621      	mov	r1, r4
 800508c:	4640      	mov	r0, r8
 800508e:	f7ff fee7 	bl	8004e60 <_printf_common>
 8005092:	3001      	adds	r0, #1
 8005094:	d14a      	bne.n	800512c <_printf_i+0x1f0>
 8005096:	f04f 30ff 	mov.w	r0, #4294967295
 800509a:	b004      	add	sp, #16
 800509c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	f043 0320 	orr.w	r3, r3, #32
 80050a6:	6023      	str	r3, [r4, #0]
 80050a8:	4832      	ldr	r0, [pc, #200]	@ (8005174 <_printf_i+0x238>)
 80050aa:	2778      	movs	r7, #120	@ 0x78
 80050ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	6831      	ldr	r1, [r6, #0]
 80050b4:	061f      	lsls	r7, r3, #24
 80050b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80050ba:	d402      	bmi.n	80050c2 <_printf_i+0x186>
 80050bc:	065f      	lsls	r7, r3, #25
 80050be:	bf48      	it	mi
 80050c0:	b2ad      	uxthmi	r5, r5
 80050c2:	6031      	str	r1, [r6, #0]
 80050c4:	07d9      	lsls	r1, r3, #31
 80050c6:	bf44      	itt	mi
 80050c8:	f043 0320 	orrmi.w	r3, r3, #32
 80050cc:	6023      	strmi	r3, [r4, #0]
 80050ce:	b11d      	cbz	r5, 80050d8 <_printf_i+0x19c>
 80050d0:	2310      	movs	r3, #16
 80050d2:	e7ad      	b.n	8005030 <_printf_i+0xf4>
 80050d4:	4826      	ldr	r0, [pc, #152]	@ (8005170 <_printf_i+0x234>)
 80050d6:	e7e9      	b.n	80050ac <_printf_i+0x170>
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	f023 0320 	bic.w	r3, r3, #32
 80050de:	6023      	str	r3, [r4, #0]
 80050e0:	e7f6      	b.n	80050d0 <_printf_i+0x194>
 80050e2:	4616      	mov	r6, r2
 80050e4:	e7bd      	b.n	8005062 <_printf_i+0x126>
 80050e6:	6833      	ldr	r3, [r6, #0]
 80050e8:	6825      	ldr	r5, [r4, #0]
 80050ea:	6961      	ldr	r1, [r4, #20]
 80050ec:	1d18      	adds	r0, r3, #4
 80050ee:	6030      	str	r0, [r6, #0]
 80050f0:	062e      	lsls	r6, r5, #24
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	d501      	bpl.n	80050fa <_printf_i+0x1be>
 80050f6:	6019      	str	r1, [r3, #0]
 80050f8:	e002      	b.n	8005100 <_printf_i+0x1c4>
 80050fa:	0668      	lsls	r0, r5, #25
 80050fc:	d5fb      	bpl.n	80050f6 <_printf_i+0x1ba>
 80050fe:	8019      	strh	r1, [r3, #0]
 8005100:	2300      	movs	r3, #0
 8005102:	6123      	str	r3, [r4, #16]
 8005104:	4616      	mov	r6, r2
 8005106:	e7bc      	b.n	8005082 <_printf_i+0x146>
 8005108:	6833      	ldr	r3, [r6, #0]
 800510a:	1d1a      	adds	r2, r3, #4
 800510c:	6032      	str	r2, [r6, #0]
 800510e:	681e      	ldr	r6, [r3, #0]
 8005110:	6862      	ldr	r2, [r4, #4]
 8005112:	2100      	movs	r1, #0
 8005114:	4630      	mov	r0, r6
 8005116:	f7fb f85b 	bl	80001d0 <memchr>
 800511a:	b108      	cbz	r0, 8005120 <_printf_i+0x1e4>
 800511c:	1b80      	subs	r0, r0, r6
 800511e:	6060      	str	r0, [r4, #4]
 8005120:	6863      	ldr	r3, [r4, #4]
 8005122:	6123      	str	r3, [r4, #16]
 8005124:	2300      	movs	r3, #0
 8005126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800512a:	e7aa      	b.n	8005082 <_printf_i+0x146>
 800512c:	6923      	ldr	r3, [r4, #16]
 800512e:	4632      	mov	r2, r6
 8005130:	4649      	mov	r1, r9
 8005132:	4640      	mov	r0, r8
 8005134:	47d0      	blx	sl
 8005136:	3001      	adds	r0, #1
 8005138:	d0ad      	beq.n	8005096 <_printf_i+0x15a>
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	079b      	lsls	r3, r3, #30
 800513e:	d413      	bmi.n	8005168 <_printf_i+0x22c>
 8005140:	68e0      	ldr	r0, [r4, #12]
 8005142:	9b03      	ldr	r3, [sp, #12]
 8005144:	4298      	cmp	r0, r3
 8005146:	bfb8      	it	lt
 8005148:	4618      	movlt	r0, r3
 800514a:	e7a6      	b.n	800509a <_printf_i+0x15e>
 800514c:	2301      	movs	r3, #1
 800514e:	4632      	mov	r2, r6
 8005150:	4649      	mov	r1, r9
 8005152:	4640      	mov	r0, r8
 8005154:	47d0      	blx	sl
 8005156:	3001      	adds	r0, #1
 8005158:	d09d      	beq.n	8005096 <_printf_i+0x15a>
 800515a:	3501      	adds	r5, #1
 800515c:	68e3      	ldr	r3, [r4, #12]
 800515e:	9903      	ldr	r1, [sp, #12]
 8005160:	1a5b      	subs	r3, r3, r1
 8005162:	42ab      	cmp	r3, r5
 8005164:	dcf2      	bgt.n	800514c <_printf_i+0x210>
 8005166:	e7eb      	b.n	8005140 <_printf_i+0x204>
 8005168:	2500      	movs	r5, #0
 800516a:	f104 0619 	add.w	r6, r4, #25
 800516e:	e7f5      	b.n	800515c <_printf_i+0x220>
 8005170:	080055a9 	.word	0x080055a9
 8005174:	080055ba 	.word	0x080055ba

08005178 <__sflush_r>:
 8005178:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800517c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005180:	0716      	lsls	r6, r2, #28
 8005182:	4605      	mov	r5, r0
 8005184:	460c      	mov	r4, r1
 8005186:	d454      	bmi.n	8005232 <__sflush_r+0xba>
 8005188:	684b      	ldr	r3, [r1, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	dc02      	bgt.n	8005194 <__sflush_r+0x1c>
 800518e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005190:	2b00      	cmp	r3, #0
 8005192:	dd48      	ble.n	8005226 <__sflush_r+0xae>
 8005194:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005196:	2e00      	cmp	r6, #0
 8005198:	d045      	beq.n	8005226 <__sflush_r+0xae>
 800519a:	2300      	movs	r3, #0
 800519c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80051a0:	682f      	ldr	r7, [r5, #0]
 80051a2:	6a21      	ldr	r1, [r4, #32]
 80051a4:	602b      	str	r3, [r5, #0]
 80051a6:	d030      	beq.n	800520a <__sflush_r+0x92>
 80051a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80051aa:	89a3      	ldrh	r3, [r4, #12]
 80051ac:	0759      	lsls	r1, r3, #29
 80051ae:	d505      	bpl.n	80051bc <__sflush_r+0x44>
 80051b0:	6863      	ldr	r3, [r4, #4]
 80051b2:	1ad2      	subs	r2, r2, r3
 80051b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051b6:	b10b      	cbz	r3, 80051bc <__sflush_r+0x44>
 80051b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051ba:	1ad2      	subs	r2, r2, r3
 80051bc:	2300      	movs	r3, #0
 80051be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051c0:	6a21      	ldr	r1, [r4, #32]
 80051c2:	4628      	mov	r0, r5
 80051c4:	47b0      	blx	r6
 80051c6:	1c43      	adds	r3, r0, #1
 80051c8:	89a3      	ldrh	r3, [r4, #12]
 80051ca:	d106      	bne.n	80051da <__sflush_r+0x62>
 80051cc:	6829      	ldr	r1, [r5, #0]
 80051ce:	291d      	cmp	r1, #29
 80051d0:	d82b      	bhi.n	800522a <__sflush_r+0xb2>
 80051d2:	4a2a      	ldr	r2, [pc, #168]	@ (800527c <__sflush_r+0x104>)
 80051d4:	40ca      	lsrs	r2, r1
 80051d6:	07d6      	lsls	r6, r2, #31
 80051d8:	d527      	bpl.n	800522a <__sflush_r+0xb2>
 80051da:	2200      	movs	r2, #0
 80051dc:	6062      	str	r2, [r4, #4]
 80051de:	04d9      	lsls	r1, r3, #19
 80051e0:	6922      	ldr	r2, [r4, #16]
 80051e2:	6022      	str	r2, [r4, #0]
 80051e4:	d504      	bpl.n	80051f0 <__sflush_r+0x78>
 80051e6:	1c42      	adds	r2, r0, #1
 80051e8:	d101      	bne.n	80051ee <__sflush_r+0x76>
 80051ea:	682b      	ldr	r3, [r5, #0]
 80051ec:	b903      	cbnz	r3, 80051f0 <__sflush_r+0x78>
 80051ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80051f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80051f2:	602f      	str	r7, [r5, #0]
 80051f4:	b1b9      	cbz	r1, 8005226 <__sflush_r+0xae>
 80051f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80051fa:	4299      	cmp	r1, r3
 80051fc:	d002      	beq.n	8005204 <__sflush_r+0x8c>
 80051fe:	4628      	mov	r0, r5
 8005200:	f7ff fbf4 	bl	80049ec <_free_r>
 8005204:	2300      	movs	r3, #0
 8005206:	6363      	str	r3, [r4, #52]	@ 0x34
 8005208:	e00d      	b.n	8005226 <__sflush_r+0xae>
 800520a:	2301      	movs	r3, #1
 800520c:	4628      	mov	r0, r5
 800520e:	47b0      	blx	r6
 8005210:	4602      	mov	r2, r0
 8005212:	1c50      	adds	r0, r2, #1
 8005214:	d1c9      	bne.n	80051aa <__sflush_r+0x32>
 8005216:	682b      	ldr	r3, [r5, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0c6      	beq.n	80051aa <__sflush_r+0x32>
 800521c:	2b1d      	cmp	r3, #29
 800521e:	d001      	beq.n	8005224 <__sflush_r+0xac>
 8005220:	2b16      	cmp	r3, #22
 8005222:	d11e      	bne.n	8005262 <__sflush_r+0xea>
 8005224:	602f      	str	r7, [r5, #0]
 8005226:	2000      	movs	r0, #0
 8005228:	e022      	b.n	8005270 <__sflush_r+0xf8>
 800522a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800522e:	b21b      	sxth	r3, r3
 8005230:	e01b      	b.n	800526a <__sflush_r+0xf2>
 8005232:	690f      	ldr	r7, [r1, #16]
 8005234:	2f00      	cmp	r7, #0
 8005236:	d0f6      	beq.n	8005226 <__sflush_r+0xae>
 8005238:	0793      	lsls	r3, r2, #30
 800523a:	680e      	ldr	r6, [r1, #0]
 800523c:	bf08      	it	eq
 800523e:	694b      	ldreq	r3, [r1, #20]
 8005240:	600f      	str	r7, [r1, #0]
 8005242:	bf18      	it	ne
 8005244:	2300      	movne	r3, #0
 8005246:	eba6 0807 	sub.w	r8, r6, r7
 800524a:	608b      	str	r3, [r1, #8]
 800524c:	f1b8 0f00 	cmp.w	r8, #0
 8005250:	dde9      	ble.n	8005226 <__sflush_r+0xae>
 8005252:	6a21      	ldr	r1, [r4, #32]
 8005254:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005256:	4643      	mov	r3, r8
 8005258:	463a      	mov	r2, r7
 800525a:	4628      	mov	r0, r5
 800525c:	47b0      	blx	r6
 800525e:	2800      	cmp	r0, #0
 8005260:	dc08      	bgt.n	8005274 <__sflush_r+0xfc>
 8005262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800526a:	81a3      	strh	r3, [r4, #12]
 800526c:	f04f 30ff 	mov.w	r0, #4294967295
 8005270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005274:	4407      	add	r7, r0
 8005276:	eba8 0800 	sub.w	r8, r8, r0
 800527a:	e7e7      	b.n	800524c <__sflush_r+0xd4>
 800527c:	20400001 	.word	0x20400001

08005280 <_fflush_r>:
 8005280:	b538      	push	{r3, r4, r5, lr}
 8005282:	690b      	ldr	r3, [r1, #16]
 8005284:	4605      	mov	r5, r0
 8005286:	460c      	mov	r4, r1
 8005288:	b913      	cbnz	r3, 8005290 <_fflush_r+0x10>
 800528a:	2500      	movs	r5, #0
 800528c:	4628      	mov	r0, r5
 800528e:	bd38      	pop	{r3, r4, r5, pc}
 8005290:	b118      	cbz	r0, 800529a <_fflush_r+0x1a>
 8005292:	6a03      	ldr	r3, [r0, #32]
 8005294:	b90b      	cbnz	r3, 800529a <_fflush_r+0x1a>
 8005296:	f7ff faa1 	bl	80047dc <__sinit>
 800529a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d0f3      	beq.n	800528a <_fflush_r+0xa>
 80052a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80052a4:	07d0      	lsls	r0, r2, #31
 80052a6:	d404      	bmi.n	80052b2 <_fflush_r+0x32>
 80052a8:	0599      	lsls	r1, r3, #22
 80052aa:	d402      	bmi.n	80052b2 <_fflush_r+0x32>
 80052ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ae:	f7ff fb9a 	bl	80049e6 <__retarget_lock_acquire_recursive>
 80052b2:	4628      	mov	r0, r5
 80052b4:	4621      	mov	r1, r4
 80052b6:	f7ff ff5f 	bl	8005178 <__sflush_r>
 80052ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052bc:	07da      	lsls	r2, r3, #31
 80052be:	4605      	mov	r5, r0
 80052c0:	d4e4      	bmi.n	800528c <_fflush_r+0xc>
 80052c2:	89a3      	ldrh	r3, [r4, #12]
 80052c4:	059b      	lsls	r3, r3, #22
 80052c6:	d4e1      	bmi.n	800528c <_fflush_r+0xc>
 80052c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ca:	f7ff fb8d 	bl	80049e8 <__retarget_lock_release_recursive>
 80052ce:	e7dd      	b.n	800528c <_fflush_r+0xc>

080052d0 <__swbuf_r>:
 80052d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052d2:	460e      	mov	r6, r1
 80052d4:	4614      	mov	r4, r2
 80052d6:	4605      	mov	r5, r0
 80052d8:	b118      	cbz	r0, 80052e2 <__swbuf_r+0x12>
 80052da:	6a03      	ldr	r3, [r0, #32]
 80052dc:	b90b      	cbnz	r3, 80052e2 <__swbuf_r+0x12>
 80052de:	f7ff fa7d 	bl	80047dc <__sinit>
 80052e2:	69a3      	ldr	r3, [r4, #24]
 80052e4:	60a3      	str	r3, [r4, #8]
 80052e6:	89a3      	ldrh	r3, [r4, #12]
 80052e8:	071a      	lsls	r2, r3, #28
 80052ea:	d501      	bpl.n	80052f0 <__swbuf_r+0x20>
 80052ec:	6923      	ldr	r3, [r4, #16]
 80052ee:	b943      	cbnz	r3, 8005302 <__swbuf_r+0x32>
 80052f0:	4621      	mov	r1, r4
 80052f2:	4628      	mov	r0, r5
 80052f4:	f000 f82a 	bl	800534c <__swsetup_r>
 80052f8:	b118      	cbz	r0, 8005302 <__swbuf_r+0x32>
 80052fa:	f04f 37ff 	mov.w	r7, #4294967295
 80052fe:	4638      	mov	r0, r7
 8005300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005302:	6823      	ldr	r3, [r4, #0]
 8005304:	6922      	ldr	r2, [r4, #16]
 8005306:	1a98      	subs	r0, r3, r2
 8005308:	6963      	ldr	r3, [r4, #20]
 800530a:	b2f6      	uxtb	r6, r6
 800530c:	4283      	cmp	r3, r0
 800530e:	4637      	mov	r7, r6
 8005310:	dc05      	bgt.n	800531e <__swbuf_r+0x4e>
 8005312:	4621      	mov	r1, r4
 8005314:	4628      	mov	r0, r5
 8005316:	f7ff ffb3 	bl	8005280 <_fflush_r>
 800531a:	2800      	cmp	r0, #0
 800531c:	d1ed      	bne.n	80052fa <__swbuf_r+0x2a>
 800531e:	68a3      	ldr	r3, [r4, #8]
 8005320:	3b01      	subs	r3, #1
 8005322:	60a3      	str	r3, [r4, #8]
 8005324:	6823      	ldr	r3, [r4, #0]
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	6022      	str	r2, [r4, #0]
 800532a:	701e      	strb	r6, [r3, #0]
 800532c:	6962      	ldr	r2, [r4, #20]
 800532e:	1c43      	adds	r3, r0, #1
 8005330:	429a      	cmp	r2, r3
 8005332:	d004      	beq.n	800533e <__swbuf_r+0x6e>
 8005334:	89a3      	ldrh	r3, [r4, #12]
 8005336:	07db      	lsls	r3, r3, #31
 8005338:	d5e1      	bpl.n	80052fe <__swbuf_r+0x2e>
 800533a:	2e0a      	cmp	r6, #10
 800533c:	d1df      	bne.n	80052fe <__swbuf_r+0x2e>
 800533e:	4621      	mov	r1, r4
 8005340:	4628      	mov	r0, r5
 8005342:	f7ff ff9d 	bl	8005280 <_fflush_r>
 8005346:	2800      	cmp	r0, #0
 8005348:	d0d9      	beq.n	80052fe <__swbuf_r+0x2e>
 800534a:	e7d6      	b.n	80052fa <__swbuf_r+0x2a>

0800534c <__swsetup_r>:
 800534c:	b538      	push	{r3, r4, r5, lr}
 800534e:	4b29      	ldr	r3, [pc, #164]	@ (80053f4 <__swsetup_r+0xa8>)
 8005350:	4605      	mov	r5, r0
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	460c      	mov	r4, r1
 8005356:	b118      	cbz	r0, 8005360 <__swsetup_r+0x14>
 8005358:	6a03      	ldr	r3, [r0, #32]
 800535a:	b90b      	cbnz	r3, 8005360 <__swsetup_r+0x14>
 800535c:	f7ff fa3e 	bl	80047dc <__sinit>
 8005360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005364:	0719      	lsls	r1, r3, #28
 8005366:	d422      	bmi.n	80053ae <__swsetup_r+0x62>
 8005368:	06da      	lsls	r2, r3, #27
 800536a:	d407      	bmi.n	800537c <__swsetup_r+0x30>
 800536c:	2209      	movs	r2, #9
 800536e:	602a      	str	r2, [r5, #0]
 8005370:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005374:	81a3      	strh	r3, [r4, #12]
 8005376:	f04f 30ff 	mov.w	r0, #4294967295
 800537a:	e033      	b.n	80053e4 <__swsetup_r+0x98>
 800537c:	0758      	lsls	r0, r3, #29
 800537e:	d512      	bpl.n	80053a6 <__swsetup_r+0x5a>
 8005380:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005382:	b141      	cbz	r1, 8005396 <__swsetup_r+0x4a>
 8005384:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005388:	4299      	cmp	r1, r3
 800538a:	d002      	beq.n	8005392 <__swsetup_r+0x46>
 800538c:	4628      	mov	r0, r5
 800538e:	f7ff fb2d 	bl	80049ec <_free_r>
 8005392:	2300      	movs	r3, #0
 8005394:	6363      	str	r3, [r4, #52]	@ 0x34
 8005396:	89a3      	ldrh	r3, [r4, #12]
 8005398:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800539c:	81a3      	strh	r3, [r4, #12]
 800539e:	2300      	movs	r3, #0
 80053a0:	6063      	str	r3, [r4, #4]
 80053a2:	6923      	ldr	r3, [r4, #16]
 80053a4:	6023      	str	r3, [r4, #0]
 80053a6:	89a3      	ldrh	r3, [r4, #12]
 80053a8:	f043 0308 	orr.w	r3, r3, #8
 80053ac:	81a3      	strh	r3, [r4, #12]
 80053ae:	6923      	ldr	r3, [r4, #16]
 80053b0:	b94b      	cbnz	r3, 80053c6 <__swsetup_r+0x7a>
 80053b2:	89a3      	ldrh	r3, [r4, #12]
 80053b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80053b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053bc:	d003      	beq.n	80053c6 <__swsetup_r+0x7a>
 80053be:	4621      	mov	r1, r4
 80053c0:	4628      	mov	r0, r5
 80053c2:	f000 f84f 	bl	8005464 <__smakebuf_r>
 80053c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053ca:	f013 0201 	ands.w	r2, r3, #1
 80053ce:	d00a      	beq.n	80053e6 <__swsetup_r+0x9a>
 80053d0:	2200      	movs	r2, #0
 80053d2:	60a2      	str	r2, [r4, #8]
 80053d4:	6962      	ldr	r2, [r4, #20]
 80053d6:	4252      	negs	r2, r2
 80053d8:	61a2      	str	r2, [r4, #24]
 80053da:	6922      	ldr	r2, [r4, #16]
 80053dc:	b942      	cbnz	r2, 80053f0 <__swsetup_r+0xa4>
 80053de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80053e2:	d1c5      	bne.n	8005370 <__swsetup_r+0x24>
 80053e4:	bd38      	pop	{r3, r4, r5, pc}
 80053e6:	0799      	lsls	r1, r3, #30
 80053e8:	bf58      	it	pl
 80053ea:	6962      	ldrpl	r2, [r4, #20]
 80053ec:	60a2      	str	r2, [r4, #8]
 80053ee:	e7f4      	b.n	80053da <__swsetup_r+0x8e>
 80053f0:	2000      	movs	r0, #0
 80053f2:	e7f7      	b.n	80053e4 <__swsetup_r+0x98>
 80053f4:	20000018 	.word	0x20000018

080053f8 <_sbrk_r>:
 80053f8:	b538      	push	{r3, r4, r5, lr}
 80053fa:	4d06      	ldr	r5, [pc, #24]	@ (8005414 <_sbrk_r+0x1c>)
 80053fc:	2300      	movs	r3, #0
 80053fe:	4604      	mov	r4, r0
 8005400:	4608      	mov	r0, r1
 8005402:	602b      	str	r3, [r5, #0]
 8005404:	f7fb fcd8 	bl	8000db8 <_sbrk>
 8005408:	1c43      	adds	r3, r0, #1
 800540a:	d102      	bne.n	8005412 <_sbrk_r+0x1a>
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	b103      	cbz	r3, 8005412 <_sbrk_r+0x1a>
 8005410:	6023      	str	r3, [r4, #0]
 8005412:	bd38      	pop	{r3, r4, r5, pc}
 8005414:	20000300 	.word	0x20000300

08005418 <__swhatbuf_r>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	460c      	mov	r4, r1
 800541c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005420:	2900      	cmp	r1, #0
 8005422:	b096      	sub	sp, #88	@ 0x58
 8005424:	4615      	mov	r5, r2
 8005426:	461e      	mov	r6, r3
 8005428:	da0d      	bge.n	8005446 <__swhatbuf_r+0x2e>
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005430:	f04f 0100 	mov.w	r1, #0
 8005434:	bf14      	ite	ne
 8005436:	2340      	movne	r3, #64	@ 0x40
 8005438:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800543c:	2000      	movs	r0, #0
 800543e:	6031      	str	r1, [r6, #0]
 8005440:	602b      	str	r3, [r5, #0]
 8005442:	b016      	add	sp, #88	@ 0x58
 8005444:	bd70      	pop	{r4, r5, r6, pc}
 8005446:	466a      	mov	r2, sp
 8005448:	f000 f848 	bl	80054dc <_fstat_r>
 800544c:	2800      	cmp	r0, #0
 800544e:	dbec      	blt.n	800542a <__swhatbuf_r+0x12>
 8005450:	9901      	ldr	r1, [sp, #4]
 8005452:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005456:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800545a:	4259      	negs	r1, r3
 800545c:	4159      	adcs	r1, r3
 800545e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005462:	e7eb      	b.n	800543c <__swhatbuf_r+0x24>

08005464 <__smakebuf_r>:
 8005464:	898b      	ldrh	r3, [r1, #12]
 8005466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005468:	079d      	lsls	r5, r3, #30
 800546a:	4606      	mov	r6, r0
 800546c:	460c      	mov	r4, r1
 800546e:	d507      	bpl.n	8005480 <__smakebuf_r+0x1c>
 8005470:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	6123      	str	r3, [r4, #16]
 8005478:	2301      	movs	r3, #1
 800547a:	6163      	str	r3, [r4, #20]
 800547c:	b003      	add	sp, #12
 800547e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005480:	ab01      	add	r3, sp, #4
 8005482:	466a      	mov	r2, sp
 8005484:	f7ff ffc8 	bl	8005418 <__swhatbuf_r>
 8005488:	9f00      	ldr	r7, [sp, #0]
 800548a:	4605      	mov	r5, r0
 800548c:	4639      	mov	r1, r7
 800548e:	4630      	mov	r0, r6
 8005490:	f7ff fb18 	bl	8004ac4 <_malloc_r>
 8005494:	b948      	cbnz	r0, 80054aa <__smakebuf_r+0x46>
 8005496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800549a:	059a      	lsls	r2, r3, #22
 800549c:	d4ee      	bmi.n	800547c <__smakebuf_r+0x18>
 800549e:	f023 0303 	bic.w	r3, r3, #3
 80054a2:	f043 0302 	orr.w	r3, r3, #2
 80054a6:	81a3      	strh	r3, [r4, #12]
 80054a8:	e7e2      	b.n	8005470 <__smakebuf_r+0xc>
 80054aa:	89a3      	ldrh	r3, [r4, #12]
 80054ac:	6020      	str	r0, [r4, #0]
 80054ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054b2:	81a3      	strh	r3, [r4, #12]
 80054b4:	9b01      	ldr	r3, [sp, #4]
 80054b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80054ba:	b15b      	cbz	r3, 80054d4 <__smakebuf_r+0x70>
 80054bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054c0:	4630      	mov	r0, r6
 80054c2:	f000 f81d 	bl	8005500 <_isatty_r>
 80054c6:	b128      	cbz	r0, 80054d4 <__smakebuf_r+0x70>
 80054c8:	89a3      	ldrh	r3, [r4, #12]
 80054ca:	f023 0303 	bic.w	r3, r3, #3
 80054ce:	f043 0301 	orr.w	r3, r3, #1
 80054d2:	81a3      	strh	r3, [r4, #12]
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	431d      	orrs	r5, r3
 80054d8:	81a5      	strh	r5, [r4, #12]
 80054da:	e7cf      	b.n	800547c <__smakebuf_r+0x18>

080054dc <_fstat_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4d07      	ldr	r5, [pc, #28]	@ (80054fc <_fstat_r+0x20>)
 80054e0:	2300      	movs	r3, #0
 80054e2:	4604      	mov	r4, r0
 80054e4:	4608      	mov	r0, r1
 80054e6:	4611      	mov	r1, r2
 80054e8:	602b      	str	r3, [r5, #0]
 80054ea:	f7fb fc3d 	bl	8000d68 <_fstat>
 80054ee:	1c43      	adds	r3, r0, #1
 80054f0:	d102      	bne.n	80054f8 <_fstat_r+0x1c>
 80054f2:	682b      	ldr	r3, [r5, #0]
 80054f4:	b103      	cbz	r3, 80054f8 <_fstat_r+0x1c>
 80054f6:	6023      	str	r3, [r4, #0]
 80054f8:	bd38      	pop	{r3, r4, r5, pc}
 80054fa:	bf00      	nop
 80054fc:	20000300 	.word	0x20000300

08005500 <_isatty_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4d06      	ldr	r5, [pc, #24]	@ (800551c <_isatty_r+0x1c>)
 8005504:	2300      	movs	r3, #0
 8005506:	4604      	mov	r4, r0
 8005508:	4608      	mov	r0, r1
 800550a:	602b      	str	r3, [r5, #0]
 800550c:	f7fb fc3c 	bl	8000d88 <_isatty>
 8005510:	1c43      	adds	r3, r0, #1
 8005512:	d102      	bne.n	800551a <_isatty_r+0x1a>
 8005514:	682b      	ldr	r3, [r5, #0]
 8005516:	b103      	cbz	r3, 800551a <_isatty_r+0x1a>
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	bd38      	pop	{r3, r4, r5, pc}
 800551c:	20000300 	.word	0x20000300

08005520 <_init>:
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	bf00      	nop
 8005524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005526:	bc08      	pop	{r3}
 8005528:	469e      	mov	lr, r3
 800552a:	4770      	bx	lr

0800552c <_fini>:
 800552c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552e:	bf00      	nop
 8005530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005532:	bc08      	pop	{r3}
 8005534:	469e      	mov	lr, r3
 8005536:	4770      	bx	lr
