
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc3c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800be10  0800be10  0001be10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3e8  0800c3e8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800c3e8  0800c3e8  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c3e8  0800c3e8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3e8  0800c3e8  0001c3e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3ec  0800c3ec  0001c3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c3f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000730  200001e0  0800c5cc  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  0800c5cc  00020910  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000091b6  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001005  00000000  00000000  000293c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0002a3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000628  00000000  00000000  0002aa88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e46  00000000  00000000  0002b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000079be  00000000  00000000  0004cef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8476  00000000  00000000  000548b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011cd2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003554  00000000  00000000  0011cd7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bdf4 	.word	0x0800bdf4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800bdf4 	.word	0x0800bdf4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff23 	bl	8000b1c <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc99 	bl	8000638 <__aeabi_dmul>
 8000d06:	f7ff ff6f 	bl	8000be8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc1a 	bl	8000544 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc90 	bl	8000638 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff fad2 	bl	80002c8 <__aeabi_dsub>
 8000d24:	f7ff ff60 	bl	8000be8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000
 8000d34:	00000000 	.word	0x00000000

08000d38 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);

int main(void)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b0f4      	sub	sp, #464	; 0x1d0
 8000d3c:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
double temperature = 0;
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
unsigned int samples = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
const int n_samples = 60;
 8000d50:	233c      	movs	r3, #60	; 0x3c
 8000d52:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
vect[0] = 0;
 8000d56:	4bbe      	ldr	r3, [pc, #760]	; (8001050 <main+0x318>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
vect[1] = 0;
 8000d5c:	4bbc      	ldr	r3, [pc, #752]	; (8001050 <main+0x318>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]
vect[2] = 0;
 8000d62:	4bbb      	ldr	r3, [pc, #748]	; (8001050 <main+0x318>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]

stm = STM32446enable(); // stm object
 8000d68:	4cba      	ldr	r4, [pc, #744]	; (8001054 <main+0x31c>)
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 f867 	bl	8002e40 <STM32446enable>
 8000d72:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000d76:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8000d82:	461a      	mov	r2, r3
 8000d84:	f005 fbaa 	bl	80064dc <memcpy>
stm.inic.peripheral();
 8000d88:	4bb2      	ldr	r3, [pc, #712]	; (8001054 <main+0x31c>)
 8000d8a:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8000d8e:	4798      	blx	r3
portinic();
 8000d90:	f000 fa54 	bl	800123c <portinic>
tim9inic();
 8000d94:	f000 fa74 	bl	8001280 <tim9inic>
func = FUNCenable();
 8000d98:	4caf      	ldr	r4, [pc, #700]	; (8001058 <main+0x320>)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fa7d 	bl	800229c <FUNCenable>
 8000da2:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000da6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000daa:	4620      	mov	r0, r4
 8000dac:	4619      	mov	r1, r3
 8000dae:	2390      	movs	r3, #144	; 0x90
 8000db0:	461a      	mov	r2, r3
 8000db2:	f005 fb93 	bl	80064dc <memcpy>
PINA = EXPLODEenable();
 8000db6:	4ca9      	ldr	r4, [pc, #676]	; (800105c <main+0x324>)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f001 f9da 	bl	8002174 <EXPLODEenable>
 8000dc0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000dc4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000dc8:	461d      	mov	r5, r3
 8000dca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000dd6:	4ca2      	ldr	r4, [pc, #648]	; (8001060 <main+0x328>)
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 f9ca 	bl	8002174 <EXPLODEenable>
 8000de0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000de4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000de8:	461d      	mov	r5, r3
 8000dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000df6:	4c9b      	ldr	r4, [pc, #620]	; (8001064 <main+0x32c>)
 8000df8:	463b      	mov	r3, r7
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f001 f9ba 	bl	8002174 <EXPLODEenable>
 8000e00:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e04:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000e08:	461d      	mov	r5, r3
 8000e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}

choice = 3;
 8000e16:	4b94      	ldr	r3, [pc, #592]	; (8001068 <main+0x330>)
 8000e18:	2203      	movs	r2, #3
 8000e1a:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000e1c:	4b93      	ldr	r3, [pc, #588]	; (800106c <main+0x334>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000e22:	4b93      	ldr	r3, [pc, #588]	; (8001070 <main+0x338>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000e28:	4b92      	ldr	r3, [pc, #584]	; (8001074 <main+0x33c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000e2e:	4b89      	ldr	r3, [pc, #548]	; (8001054 <main+0x31c>)
 8000e30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e32:	4619      	mov	r1, r3
 8000e34:	4b87      	ldr	r3, [pc, #540]	; (8001054 <main+0x31c>)
 8000e36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e38:	f103 0214 	add.w	r2, r3, #20
 8000e3c:	4c8e      	ldr	r4, [pc, #568]	; (8001078 <main+0x340>)
 8000e3e:	4638      	mov	r0, r7
 8000e40:	2300      	movs	r3, #0
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	2301      	movs	r3, #1
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	2302      	movs	r3, #2
 8000e4a:	f001 f877 	bl	8001f3c <HC595enable>
 8000e4e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e52:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8000e56:	4623      	mov	r3, r4
 8000e58:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000e5e:	4b7d      	ldr	r3, [pc, #500]	; (8001054 <main+0x31c>)
 8000e60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000e62:	4c86      	ldr	r4, [pc, #536]	; (800107c <main+0x344>)
 8000e64:	463b      	mov	r3, r7
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 fbb5 	bl	80025d8 <LCD0enable>
 8000e6e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e72:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000e76:	461d      	mov	r5, r3
 8000e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e84:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000e88:	4b72      	ldr	r3, [pc, #456]	; (8001054 <main+0x31c>)
 8000e8a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8000e8e:	4798      	blx	r3
stm.adc1.single.temp();
 8000e90:	4b70      	ldr	r3, [pc, #448]	; (8001054 <main+0x31c>)
 8000e92:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e96:	4798      	blx	r3
stm.adc1.single.start();
 8000e98:	4b6e      	ldr	r3, [pc, #440]	; (8001054 <main+0x31c>)
 8000e9a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000e9e:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000ea0:	4b6c      	ldr	r3, [pc, #432]	; (8001054 <main+0x31c>)
 8000ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	4798      	blx	r3
/******************************************************************************/
/***************************** TEST STUFF START *******************************/
/******************************************************************************/

//1 - Enable access to the RTC registers
stm.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8000eaa:	4b6a      	ldr	r3, [pc, #424]	; (8001054 <main+0x31c>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b68      	ldr	r3, [pc, #416]	; (8001054 <main+0x31c>)
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eb8:	601a      	str	r2, [r3, #0]
//2 - Enter the "key" to unlock write protection
stm.rtc.reg->WPR |= 0xCA;
 8000eba:	4b66      	ldr	r3, [pc, #408]	; (8001054 <main+0x31c>)
 8000ebc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec2:	4b64      	ldr	r3, [pc, #400]	; (8001054 <main+0x31c>)
 8000ec4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ec8:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
stm.rtc.reg->WPR |= 0x53;
 8000ece:	4b61      	ldr	r3, [pc, #388]	; (8001054 <main+0x31c>)
 8000ed0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ed4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ed6:	4b5f      	ldr	r3, [pc, #380]	; (8001054 <main+0x31c>)
 8000ed8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000edc:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8000ee0:	625a      	str	r2, [r3, #36]	; 0x24
//3 - Write
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 0);
 8000ee2:	4b5c      	ldr	r3, [pc, #368]	; (8001054 <main+0x31c>)
 8000ee4:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000ee8:	4b5a      	ldr	r3, [pc, #360]	; (8001054 <main+0x31c>)
 8000eea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000eee:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2253      	movs	r2, #83	; 0x53
 8000ef6:	2108      	movs	r1, #8
 8000ef8:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'E', 1);
 8000efa:	4b56      	ldr	r3, [pc, #344]	; (8001054 <main+0x31c>)
 8000efc:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f00:	4b54      	ldr	r3, [pc, #336]	; (8001054 <main+0x31c>)
 8000f02:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f06:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	2245      	movs	r2, #69	; 0x45
 8000f0e:	2108      	movs	r1, #8
 8000f10:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'T', 2);
 8000f12:	4b50      	ldr	r3, [pc, #320]	; (8001054 <main+0x31c>)
 8000f14:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f18:	4b4e      	ldr	r3, [pc, #312]	; (8001054 <main+0x31c>)
 8000f1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f1e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f22:	2302      	movs	r3, #2
 8000f24:	2254      	movs	r2, #84	; 0x54
 8000f26:	2108      	movs	r1, #8
 8000f28:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'H', 3);
 8000f2a:	4b4a      	ldr	r3, [pc, #296]	; (8001054 <main+0x31c>)
 8000f2c:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f30:	4b48      	ldr	r3, [pc, #288]	; (8001054 <main+0x31c>)
 8000f32:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f36:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	2248      	movs	r2, #72	; 0x48
 8000f3e:	2108      	movs	r1, #8
 8000f40:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 4);
 8000f42:	4b44      	ldr	r3, [pc, #272]	; (8001054 <main+0x31c>)
 8000f44:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f48:	4b42      	ldr	r3, [pc, #264]	; (8001054 <main+0x31c>)
 8000f4a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f4e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f52:	2304      	movs	r3, #4
 8000f54:	2253      	movs	r2, #83	; 0x53
 8000f56:	2108      	movs	r1, #8
 8000f58:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, '\0', 5);
 8000f5a:	4b3e      	ldr	r3, [pc, #248]	; (8001054 <main+0x31c>)
 8000f5c:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f60:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <main+0x31c>)
 8000f62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f66:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f6a:	2305      	movs	r3, #5
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	47a0      	blx	r4
//stm.rtc.RegWrite( &stm.rtc.reg->BKP0R, ( ('\0' << 24) | ('T' << 16) | ('E' << 8) | ('S' << 0)) );
//4 - Disable access to RTC registers
stm.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8000f72:	4b38      	ldr	r3, [pc, #224]	; (8001054 <main+0x31c>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b36      	ldr	r3, [pc, #216]	; (8001054 <main+0x31c>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f80:	601a      	str	r2, [r3, #0]
//lcd.string_size( func.print("%d", vect[0]), 9);

//lcd.gotoxy(1,14);
//lcd.string_size( func.print("%d", vect[1]), 9);

stm.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8000f82:	4b34      	ldr	r3, [pc, #208]	; (8001054 <main+0x31c>)
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f88:	4b32      	ldr	r3, [pc, #200]	; (8001054 <main+0x31c>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	f042 0210 	orr.w	r2, r2, #16
 8000f90:	645a      	str	r2, [r3, #68]	; 0x44
stm.gpioa.moder(2,9);
 8000f92:	4b30      	ldr	r3, [pc, #192]	; (8001054 <main+0x31c>)
 8000f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f96:	2109      	movs	r1, #9
 8000f98:	2002      	movs	r0, #2
 8000f9a:	4798      	blx	r3
stm.gpioa.moder(2,10);
 8000f9c:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <main+0x31c>)
 8000f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa0:	210a      	movs	r1, #10
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	4798      	blx	r3
stm.gpioa.afr(7,9);
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	; (8001054 <main+0x31c>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	2109      	movs	r1, #9
 8000fac:	2007      	movs	r0, #7
 8000fae:	4798      	blx	r3
stm.gpioa.afr(7,10);
 8000fb0:	4b28      	ldr	r3, [pc, #160]	; (8001054 <main+0x31c>)
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb4:	210a      	movs	r1, #10
 8000fb6:	2007      	movs	r0, #7
 8000fb8:	4798      	blx	r3
stm.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <main+0x31c>)
 8000fbc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	4b24      	ldr	r3, [pc, #144]	; (8001054 <main+0x31c>)
 8000fc4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000fcc:	60da      	str	r2, [r3, #12]
stm.usart1.parameters( 8, 16, 1, 9600 ); // Default
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <main+0x31c>)
 8000fd0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000fd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000fd8:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8001048 <main+0x310>
 8000fdc:	2110      	movs	r1, #16
 8000fde:	2008      	movs	r0, #8
 8000fe0:	4798      	blx	r3
stm.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <main+0x31c>)
 8000fe4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fe8:	695a      	ldr	r2, [r3, #20]
 8000fea:	4b1a      	ldr	r3, [pc, #104]	; (8001054 <main+0x31c>)
 8000fec:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ff4:	615a      	str	r2, [r3, #20]
stm.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8000ff6:	4b17      	ldr	r3, [pc, #92]	; (8001054 <main+0x31c>)
 8000ff8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000ffc:	68da      	ldr	r2, [r3, #12]
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <main+0x31c>)
 8001000:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001004:	f042 0208 	orr.w	r2, r2, #8
 8001008:	60da      	str	r2, [r3, #12]
stm.usart1.reg->DR = 'A';
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <main+0x31c>)
 800100c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001010:	2241      	movs	r2, #65	; 0x41
 8001012:	605a      	str	r2, [r3, #4]
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
				/************************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001014:	2300      	movs	r3, #0
 8001016:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 800101a:	2300      	movs	r3, #0
 800101c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
{// COMMON
zone = workspace & 7;
 8001020:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

if(zone == 0)
 800102c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001030:	2b00      	cmp	r3, #0
 8001032:	d13b      	bne.n	80010ac <main+0x374>
{// PREAMBLE
	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <main+0x324>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	4a06      	ldr	r2, [pc, #24]	; (8001054 <main+0x31c>)
 800103a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800103c:	6912      	ldr	r2, [r2, #16]
 800103e:	4611      	mov	r1, r2
 8001040:	e01e      	b.n	8001080 <main+0x348>
 8001042:	bf00      	nop
 8001044:	f3af 8000 	nop.w
 8001048:	00000000 	.word	0x00000000
 800104c:	3ff00000 	.word	0x3ff00000
 8001050:	200004e8 	.word	0x200004e8
 8001054:	200001fc 	.word	0x200001fc
 8001058:	200003a0 	.word	0x200003a0
 800105c:	20000430 	.word	0x20000430
 8001060:	2000044c 	.word	0x2000044c
 8001064:	20000468 	.word	0x20000468
 8001068:	200004bc 	.word	0x200004bc
 800106c:	200004c8 	.word	0x200004c8
 8001070:	200004ca 	.word	0x200004ca
 8001074:	200004cc 	.word	0x200004cc
 8001078:	20000484 	.word	0x20000484
 800107c:	20000490 	.word	0x20000490
 8001080:	4865      	ldr	r0, [pc, #404]	; (8001218 <main+0x4e0>)
 8001082:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8001084:	4b65      	ldr	r3, [pc, #404]	; (800121c <main+0x4e4>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a65      	ldr	r2, [pc, #404]	; (8001220 <main+0x4e8>)
 800108a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800108c:	6912      	ldr	r2, [r2, #16]
 800108e:	4611      	mov	r1, r2
 8001090:	4862      	ldr	r0, [pc, #392]	; (800121c <main+0x4e4>)
 8001092:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8001094:	4b63      	ldr	r3, [pc, #396]	; (8001224 <main+0x4ec>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a61      	ldr	r2, [pc, #388]	; (8001220 <main+0x4e8>)
 800109a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800109c:	6912      	ldr	r2, [r2, #16]
 800109e:	4611      	mov	r1, r2
 80010a0:	4860      	ldr	r0, [pc, #384]	; (8001224 <main+0x4ec>)
 80010a2:	4798      	blx	r3
	lcd.reboot();
 80010a4:	4b60      	ldr	r3, [pc, #384]	; (8001228 <main+0x4f0>)
 80010a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a8:	4798      	blx	r3
	// Detect for all workspaces only once
	continue;
 80010aa:	e0a4      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 80010ac:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d177      	bne.n	80011a4 <main+0x46c>
{// workspace 1
	lcd.gotoxy(1,0);
 80010b4:	4b5c      	ldr	r3, [pc, #368]	; (8001228 <main+0x4f0>)
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	2100      	movs	r1, #0
 80010ba:	2001      	movs	r0, #1
 80010bc:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 80010be:	4b5a      	ldr	r3, [pc, #360]	; (8001228 <main+0x4f0>)
 80010c0:	695c      	ldr	r4, [r3, #20]
 80010c2:	4b5a      	ldr	r3, [pc, #360]	; (800122c <main+0x4f4>)
 80010c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80010c8:	4a55      	ldr	r2, [pc, #340]	; (8001220 <main+0x4e8>)
 80010ca:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 80010ce:	3250      	adds	r2, #80	; 0x50
 80010d0:	4611      	mov	r1, r2
 80010d2:	4857      	ldr	r0, [pc, #348]	; (8001230 <main+0x4f8>)
 80010d4:	4798      	blx	r3
 80010d6:	4603      	mov	r3, r0
 80010d8:	4618      	mov	r0, r3
 80010da:	47a0      	blx	r4

	lcd.gotoxy(1,7);
 80010dc:	4b52      	ldr	r3, [pc, #328]	; (8001228 <main+0x4f0>)
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	2107      	movs	r1, #7
 80010e2:	2001      	movs	r0, #1
 80010e4:	4798      	blx	r3
	if(samples < n_samples){
 80010e6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80010ea:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d217      	bcs.n	8001122 <main+0x3ea>
		temperature += stm.adc1.single.read();
 80010f2:	4b4b      	ldr	r3, [pc, #300]	; (8001220 <main+0x4e8>)
 80010f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010f8:	4798      	blx	r3
 80010fa:	ec53 2b10 	vmov	r2, r3, d0
 80010fe:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001102:	f7ff f8e3 	bl	80002cc <__adddf3>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		stm.adc1.single.restart();
 800110e:	4b44      	ldr	r3, [pc, #272]	; (8001220 <main+0x4e8>)
 8001110:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001114:	4798      	blx	r3
		samples++;
 8001116:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800111a:	3301      	adds	r3, #1
 800111c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
		temperature /= n_samples;
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	  }
	continue;
 8001120:	e069      	b.n	80011f6 <main+0x4be>
		temperature /= n_samples;
 8001122:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 8001126:	f7ff fa1d 	bl	8000564 <__aeabi_i2d>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001132:	f7ff fbab 	bl	800088c <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		temperature = (temperature/3.1 - 943/3.1) + 25;
 800113e:	a332      	add	r3, pc, #200	; (adr r3, 8001208 <main+0x4d0>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001148:	f7ff fba0 	bl	800088c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	a32e      	add	r3, pc, #184	; (adr r3, 8001210 <main+0x4d8>)
 8001156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115a:	f7ff f8b5 	bl	80002c8 <__aeabi_dsub>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b32      	ldr	r3, [pc, #200]	; (8001234 <main+0x4fc>)
 800116c:	f7ff f8ae 	bl	80002cc <__adddf3>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8001178:	4b2b      	ldr	r3, [pc, #172]	; (8001228 <main+0x4f0>)
 800117a:	699c      	ldr	r4, [r3, #24]
 800117c:	4b2b      	ldr	r3, [pc, #172]	; (800122c <main+0x4f4>)
 800117e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001182:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001186:	f7ff fd2f 	bl	8000be8 <__aeabi_d2uiz>
 800118a:	4603      	mov	r3, r0
 800118c:	22df      	movs	r2, #223	; 0xdf
 800118e:	4619      	mov	r1, r3
 8001190:	4829      	ldr	r0, [pc, #164]	; (8001238 <main+0x500>)
 8001192:	47a8      	blx	r5
 8001194:	4603      	mov	r3, r0
 8001196:	2106      	movs	r1, #6
 8001198:	4618      	mov	r0, r3
 800119a:	47a0      	blx	r4
		samples=0;
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	continue;
 80011a2:	e028      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 80011a4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d114      	bne.n	80011d6 <main+0x49e>
{// workspace 2

	lcd.gotoxy(1,0);
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <main+0x4f0>)
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	2100      	movs	r1, #0
 80011b2:	2001      	movs	r0, #1
 80011b4:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 80011b6:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <main+0x4f0>)
 80011b8:	695c      	ldr	r4, [r3, #20]
 80011ba:	4b1c      	ldr	r3, [pc, #112]	; (800122c <main+0x4f4>)
 80011bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80011c0:	4a17      	ldr	r2, [pc, #92]	; (8001220 <main+0x4e8>)
 80011c2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 80011c6:	3250      	adds	r2, #80	; 0x50
 80011c8:	4611      	mov	r1, r2
 80011ca:	4819      	ldr	r0, [pc, #100]	; (8001230 <main+0x4f8>)
 80011cc:	4798      	blx	r3
 80011ce:	4603      	mov	r3, r0
 80011d0:	4618      	mov	r0, r3
 80011d2:	47a0      	blx	r4


	continue;
 80011d4:	e00f      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 80011d6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d102      	bne.n	80011e4 <main+0x4ac>
{// workspace 3

	calendario();
 80011de:	f000 f88f 	bl	8001300 <calendario>

	continue;
 80011e2:	e008      	b.n	80011f6 <main+0x4be>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 80011e4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011e8:	2b04      	cmp	r3, #4
 80011ea:	d104      	bne.n	80011f6 <main+0x4be>
{// workspace 4
	//stm.usart1.parameters(8,16,1,9600);
	//stm.usart1.test();


	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <main+0x4e8>)
 80011ee:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011f2:	681b      	ldr	r3, [r3, #0]
		//stm.usart1.reg->DR = 'B';
		//lcd.gotoxy(0,17);
		//lcd.string_size( func.print("%d",zone), 3);
	}

	continue;
 80011f4:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 80011f6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80011fa:	3301      	adds	r3, #1
 80011fc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
zone = workspace & 7;
 8001200:	e70e      	b.n	8001020 <main+0x2e8>
 8001202:	bf00      	nop
 8001204:	f3af 8000 	nop.w
 8001208:	cccccccd 	.word	0xcccccccd
 800120c:	4008cccc 	.word	0x4008cccc
 8001210:	c6318c63 	.word	0xc6318c63
 8001214:	40730318 	.word	0x40730318
 8001218:	20000430 	.word	0x20000430
 800121c:	2000044c 	.word	0x2000044c
 8001220:	200001fc 	.word	0x200001fc
 8001224:	20000468 	.word	0x20000468
 8001228:	20000490 	.word	0x20000490
 800122c:	200003a0 	.word	0x200003a0
 8001230:	0800be10 	.word	0x0800be10
 8001234:	40390000 	.word	0x40390000
 8001238:	0800be14 	.word	0x0800be14

0800123c <portinic>:
/******************************************************************************/
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/
void portinic(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <portinic+0x40>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <portinic+0x40>)
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	f042 0207 	orr.w	r2, r2, #7
 800124e:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <portinic+0x40>)
 8001252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001254:	2105      	movs	r1, #5
 8001256:	2001      	movs	r0, #1
 8001258:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <portinic+0x40>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	2105      	movs	r1, #5
 8001260:	2000      	movs	r0, #0
 8001262:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <portinic+0x40>)
 8001266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001268:	210d      	movs	r1, #13
 800126a:	2000      	movs	r0, #0
 800126c:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <portinic+0x40>)
 8001270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001272:	210d      	movs	r1, #13
 8001274:	2001      	movs	r0, #1
 8001276:	4798      	blx	r3

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200001fc 	.word	0x200001fc

08001280 <tim9inic>:
/******************************************************************************/
void tim9inic(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <tim9inic+0x7c>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800128a:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <tim9inic+0x7c>)
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001292:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <tim9inic+0x7c>)
 8001296:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b17      	ldr	r3, [pc, #92]	; (80012fc <tim9inic+0x7c>)
 800129e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80012a2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80012a6:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 80012a8:	4b14      	ldr	r3, [pc, #80]	; (80012fc <tim9inic+0x7c>)
 80012aa:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ae:	f24b 12df 	movw	r2, #45535	; 0xb1df
 80012b2:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <tim9inic+0x7c>)
 80012b6:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ba:	f641 526a 	movw	r2, #7530	; 0x1d6a
 80012be:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <tim9inic+0x7c>)
 80012c2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012c6:	2214      	movs	r2, #20
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <tim9inic+0x7c>)
 80012cc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <tim9inic+0x7c>)
 80012d4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d8:	f042 0203 	orr.w	r2, r2, #3
 80012dc:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 80012de:	4b07      	ldr	r3, [pc, #28]	; (80012fc <tim9inic+0x7c>)
 80012e0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <tim9inic+0x7c>)
 80012e8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ec:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 80012f0:	601a      	str	r2, [r3, #0]
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	200001fc 	.word	0x200001fc

08001300 <calendario>:
/******************************************************************************/
void calendario(void)
{
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 8001306:	4b70      	ldr	r3, [pc, #448]	; (80014c8 <calendario+0x1c8>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	3b01      	subs	r3, #1
 800130c:	2b08      	cmp	r3, #8
 800130e:	f200 846b 	bhi.w	8001be8 <calendario+0x8e8>
 8001312:	a201      	add	r2, pc, #4	; (adr r2, 8001318 <calendario+0x18>)
 8001314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001318:	0800133d 	.word	0x0800133d
 800131c:	08001403 	.word	0x08001403
 8001320:	080014f9 	.word	0x080014f9
 8001324:	0800160b 	.word	0x0800160b
 8001328:	08001725 	.word	0x08001725
 800132c:	08001803 	.word	0x08001803
 8001330:	08001919 	.word	0x08001919
 8001334:	080019f7 	.word	0x080019f7
 8001338:	08001b0d 	.word	0x08001b0d
		case 1: // show time
			lcd.gotoxy(0,0);
 800133c:	4b63      	ldr	r3, [pc, #396]	; (80014cc <calendario+0x1cc>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	2100      	movs	r1, #0
 8001342:	2000      	movs	r0, #0
 8001344:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 8001346:	4b61      	ldr	r3, [pc, #388]	; (80014cc <calendario+0x1cc>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	2110      	movs	r1, #16
 800134c:	4860      	ldr	r0, [pc, #384]	; (80014d0 <calendario+0x1d0>)
 800134e:	4798      	blx	r3
			stm.rtc.tr2vec(vec);
 8001350:	4b60      	ldr	r3, [pc, #384]	; (80014d4 <calendario+0x1d4>)
 8001352:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001356:	4860      	ldr	r0, [pc, #384]	; (80014d8 <calendario+0x1d8>)
 8001358:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800135a:	4b5c      	ldr	r3, [pc, #368]	; (80014cc <calendario+0x1cc>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	2100      	movs	r1, #0
 8001360:	2003      	movs	r0, #3
 8001362:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 8001364:	4b59      	ldr	r3, [pc, #356]	; (80014cc <calendario+0x1cc>)
 8001366:	699c      	ldr	r4, [r3, #24]
 8001368:	4b5c      	ldr	r3, [pc, #368]	; (80014dc <calendario+0x1dc>)
 800136a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800136e:	4b5a      	ldr	r3, [pc, #360]	; (80014d8 <calendario+0x1d8>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	4b58      	ldr	r3, [pc, #352]	; (80014d8 <calendario+0x1d8>)
 8001376:	785b      	ldrb	r3, [r3, #1]
 8001378:	461e      	mov	r6, r3
 800137a:	4b57      	ldr	r3, [pc, #348]	; (80014d8 <calendario+0x1d8>)
 800137c:	789b      	ldrb	r3, [r3, #2]
 800137e:	469c      	mov	ip, r3
 8001380:	4b55      	ldr	r3, [pc, #340]	; (80014d8 <calendario+0x1d8>)
 8001382:	78db      	ldrb	r3, [r3, #3]
 8001384:	461a      	mov	r2, r3
 8001386:	4b54      	ldr	r3, [pc, #336]	; (80014d8 <calendario+0x1d8>)
 8001388:	791b      	ldrb	r3, [r3, #4]
 800138a:	4619      	mov	r1, r3
 800138c:	4b52      	ldr	r3, [pc, #328]	; (80014d8 <calendario+0x1d8>)
 800138e:	795b      	ldrb	r3, [r3, #5]
 8001390:	9302      	str	r3, [sp, #8]
 8001392:	9101      	str	r1, [sp, #4]
 8001394:	9200      	str	r2, [sp, #0]
 8001396:	4663      	mov	r3, ip
 8001398:	4632      	mov	r2, r6
 800139a:	4601      	mov	r1, r0
 800139c:	4850      	ldr	r0, [pc, #320]	; (80014e0 <calendario+0x1e0>)
 800139e:	47a8      	blx	r5
 80013a0:	4603      	mov	r3, r0
 80013a2:	2111      	movs	r1, #17
 80013a4:	4618      	mov	r0, r3
 80013a6:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80013a8:	4b4a      	ldr	r3, [pc, #296]	; (80014d4 <calendario+0x1d4>)
 80013aa:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 80013ae:	4b4d      	ldr	r3, [pc, #308]	; (80014e4 <calendario+0x1e4>)
 80013b0:	6958      	ldr	r0, [r3, #20]
 80013b2:	4b4c      	ldr	r3, [pc, #304]	; (80014e4 <calendario+0x1e4>)
 80013b4:	6919      	ldr	r1, [r3, #16]
 80013b6:	4b4c      	ldr	r3, [pc, #304]	; (80014e8 <calendario+0x1e8>)
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	220d      	movs	r2, #13
 80013bc:	47a0      	blx	r4
 80013be:	4603      	mov	r3, r0
 80013c0:	4a4a      	ldr	r2, [pc, #296]	; (80014ec <calendario+0x1ec>)
 80013c2:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 80013c4:	4b49      	ldr	r3, [pc, #292]	; (80014ec <calendario+0x1ec>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b05      	cmp	r3, #5
 80013ca:	d906      	bls.n	80013da <calendario+0xda>
 80013cc:	4b47      	ldr	r3, [pc, #284]	; (80014ec <calendario+0x1ec>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b0a      	cmp	r3, #10
 80013d2:	d802      	bhi.n	80013da <calendario+0xda>
				choice = 2;
 80013d4:	4b3c      	ldr	r3, [pc, #240]	; (80014c8 <calendario+0x1c8>)
 80013d6:	2202      	movs	r2, #2
 80013d8:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 80013da:	4b44      	ldr	r3, [pc, #272]	; (80014ec <calendario+0x1ec>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b0a      	cmp	r3, #10
 80013e0:	d906      	bls.n	80013f0 <calendario+0xf0>
 80013e2:	4b42      	ldr	r3, [pc, #264]	; (80014ec <calendario+0x1ec>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b1d      	cmp	r3, #29
 80013e8:	d802      	bhi.n	80013f0 <calendario+0xf0>
				choice = 4;
 80013ea:	4b37      	ldr	r3, [pc, #220]	; (80014c8 <calendario+0x1c8>)
 80013ec:	2204      	movs	r2, #4
 80013ee:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 80013f0:	4b3e      	ldr	r3, [pc, #248]	; (80014ec <calendario+0x1ec>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b28      	cmp	r3, #40	; 0x28
 80013f6:	f240 83f9 	bls.w	8001bec <calendario+0x8ec>
				choice = 3;
 80013fa:	4b33      	ldr	r3, [pc, #204]	; (80014c8 <calendario+0x1c8>)
 80013fc:	2203      	movs	r2, #3
 80013fe:	701a      	strb	r2, [r3, #0]
			break;
 8001400:	e3f4      	b.n	8001bec <calendario+0x8ec>

		case 2: // show date
			lcd.gotoxy(0,0);
 8001402:	4b32      	ldr	r3, [pc, #200]	; (80014cc <calendario+0x1cc>)
 8001404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001406:	2100      	movs	r1, #0
 8001408:	2000      	movs	r0, #0
 800140a:	4798      	blx	r3
			lcd.string_size("Data",16);
 800140c:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <calendario+0x1cc>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	2110      	movs	r1, #16
 8001412:	4837      	ldr	r0, [pc, #220]	; (80014f0 <calendario+0x1f0>)
 8001414:	4798      	blx	r3
			stm.rtc.dr2vec(vec);
 8001416:	4b2f      	ldr	r3, [pc, #188]	; (80014d4 <calendario+0x1d4>)
 8001418:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800141c:	482e      	ldr	r0, [pc, #184]	; (80014d8 <calendario+0x1d8>)
 800141e:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001420:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <calendario+0x1cc>)
 8001422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001424:	2100      	movs	r1, #0
 8001426:	2003      	movs	r0, #3
 8001428:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <calendario+0x1cc>)
 800142c:	699c      	ldr	r4, [r3, #24]
 800142e:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <calendario+0x1dc>)
 8001430:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001434:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <calendario+0x1d8>)
 8001436:	795b      	ldrb	r3, [r3, #5]
 8001438:	4618      	mov	r0, r3
 800143a:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <calendario+0x1d8>)
 800143c:	799b      	ldrb	r3, [r3, #6]
 800143e:	461e      	mov	r6, r3
 8001440:	4b25      	ldr	r3, [pc, #148]	; (80014d8 <calendario+0x1d8>)
 8001442:	78db      	ldrb	r3, [r3, #3]
 8001444:	469c      	mov	ip, r3
 8001446:	4b24      	ldr	r3, [pc, #144]	; (80014d8 <calendario+0x1d8>)
 8001448:	791b      	ldrb	r3, [r3, #4]
 800144a:	461a      	mov	r2, r3
 800144c:	4b22      	ldr	r3, [pc, #136]	; (80014d8 <calendario+0x1d8>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <calendario+0x1d8>)
 8001454:	785b      	ldrb	r3, [r3, #1]
 8001456:	9302      	str	r3, [sp, #8]
 8001458:	9101      	str	r1, [sp, #4]
 800145a:	9200      	str	r2, [sp, #0]
 800145c:	4663      	mov	r3, ip
 800145e:	4632      	mov	r2, r6
 8001460:	4601      	mov	r1, r0
 8001462:	4824      	ldr	r0, [pc, #144]	; (80014f4 <calendario+0x1f4>)
 8001464:	47a8      	blx	r5
 8001466:	4603      	mov	r3, r0
 8001468:	2111      	movs	r1, #17
 800146a:	4618      	mov	r0, r3
 800146c:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800146e:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <calendario+0x1d4>)
 8001470:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <calendario+0x1e4>)
 8001476:	6958      	ldr	r0, [r3, #20]
 8001478:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <calendario+0x1e4>)
 800147a:	6919      	ldr	r1, [r3, #16]
 800147c:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <calendario+0x1e8>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	220d      	movs	r2, #13
 8001482:	47a0      	blx	r4
 8001484:	4603      	mov	r3, r0
 8001486:	4a19      	ldr	r2, [pc, #100]	; (80014ec <calendario+0x1ec>)
 8001488:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 800148a:	4b18      	ldr	r3, [pc, #96]	; (80014ec <calendario+0x1ec>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2b05      	cmp	r3, #5
 8001490:	d906      	bls.n	80014a0 <calendario+0x1a0>
 8001492:	4b16      	ldr	r3, [pc, #88]	; (80014ec <calendario+0x1ec>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b0a      	cmp	r3, #10
 8001498:	d802      	bhi.n	80014a0 <calendario+0x1a0>
				choice = 1;
 800149a:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <calendario+0x1c8>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <calendario+0x1ec>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b0a      	cmp	r3, #10
 80014a6:	d906      	bls.n	80014b6 <calendario+0x1b6>
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <calendario+0x1ec>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b1d      	cmp	r3, #29
 80014ae:	d802      	bhi.n	80014b6 <calendario+0x1b6>
				choice = 7;
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <calendario+0x1c8>)
 80014b2:	2207      	movs	r2, #7
 80014b4:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <calendario+0x1ec>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b28      	cmp	r3, #40	; 0x28
 80014bc:	f240 8398 	bls.w	8001bf0 <calendario+0x8f0>
				choice = 3;
 80014c0:	4b01      	ldr	r3, [pc, #4]	; (80014c8 <calendario+0x1c8>)
 80014c2:	2203      	movs	r2, #3
 80014c4:	701a      	strb	r2, [r3, #0]
			break;
 80014c6:	e393      	b.n	8001bf0 <calendario+0x8f0>
 80014c8:	200004bc 	.word	0x200004bc
 80014cc:	20000490 	.word	0x20000490
 80014d0:	0800be1c 	.word	0x0800be1c
 80014d4:	200001fc 	.word	0x200001fc
 80014d8:	200004d0 	.word	0x200004d0
 80014dc:	200003a0 	.word	0x200003a0
 80014e0:	0800be24 	.word	0x0800be24
 80014e4:	20000468 	.word	0x20000468
 80014e8:	200004ca 	.word	0x200004ca
 80014ec:	200004c4 	.word	0x200004c4
 80014f0:	0800be3c 	.word	0x0800be3c
 80014f4:	0800be44 	.word	0x0800be44

		case 3: // message
			lcd.gotoxy(0,0);
 80014f8:	4b7b      	ldr	r3, [pc, #492]	; (80016e8 <calendario+0x3e8>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	2100      	movs	r1, #0
 80014fe:	2000      	movs	r0, #0
 8001500:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 8001502:	4b79      	ldr	r3, [pc, #484]	; (80016e8 <calendario+0x3e8>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	210a      	movs	r1, #10
 8001508:	4878      	ldr	r0, [pc, #480]	; (80016ec <calendario+0x3ec>)
 800150a:	4798      	blx	r3

			stm.rtc.dr2vec(vec);
 800150c:	4b78      	ldr	r3, [pc, #480]	; (80016f0 <calendario+0x3f0>)
 800150e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001512:	4878      	ldr	r0, [pc, #480]	; (80016f4 <calendario+0x3f4>)
 8001514:	4798      	blx	r3
			lcd.gotoxy(2,0);
 8001516:	4b74      	ldr	r3, [pc, #464]	; (80016e8 <calendario+0x3e8>)
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	2100      	movs	r1, #0
 800151c:	2002      	movs	r0, #2
 800151e:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001520:	4b71      	ldr	r3, [pc, #452]	; (80016e8 <calendario+0x3e8>)
 8001522:	699c      	ldr	r4, [r3, #24]
 8001524:	4b74      	ldr	r3, [pc, #464]	; (80016f8 <calendario+0x3f8>)
 8001526:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800152a:	4b72      	ldr	r3, [pc, #456]	; (80016f4 <calendario+0x3f4>)
 800152c:	795b      	ldrb	r3, [r3, #5]
 800152e:	4618      	mov	r0, r3
 8001530:	4b70      	ldr	r3, [pc, #448]	; (80016f4 <calendario+0x3f4>)
 8001532:	799b      	ldrb	r3, [r3, #6]
 8001534:	461e      	mov	r6, r3
 8001536:	4b6f      	ldr	r3, [pc, #444]	; (80016f4 <calendario+0x3f4>)
 8001538:	78db      	ldrb	r3, [r3, #3]
 800153a:	469c      	mov	ip, r3
 800153c:	4b6d      	ldr	r3, [pc, #436]	; (80016f4 <calendario+0x3f4>)
 800153e:	791b      	ldrb	r3, [r3, #4]
 8001540:	461a      	mov	r2, r3
 8001542:	4b6c      	ldr	r3, [pc, #432]	; (80016f4 <calendario+0x3f4>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	4b6a      	ldr	r3, [pc, #424]	; (80016f4 <calendario+0x3f4>)
 800154a:	785b      	ldrb	r3, [r3, #1]
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	9101      	str	r1, [sp, #4]
 8001550:	9200      	str	r2, [sp, #0]
 8001552:	4663      	mov	r3, ip
 8001554:	4632      	mov	r2, r6
 8001556:	4601      	mov	r1, r0
 8001558:	4868      	ldr	r0, [pc, #416]	; (80016fc <calendario+0x3fc>)
 800155a:	47a8      	blx	r5
 800155c:	4603      	mov	r3, r0
 800155e:	2111      	movs	r1, #17
 8001560:	4618      	mov	r0, r3
 8001562:	47a0      	blx	r4

			stm.rtc.tr2vec(vec);
 8001564:	4b62      	ldr	r3, [pc, #392]	; (80016f0 <calendario+0x3f0>)
 8001566:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800156a:	4862      	ldr	r0, [pc, #392]	; (80016f4 <calendario+0x3f4>)
 800156c:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800156e:	4b5e      	ldr	r3, [pc, #376]	; (80016e8 <calendario+0x3e8>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	2100      	movs	r1, #0
 8001574:	2003      	movs	r0, #3
 8001576:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 8001578:	4b5b      	ldr	r3, [pc, #364]	; (80016e8 <calendario+0x3e8>)
 800157a:	699c      	ldr	r4, [r3, #24]
 800157c:	4b5e      	ldr	r3, [pc, #376]	; (80016f8 <calendario+0x3f8>)
 800157e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001582:	4b5c      	ldr	r3, [pc, #368]	; (80016f4 <calendario+0x3f4>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	4b5a      	ldr	r3, [pc, #360]	; (80016f4 <calendario+0x3f4>)
 800158a:	785b      	ldrb	r3, [r3, #1]
 800158c:	461e      	mov	r6, r3
 800158e:	4b59      	ldr	r3, [pc, #356]	; (80016f4 <calendario+0x3f4>)
 8001590:	789b      	ldrb	r3, [r3, #2]
 8001592:	469c      	mov	ip, r3
 8001594:	4b57      	ldr	r3, [pc, #348]	; (80016f4 <calendario+0x3f4>)
 8001596:	78db      	ldrb	r3, [r3, #3]
 8001598:	461a      	mov	r2, r3
 800159a:	4b56      	ldr	r3, [pc, #344]	; (80016f4 <calendario+0x3f4>)
 800159c:	791b      	ldrb	r3, [r3, #4]
 800159e:	4619      	mov	r1, r3
 80015a0:	4b54      	ldr	r3, [pc, #336]	; (80016f4 <calendario+0x3f4>)
 80015a2:	795b      	ldrb	r3, [r3, #5]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	9101      	str	r1, [sp, #4]
 80015a8:	9200      	str	r2, [sp, #0]
 80015aa:	4663      	mov	r3, ip
 80015ac:	4632      	mov	r2, r6
 80015ae:	4601      	mov	r1, r0
 80015b0:	4853      	ldr	r0, [pc, #332]	; (8001700 <calendario+0x400>)
 80015b2:	47a8      	blx	r5
 80015b4:	4603      	mov	r3, r0
 80015b6:	2111      	movs	r1, #17
 80015b8:	4618      	mov	r0, r3
 80015ba:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 80015bc:	4b4c      	ldr	r3, [pc, #304]	; (80016f0 <calendario+0x3f0>)
 80015be:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 80015c2:	4b50      	ldr	r3, [pc, #320]	; (8001704 <calendario+0x404>)
 80015c4:	6958      	ldr	r0, [r3, #20]
 80015c6:	4b4f      	ldr	r3, [pc, #316]	; (8001704 <calendario+0x404>)
 80015c8:	6919      	ldr	r1, [r3, #16]
 80015ca:	4b4f      	ldr	r3, [pc, #316]	; (8001708 <calendario+0x408>)
 80015cc:	881b      	ldrh	r3, [r3, #0]
 80015ce:	220d      	movs	r2, #13
 80015d0:	47a0      	blx	r4
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b28      	cmp	r3, #40	; 0x28
 80015d6:	f240 830d 	bls.w	8001bf4 <calendario+0x8f4>
				lcd.gotoxy(2,0);
 80015da:	4b43      	ldr	r3, [pc, #268]	; (80016e8 <calendario+0x3e8>)
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	2100      	movs	r1, #0
 80015e0:	2002      	movs	r0, #2
 80015e2:	4798      	blx	r3
				lcd.string_size(" ",17);
 80015e4:	4b40      	ldr	r3, [pc, #256]	; (80016e8 <calendario+0x3e8>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	2111      	movs	r1, #17
 80015ea:	4848      	ldr	r0, [pc, #288]	; (800170c <calendario+0x40c>)
 80015ec:	4798      	blx	r3
				lcd.gotoxy(3,0);
 80015ee:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <calendario+0x3e8>)
 80015f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f2:	2100      	movs	r1, #0
 80015f4:	2003      	movs	r0, #3
 80015f6:	4798      	blx	r3
				lcd.string_size(" ",15);
 80015f8:	4b3b      	ldr	r3, [pc, #236]	; (80016e8 <calendario+0x3e8>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	210f      	movs	r1, #15
 80015fe:	4843      	ldr	r0, [pc, #268]	; (800170c <calendario+0x40c>)
 8001600:	4798      	blx	r3
				choice = 1;
 8001602:	4b43      	ldr	r3, [pc, #268]	; (8001710 <calendario+0x410>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001608:	e2f4      	b.n	8001bf4 <calendario+0x8f4>

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 800160a:	4b37      	ldr	r3, [pc, #220]	; (80016e8 <calendario+0x3e8>)
 800160c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160e:	2100      	movs	r1, #0
 8001610:	2000      	movs	r0, #0
 8001612:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 8001614:	4b34      	ldr	r3, [pc, #208]	; (80016e8 <calendario+0x3e8>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	2110      	movs	r1, #16
 800161a:	483e      	ldr	r0, [pc, #248]	; (8001714 <calendario+0x414>)
 800161c:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <calendario+0x3f0>)
 8001620:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001624:	4b37      	ldr	r3, [pc, #220]	; (8001704 <calendario+0x404>)
 8001626:	6958      	ldr	r0, [r3, #20]
 8001628:	4b36      	ldr	r3, [pc, #216]	; (8001704 <calendario+0x404>)
 800162a:	6919      	ldr	r1, [r3, #16]
 800162c:	4b36      	ldr	r3, [pc, #216]	; (8001708 <calendario+0x408>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	220d      	movs	r2, #13
 8001632:	47a0      	blx	r4
 8001634:	4603      	mov	r3, r0
 8001636:	4a38      	ldr	r2, [pc, #224]	; (8001718 <calendario+0x418>)
 8001638:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 800163a:	4b37      	ldr	r3, [pc, #220]	; (8001718 <calendario+0x418>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d023      	beq.n	800168a <calendario+0x38a>
 8001642:	4b35      	ldr	r3, [pc, #212]	; (8001718 <calendario+0x418>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b05      	cmp	r3, #5
 8001648:	d81f      	bhi.n	800168a <calendario+0x38a>
				hour ++;
 800164a:	4b34      	ldr	r3, [pc, #208]	; (800171c <calendario+0x41c>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b32      	ldr	r3, [pc, #200]	; (800171c <calendario+0x41c>)
 8001654:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 8001656:	4b31      	ldr	r3, [pc, #196]	; (800171c <calendario+0x41c>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b17      	cmp	r3, #23
 800165c:	d902      	bls.n	8001664 <calendario+0x364>
					hour = 0;
 800165e:	4b2f      	ldr	r3, [pc, #188]	; (800171c <calendario+0x41c>)
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001664:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <calendario+0x3e8>)
 8001666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001668:	2100      	movs	r1, #0
 800166a:	2002      	movs	r0, #2
 800166c:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <calendario+0x3e8>)
 8001670:	699c      	ldr	r4, [r3, #24]
 8001672:	4b21      	ldr	r3, [pc, #132]	; (80016f8 <calendario+0x3f8>)
 8001674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001678:	4a28      	ldr	r2, [pc, #160]	; (800171c <calendario+0x41c>)
 800167a:	7812      	ldrb	r2, [r2, #0]
 800167c:	4611      	mov	r1, r2
 800167e:	4828      	ldr	r0, [pc, #160]	; (8001720 <calendario+0x420>)
 8001680:	4798      	blx	r3
 8001682:	4603      	mov	r3, r0
 8001684:	2110      	movs	r1, #16
 8001686:	4618      	mov	r0, r3
 8001688:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 800168a:	4b23      	ldr	r3, [pc, #140]	; (8001718 <calendario+0x418>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b0a      	cmp	r3, #10
 8001690:	d910      	bls.n	80016b4 <calendario+0x3b4>
 8001692:	4b21      	ldr	r3, [pc, #132]	; (8001718 <calendario+0x418>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b13      	cmp	r3, #19
 8001698:	d80c      	bhi.n	80016b4 <calendario+0x3b4>
				lcd.gotoxy(2,0);
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <calendario+0x3e8>)
 800169c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169e:	2100      	movs	r1, #0
 80016a0:	2002      	movs	r0, #2
 80016a2:	4798      	blx	r3
				lcd.string_size(" ",16);
 80016a4:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <calendario+0x3e8>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	2110      	movs	r1, #16
 80016aa:	4818      	ldr	r0, [pc, #96]	; (800170c <calendario+0x40c>)
 80016ac:	4798      	blx	r3
				choice = 5;
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <calendario+0x410>)
 80016b0:	2205      	movs	r2, #5
 80016b2:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80016b4:	4b18      	ldr	r3, [pc, #96]	; (8001718 <calendario+0x418>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b13      	cmp	r3, #19
 80016ba:	f240 829d 	bls.w	8001bf8 <calendario+0x8f8>
				lcd.gotoxy(2,0);
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <calendario+0x3e8>)
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c2:	2100      	movs	r1, #0
 80016c4:	2002      	movs	r0, #2
 80016c6:	4798      	blx	r3
				lcd.string_size(" ",16);
 80016c8:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <calendario+0x3e8>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	2110      	movs	r1, #16
 80016ce:	480f      	ldr	r0, [pc, #60]	; (800170c <calendario+0x40c>)
 80016d0:	4798      	blx	r3
				choice = 1;
 80016d2:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <calendario+0x410>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <calendario+0x3f0>)
 80016da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80016de:	4a0f      	ldr	r2, [pc, #60]	; (800171c <calendario+0x41c>)
 80016e0:	7812      	ldrb	r2, [r2, #0]
 80016e2:	4610      	mov	r0, r2
 80016e4:	4798      	blx	r3
			}
			break;
 80016e6:	e287      	b.n	8001bf8 <calendario+0x8f8>
 80016e8:	20000490 	.word	0x20000490
 80016ec:	0800be5c 	.word	0x0800be5c
 80016f0:	200001fc 	.word	0x200001fc
 80016f4:	200004d0 	.word	0x200004d0
 80016f8:	200003a0 	.word	0x200003a0
 80016fc:	0800be44 	.word	0x0800be44
 8001700:	0800be24 	.word	0x0800be24
 8001704:	20000468 	.word	0x20000468
 8001708:	200004ca 	.word	0x200004ca
 800170c:	0800be68 	.word	0x0800be68
 8001710:	200004bc 	.word	0x200004bc
 8001714:	0800be6c 	.word	0x0800be6c
 8001718:	200004c4 	.word	0x200004c4
 800171c:	200004bd 	.word	0x200004bd
 8001720:	0800be7c 	.word	0x0800be7c

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 8001724:	4b6e      	ldr	r3, [pc, #440]	; (80018e0 <calendario+0x5e0>)
 8001726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001728:	2100      	movs	r1, #0
 800172a:	2000      	movs	r0, #0
 800172c:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 800172e:	4b6c      	ldr	r3, [pc, #432]	; (80018e0 <calendario+0x5e0>)
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	2110      	movs	r1, #16
 8001734:	486b      	ldr	r0, [pc, #428]	; (80018e4 <calendario+0x5e4>)
 8001736:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001738:	4b6b      	ldr	r3, [pc, #428]	; (80018e8 <calendario+0x5e8>)
 800173a:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800173e:	4b6b      	ldr	r3, [pc, #428]	; (80018ec <calendario+0x5ec>)
 8001740:	6958      	ldr	r0, [r3, #20]
 8001742:	4b6a      	ldr	r3, [pc, #424]	; (80018ec <calendario+0x5ec>)
 8001744:	6919      	ldr	r1, [r3, #16]
 8001746:	4b6a      	ldr	r3, [pc, #424]	; (80018f0 <calendario+0x5f0>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	220d      	movs	r2, #13
 800174c:	47a0      	blx	r4
 800174e:	4603      	mov	r3, r0
 8001750:	4a68      	ldr	r2, [pc, #416]	; (80018f4 <calendario+0x5f4>)
 8001752:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001754:	4b67      	ldr	r3, [pc, #412]	; (80018f4 <calendario+0x5f4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d023      	beq.n	80017a4 <calendario+0x4a4>
 800175c:	4b65      	ldr	r3, [pc, #404]	; (80018f4 <calendario+0x5f4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b05      	cmp	r3, #5
 8001762:	d81f      	bhi.n	80017a4 <calendario+0x4a4>
				minute ++;
 8001764:	4b64      	ldr	r3, [pc, #400]	; (80018f8 <calendario+0x5f8>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	3301      	adds	r3, #1
 800176a:	b2da      	uxtb	r2, r3
 800176c:	4b62      	ldr	r3, [pc, #392]	; (80018f8 <calendario+0x5f8>)
 800176e:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 8001770:	4b61      	ldr	r3, [pc, #388]	; (80018f8 <calendario+0x5f8>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b3b      	cmp	r3, #59	; 0x3b
 8001776:	d902      	bls.n	800177e <calendario+0x47e>
					minute = 0;
 8001778:	4b5f      	ldr	r3, [pc, #380]	; (80018f8 <calendario+0x5f8>)
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800177e:	4b58      	ldr	r3, [pc, #352]	; (80018e0 <calendario+0x5e0>)
 8001780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001782:	2100      	movs	r1, #0
 8001784:	2002      	movs	r0, #2
 8001786:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 8001788:	4b55      	ldr	r3, [pc, #340]	; (80018e0 <calendario+0x5e0>)
 800178a:	699c      	ldr	r4, [r3, #24]
 800178c:	4b5b      	ldr	r3, [pc, #364]	; (80018fc <calendario+0x5fc>)
 800178e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001792:	4a59      	ldr	r2, [pc, #356]	; (80018f8 <calendario+0x5f8>)
 8001794:	7812      	ldrb	r2, [r2, #0]
 8001796:	4611      	mov	r1, r2
 8001798:	4859      	ldr	r0, [pc, #356]	; (8001900 <calendario+0x600>)
 800179a:	4798      	blx	r3
 800179c:	4603      	mov	r3, r0
 800179e:	2110      	movs	r1, #16
 80017a0:	4618      	mov	r0, r3
 80017a2:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80017a4:	4b53      	ldr	r3, [pc, #332]	; (80018f4 <calendario+0x5f4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b0a      	cmp	r3, #10
 80017aa:	d910      	bls.n	80017ce <calendario+0x4ce>
 80017ac:	4b51      	ldr	r3, [pc, #324]	; (80018f4 <calendario+0x5f4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b13      	cmp	r3, #19
 80017b2:	d80c      	bhi.n	80017ce <calendario+0x4ce>
				lcd.gotoxy(2,0);
 80017b4:	4b4a      	ldr	r3, [pc, #296]	; (80018e0 <calendario+0x5e0>)
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	2100      	movs	r1, #0
 80017ba:	2002      	movs	r0, #2
 80017bc:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017be:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <calendario+0x5e0>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2110      	movs	r1, #16
 80017c4:	484f      	ldr	r0, [pc, #316]	; (8001904 <calendario+0x604>)
 80017c6:	4798      	blx	r3
				choice = 6;
 80017c8:	4b4f      	ldr	r3, [pc, #316]	; (8001908 <calendario+0x608>)
 80017ca:	2206      	movs	r2, #6
 80017cc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80017ce:	4b49      	ldr	r3, [pc, #292]	; (80018f4 <calendario+0x5f4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b13      	cmp	r3, #19
 80017d4:	f240 8212 	bls.w	8001bfc <calendario+0x8fc>
				lcd.gotoxy(2,0);
 80017d8:	4b41      	ldr	r3, [pc, #260]	; (80018e0 <calendario+0x5e0>)
 80017da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017dc:	2100      	movs	r1, #0
 80017de:	2002      	movs	r0, #2
 80017e0:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017e2:	4b3f      	ldr	r3, [pc, #252]	; (80018e0 <calendario+0x5e0>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	2110      	movs	r1, #16
 80017e8:	4846      	ldr	r0, [pc, #280]	; (8001904 <calendario+0x604>)
 80017ea:	4798      	blx	r3
				choice = 1;
 80017ec:	4b46      	ldr	r3, [pc, #280]	; (8001908 <calendario+0x608>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 80017f2:	4b3d      	ldr	r3, [pc, #244]	; (80018e8 <calendario+0x5e8>)
 80017f4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80017f8:	4a3f      	ldr	r2, [pc, #252]	; (80018f8 <calendario+0x5f8>)
 80017fa:	7812      	ldrb	r2, [r2, #0]
 80017fc:	4610      	mov	r0, r2
 80017fe:	4798      	blx	r3
			}
			break;
 8001800:	e1fc      	b.n	8001bfc <calendario+0x8fc>

		case 6: // Set Second
			lcd.gotoxy(0,0);
 8001802:	4b37      	ldr	r3, [pc, #220]	; (80018e0 <calendario+0x5e0>)
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	2100      	movs	r1, #0
 8001808:	2000      	movs	r0, #0
 800180a:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 800180c:	4b34      	ldr	r3, [pc, #208]	; (80018e0 <calendario+0x5e0>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	2110      	movs	r1, #16
 8001812:	483e      	ldr	r0, [pc, #248]	; (800190c <calendario+0x60c>)
 8001814:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001816:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <calendario+0x5e8>)
 8001818:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <calendario+0x5ec>)
 800181e:	6958      	ldr	r0, [r3, #20]
 8001820:	4b32      	ldr	r3, [pc, #200]	; (80018ec <calendario+0x5ec>)
 8001822:	6919      	ldr	r1, [r3, #16]
 8001824:	4b32      	ldr	r3, [pc, #200]	; (80018f0 <calendario+0x5f0>)
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	220d      	movs	r2, #13
 800182a:	47a0      	blx	r4
 800182c:	4603      	mov	r3, r0
 800182e:	4a31      	ldr	r2, [pc, #196]	; (80018f4 <calendario+0x5f4>)
 8001830:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001832:	4b30      	ldr	r3, [pc, #192]	; (80018f4 <calendario+0x5f4>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d023      	beq.n	8001882 <calendario+0x582>
 800183a:	4b2e      	ldr	r3, [pc, #184]	; (80018f4 <calendario+0x5f4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b05      	cmp	r3, #5
 8001840:	d81f      	bhi.n	8001882 <calendario+0x582>
				second ++;
 8001842:	4b33      	ldr	r3, [pc, #204]	; (8001910 <calendario+0x610>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	3301      	adds	r3, #1
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b31      	ldr	r3, [pc, #196]	; (8001910 <calendario+0x610>)
 800184c:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 800184e:	4b30      	ldr	r3, [pc, #192]	; (8001910 <calendario+0x610>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b3b      	cmp	r3, #59	; 0x3b
 8001854:	d902      	bls.n	800185c <calendario+0x55c>
					second = 0;
 8001856:	4b2e      	ldr	r3, [pc, #184]	; (8001910 <calendario+0x610>)
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800185c:	4b20      	ldr	r3, [pc, #128]	; (80018e0 <calendario+0x5e0>)
 800185e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001860:	2100      	movs	r1, #0
 8001862:	2002      	movs	r0, #2
 8001864:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 8001866:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <calendario+0x5e0>)
 8001868:	699c      	ldr	r4, [r3, #24]
 800186a:	4b24      	ldr	r3, [pc, #144]	; (80018fc <calendario+0x5fc>)
 800186c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001870:	4a27      	ldr	r2, [pc, #156]	; (8001910 <calendario+0x610>)
 8001872:	7812      	ldrb	r2, [r2, #0]
 8001874:	4611      	mov	r1, r2
 8001876:	4827      	ldr	r0, [pc, #156]	; (8001914 <calendario+0x614>)
 8001878:	4798      	blx	r3
 800187a:	4603      	mov	r3, r0
 800187c:	2110      	movs	r1, #16
 800187e:	4618      	mov	r0, r3
 8001880:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001882:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <calendario+0x5f4>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b0a      	cmp	r3, #10
 8001888:	d910      	bls.n	80018ac <calendario+0x5ac>
 800188a:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <calendario+0x5f4>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b13      	cmp	r3, #19
 8001890:	d80c      	bhi.n	80018ac <calendario+0x5ac>
				lcd.gotoxy(2,0);
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <calendario+0x5e0>)
 8001894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001896:	2100      	movs	r1, #0
 8001898:	2002      	movs	r0, #2
 800189a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <calendario+0x5e0>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	2110      	movs	r1, #16
 80018a2:	4818      	ldr	r0, [pc, #96]	; (8001904 <calendario+0x604>)
 80018a4:	4798      	blx	r3
				choice = 1;
 80018a6:	4b18      	ldr	r3, [pc, #96]	; (8001908 <calendario+0x608>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <calendario+0x5f4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b13      	cmp	r3, #19
 80018b2:	f240 81a5 	bls.w	8001c00 <calendario+0x900>
				lcd.gotoxy(2,0);
 80018b6:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <calendario+0x5e0>)
 80018b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ba:	2100      	movs	r1, #0
 80018bc:	2002      	movs	r0, #2
 80018be:	4798      	blx	r3
				lcd.string_size(" ",16);
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <calendario+0x5e0>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	2110      	movs	r1, #16
 80018c6:	480f      	ldr	r0, [pc, #60]	; (8001904 <calendario+0x604>)
 80018c8:	4798      	blx	r3
				choice = 1;
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <calendario+0x608>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <calendario+0x5e8>)
 80018d2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80018d6:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <calendario+0x610>)
 80018d8:	7812      	ldrb	r2, [r2, #0]
 80018da:	4610      	mov	r0, r2
 80018dc:	4798      	blx	r3
			}
			break;
 80018de:	e18f      	b.n	8001c00 <calendario+0x900>
 80018e0:	20000490 	.word	0x20000490
 80018e4:	0800be88 	.word	0x0800be88
 80018e8:	200001fc 	.word	0x200001fc
 80018ec:	20000468 	.word	0x20000468
 80018f0:	200004ca 	.word	0x200004ca
 80018f4:	200004c4 	.word	0x200004c4
 80018f8:	200004be 	.word	0x200004be
 80018fc:	200003a0 	.word	0x200003a0
 8001900:	0800be98 	.word	0x0800be98
 8001904:	0800be68 	.word	0x0800be68
 8001908:	200004bc 	.word	0x200004bc
 800190c:	0800bea4 	.word	0x0800bea4
 8001910:	200004bf 	.word	0x200004bf
 8001914:	0800beb8 	.word	0x0800beb8

			// Calendario
			case 7: // Set Year
			lcd.gotoxy(0,0);
 8001918:	4b6e      	ldr	r3, [pc, #440]	; (8001ad4 <calendario+0x7d4>)
 800191a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191c:	2100      	movs	r1, #0
 800191e:	2000      	movs	r0, #0
 8001920:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 8001922:	4b6c      	ldr	r3, [pc, #432]	; (8001ad4 <calendario+0x7d4>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	2110      	movs	r1, #16
 8001928:	486b      	ldr	r0, [pc, #428]	; (8001ad8 <calendario+0x7d8>)
 800192a:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800192c:	4b6b      	ldr	r3, [pc, #428]	; (8001adc <calendario+0x7dc>)
 800192e:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001932:	4b6b      	ldr	r3, [pc, #428]	; (8001ae0 <calendario+0x7e0>)
 8001934:	6958      	ldr	r0, [r3, #20]
 8001936:	4b6a      	ldr	r3, [pc, #424]	; (8001ae0 <calendario+0x7e0>)
 8001938:	6919      	ldr	r1, [r3, #16]
 800193a:	4b6a      	ldr	r3, [pc, #424]	; (8001ae4 <calendario+0x7e4>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	220d      	movs	r2, #13
 8001940:	47a0      	blx	r4
 8001942:	4603      	mov	r3, r0
 8001944:	4a68      	ldr	r2, [pc, #416]	; (8001ae8 <calendario+0x7e8>)
 8001946:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001948:	4b67      	ldr	r3, [pc, #412]	; (8001ae8 <calendario+0x7e8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d023      	beq.n	8001998 <calendario+0x698>
 8001950:	4b65      	ldr	r3, [pc, #404]	; (8001ae8 <calendario+0x7e8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b05      	cmp	r3, #5
 8001956:	d81f      	bhi.n	8001998 <calendario+0x698>
				ano ++;
 8001958:	4b64      	ldr	r3, [pc, #400]	; (8001aec <calendario+0x7ec>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	b2da      	uxtb	r2, r3
 8001960:	4b62      	ldr	r3, [pc, #392]	; (8001aec <calendario+0x7ec>)
 8001962:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 8001964:	4b61      	ldr	r3, [pc, #388]	; (8001aec <calendario+0x7ec>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b63      	cmp	r3, #99	; 0x63
 800196a:	d902      	bls.n	8001972 <calendario+0x672>
					ano = 0;
 800196c:	4b5f      	ldr	r3, [pc, #380]	; (8001aec <calendario+0x7ec>)
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001972:	4b58      	ldr	r3, [pc, #352]	; (8001ad4 <calendario+0x7d4>)
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	2100      	movs	r1, #0
 8001978:	2002      	movs	r0, #2
 800197a:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 800197c:	4b55      	ldr	r3, [pc, #340]	; (8001ad4 <calendario+0x7d4>)
 800197e:	699c      	ldr	r4, [r3, #24]
 8001980:	4b5b      	ldr	r3, [pc, #364]	; (8001af0 <calendario+0x7f0>)
 8001982:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001986:	4a59      	ldr	r2, [pc, #356]	; (8001aec <calendario+0x7ec>)
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	4611      	mov	r1, r2
 800198c:	4859      	ldr	r0, [pc, #356]	; (8001af4 <calendario+0x7f4>)
 800198e:	4798      	blx	r3
 8001990:	4603      	mov	r3, r0
 8001992:	2110      	movs	r1, #16
 8001994:	4618      	mov	r0, r3
 8001996:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001998:	4b53      	ldr	r3, [pc, #332]	; (8001ae8 <calendario+0x7e8>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b0a      	cmp	r3, #10
 800199e:	d910      	bls.n	80019c2 <calendario+0x6c2>
 80019a0:	4b51      	ldr	r3, [pc, #324]	; (8001ae8 <calendario+0x7e8>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b13      	cmp	r3, #19
 80019a6:	d80c      	bhi.n	80019c2 <calendario+0x6c2>
				lcd.gotoxy(2,0);
 80019a8:	4b4a      	ldr	r3, [pc, #296]	; (8001ad4 <calendario+0x7d4>)
 80019aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ac:	2100      	movs	r1, #0
 80019ae:	2002      	movs	r0, #2
 80019b0:	4798      	blx	r3
				lcd.string_size(" ",16);
 80019b2:	4b48      	ldr	r3, [pc, #288]	; (8001ad4 <calendario+0x7d4>)
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	2110      	movs	r1, #16
 80019b8:	484f      	ldr	r0, [pc, #316]	; (8001af8 <calendario+0x7f8>)
 80019ba:	4798      	blx	r3
				choice = 8;
 80019bc:	4b4f      	ldr	r3, [pc, #316]	; (8001afc <calendario+0x7fc>)
 80019be:	2208      	movs	r2, #8
 80019c0:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80019c2:	4b49      	ldr	r3, [pc, #292]	; (8001ae8 <calendario+0x7e8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b13      	cmp	r3, #19
 80019c8:	f240 811c 	bls.w	8001c04 <calendario+0x904>
				lcd.gotoxy(2,0);
 80019cc:	4b41      	ldr	r3, [pc, #260]	; (8001ad4 <calendario+0x7d4>)
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	2100      	movs	r1, #0
 80019d2:	2002      	movs	r0, #2
 80019d4:	4798      	blx	r3
				lcd.string_size(" ",16);
 80019d6:	4b3f      	ldr	r3, [pc, #252]	; (8001ad4 <calendario+0x7d4>)
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	2110      	movs	r1, #16
 80019dc:	4846      	ldr	r0, [pc, #280]	; (8001af8 <calendario+0x7f8>)
 80019de:	4798      	blx	r3
				choice = 2;
 80019e0:	4b46      	ldr	r3, [pc, #280]	; (8001afc <calendario+0x7fc>)
 80019e2:	2202      	movs	r2, #2
 80019e4:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 80019e6:	4b3d      	ldr	r3, [pc, #244]	; (8001adc <calendario+0x7dc>)
 80019e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80019ec:	4a3f      	ldr	r2, [pc, #252]	; (8001aec <calendario+0x7ec>)
 80019ee:	7812      	ldrb	r2, [r2, #0]
 80019f0:	4610      	mov	r0, r2
 80019f2:	4798      	blx	r3
			}
			break;
 80019f4:	e106      	b.n	8001c04 <calendario+0x904>

		case 8: // Set Month
			lcd.gotoxy(0,0);
 80019f6:	4b37      	ldr	r3, [pc, #220]	; (8001ad4 <calendario+0x7d4>)
 80019f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fa:	2100      	movs	r1, #0
 80019fc:	2000      	movs	r0, #0
 80019fe:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 8001a00:	4b34      	ldr	r3, [pc, #208]	; (8001ad4 <calendario+0x7d4>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	2110      	movs	r1, #16
 8001a06:	483e      	ldr	r0, [pc, #248]	; (8001b00 <calendario+0x800>)
 8001a08:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001a0a:	4b34      	ldr	r3, [pc, #208]	; (8001adc <calendario+0x7dc>)
 8001a0c:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001a10:	4b33      	ldr	r3, [pc, #204]	; (8001ae0 <calendario+0x7e0>)
 8001a12:	6958      	ldr	r0, [r3, #20]
 8001a14:	4b32      	ldr	r3, [pc, #200]	; (8001ae0 <calendario+0x7e0>)
 8001a16:	6919      	ldr	r1, [r3, #16]
 8001a18:	4b32      	ldr	r3, [pc, #200]	; (8001ae4 <calendario+0x7e4>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	220d      	movs	r2, #13
 8001a1e:	47a0      	blx	r4
 8001a20:	4603      	mov	r3, r0
 8001a22:	4a31      	ldr	r2, [pc, #196]	; (8001ae8 <calendario+0x7e8>)
 8001a24:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a26:	4b30      	ldr	r3, [pc, #192]	; (8001ae8 <calendario+0x7e8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d023      	beq.n	8001a76 <calendario+0x776>
 8001a2e:	4b2e      	ldr	r3, [pc, #184]	; (8001ae8 <calendario+0x7e8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d81f      	bhi.n	8001a76 <calendario+0x776>
				mes ++;
 8001a36:	4b33      	ldr	r3, [pc, #204]	; (8001b04 <calendario+0x804>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4b31      	ldr	r3, [pc, #196]	; (8001b04 <calendario+0x804>)
 8001a40:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001a42:	4b30      	ldr	r3, [pc, #192]	; (8001b04 <calendario+0x804>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b0c      	cmp	r3, #12
 8001a48:	d902      	bls.n	8001a50 <calendario+0x750>
					mes = 1;
 8001a4a:	4b2e      	ldr	r3, [pc, #184]	; (8001b04 <calendario+0x804>)
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a50:	4b20      	ldr	r3, [pc, #128]	; (8001ad4 <calendario+0x7d4>)
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	2100      	movs	r1, #0
 8001a56:	2002      	movs	r0, #2
 8001a58:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001a5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ad4 <calendario+0x7d4>)
 8001a5c:	699c      	ldr	r4, [r3, #24]
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <calendario+0x7f0>)
 8001a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a64:	4a27      	ldr	r2, [pc, #156]	; (8001b04 <calendario+0x804>)
 8001a66:	7812      	ldrb	r2, [r2, #0]
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4827      	ldr	r0, [pc, #156]	; (8001b08 <calendario+0x808>)
 8001a6c:	4798      	blx	r3
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2110      	movs	r1, #16
 8001a72:	4618      	mov	r0, r3
 8001a74:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <calendario+0x7e8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b0a      	cmp	r3, #10
 8001a7c:	d910      	bls.n	8001aa0 <calendario+0x7a0>
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ae8 <calendario+0x7e8>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b13      	cmp	r3, #19
 8001a84:	d80c      	bhi.n	8001aa0 <calendario+0x7a0>
				lcd.gotoxy(2,0);
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <calendario+0x7d4>)
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a90:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <calendario+0x7d4>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	2110      	movs	r1, #16
 8001a96:	4818      	ldr	r0, [pc, #96]	; (8001af8 <calendario+0x7f8>)
 8001a98:	4798      	blx	r3
				choice = 9;
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <calendario+0x7fc>)
 8001a9c:	2209      	movs	r2, #9
 8001a9e:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001aa0:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <calendario+0x7e8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b13      	cmp	r3, #19
 8001aa6:	f240 80af 	bls.w	8001c08 <calendario+0x908>
				lcd.gotoxy(2,0);
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <calendario+0x7d4>)
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	2100      	movs	r1, #0
 8001ab0:	2002      	movs	r0, #2
 8001ab2:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <calendario+0x7d4>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	2110      	movs	r1, #16
 8001aba:	480f      	ldr	r0, [pc, #60]	; (8001af8 <calendario+0x7f8>)
 8001abc:	4798      	blx	r3
				choice = 2;
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <calendario+0x7fc>)
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <calendario+0x7dc>)
 8001ac6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001aca:	4a0e      	ldr	r2, [pc, #56]	; (8001b04 <calendario+0x804>)
 8001acc:	7812      	ldrb	r2, [r2, #0]
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4798      	blx	r3
			}
			break;
 8001ad2:	e099      	b.n	8001c08 <calendario+0x908>
 8001ad4:	20000490 	.word	0x20000490
 8001ad8:	0800bec4 	.word	0x0800bec4
 8001adc:	200001fc 	.word	0x200001fc
 8001ae0:	20000468 	.word	0x20000468
 8001ae4:	200004ca 	.word	0x200004ca
 8001ae8:	200004c4 	.word	0x200004c4
 8001aec:	200004c0 	.word	0x200004c0
 8001af0:	200003a0 	.word	0x200003a0
 8001af4:	0800bed0 	.word	0x0800bed0
 8001af8:	0800be68 	.word	0x0800be68
 8001afc:	200004bc 	.word	0x200004bc
 8001b00:	0800bed8 	.word	0x0800bed8
 8001b04:	20000000 	.word	0x20000000
 8001b08:	0800bee4 	.word	0x0800bee4

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001b0c:	4b42      	ldr	r3, [pc, #264]	; (8001c18 <calendario+0x918>)
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b10:	2100      	movs	r1, #0
 8001b12:	2000      	movs	r0, #0
 8001b14:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001b16:	4b40      	ldr	r3, [pc, #256]	; (8001c18 <calendario+0x918>)
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	2110      	movs	r1, #16
 8001b1c:	483f      	ldr	r0, [pc, #252]	; (8001c1c <calendario+0x91c>)
 8001b1e:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001b20:	4b3f      	ldr	r3, [pc, #252]	; (8001c20 <calendario+0x920>)
 8001b22:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001b26:	4b3f      	ldr	r3, [pc, #252]	; (8001c24 <calendario+0x924>)
 8001b28:	6958      	ldr	r0, [r3, #20]
 8001b2a:	4b3e      	ldr	r3, [pc, #248]	; (8001c24 <calendario+0x924>)
 8001b2c:	6919      	ldr	r1, [r3, #16]
 8001b2e:	4b3e      	ldr	r3, [pc, #248]	; (8001c28 <calendario+0x928>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	220d      	movs	r2, #13
 8001b34:	47a0      	blx	r4
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a3c      	ldr	r2, [pc, #240]	; (8001c2c <calendario+0x92c>)
 8001b3a:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001b3c:	4b3b      	ldr	r3, [pc, #236]	; (8001c2c <calendario+0x92c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d023      	beq.n	8001b8c <calendario+0x88c>
 8001b44:	4b39      	ldr	r3, [pc, #228]	; (8001c2c <calendario+0x92c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b05      	cmp	r3, #5
 8001b4a:	d81f      	bhi.n	8001b8c <calendario+0x88c>
				dia ++;
 8001b4c:	4b38      	ldr	r3, [pc, #224]	; (8001c30 <calendario+0x930>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	3301      	adds	r3, #1
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	4b36      	ldr	r3, [pc, #216]	; (8001c30 <calendario+0x930>)
 8001b56:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001b58:	4b35      	ldr	r3, [pc, #212]	; (8001c30 <calendario+0x930>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b1f      	cmp	r3, #31
 8001b5e:	d902      	bls.n	8001b66 <calendario+0x866>
					dia = 1;
 8001b60:	4b33      	ldr	r3, [pc, #204]	; (8001c30 <calendario+0x930>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b66:	4b2c      	ldr	r3, [pc, #176]	; (8001c18 <calendario+0x918>)
 8001b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2002      	movs	r0, #2
 8001b6e:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001b70:	4b29      	ldr	r3, [pc, #164]	; (8001c18 <calendario+0x918>)
 8001b72:	699c      	ldr	r4, [r3, #24]
 8001b74:	4b2f      	ldr	r3, [pc, #188]	; (8001c34 <calendario+0x934>)
 8001b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b7a:	4a2d      	ldr	r2, [pc, #180]	; (8001c30 <calendario+0x930>)
 8001b7c:	7812      	ldrb	r2, [r2, #0]
 8001b7e:	4611      	mov	r1, r2
 8001b80:	482d      	ldr	r0, [pc, #180]	; (8001c38 <calendario+0x938>)
 8001b82:	4798      	blx	r3
 8001b84:	4603      	mov	r3, r0
 8001b86:	2110      	movs	r1, #16
 8001b88:	4618      	mov	r0, r3
 8001b8a:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001b8c:	4b27      	ldr	r3, [pc, #156]	; (8001c2c <calendario+0x92c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b0a      	cmp	r3, #10
 8001b92:	d910      	bls.n	8001bb6 <calendario+0x8b6>
 8001b94:	4b25      	ldr	r3, [pc, #148]	; (8001c2c <calendario+0x92c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b13      	cmp	r3, #19
 8001b9a:	d80c      	bhi.n	8001bb6 <calendario+0x8b6>
				lcd.gotoxy(2,0);
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <calendario+0x918>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <calendario+0x918>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	2110      	movs	r1, #16
 8001bac:	4823      	ldr	r0, [pc, #140]	; (8001c3c <calendario+0x93c>)
 8001bae:	4798      	blx	r3
				choice = 2;
 8001bb0:	4b23      	ldr	r3, [pc, #140]	; (8001c40 <calendario+0x940>)
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001bb6:	4b1d      	ldr	r3, [pc, #116]	; (8001c2c <calendario+0x92c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b13      	cmp	r3, #19
 8001bbc:	d926      	bls.n	8001c0c <calendario+0x90c>
				lcd.gotoxy(2,0);
 8001bbe:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <calendario+0x918>)
 8001bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2002      	movs	r0, #2
 8001bc6:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001bc8:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <calendario+0x918>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	2110      	movs	r1, #16
 8001bce:	481b      	ldr	r0, [pc, #108]	; (8001c3c <calendario+0x93c>)
 8001bd0:	4798      	blx	r3
				choice = 2;
 8001bd2:	4b1b      	ldr	r3, [pc, #108]	; (8001c40 <calendario+0x940>)
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <calendario+0x920>)
 8001bda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001bde:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <calendario+0x930>)
 8001be0:	7812      	ldrb	r2, [r2, #0]
 8001be2:	4610      	mov	r0, r2
 8001be4:	4798      	blx	r3
			}
			break;
 8001be6:	e011      	b.n	8001c0c <calendario+0x90c>
		default:
			break;
 8001be8:	bf00      	nop
 8001bea:	e010      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bec:	bf00      	nop
 8001bee:	e00e      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bf0:	bf00      	nop
 8001bf2:	e00c      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bf4:	bf00      	nop
 8001bf6:	e00a      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bf8:	bf00      	nop
 8001bfa:	e008      	b.n	8001c0e <calendario+0x90e>
			break;
 8001bfc:	bf00      	nop
 8001bfe:	e006      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c00:	bf00      	nop
 8001c02:	e004      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c04:	bf00      	nop
 8001c06:	e002      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c08:	bf00      	nop
 8001c0a:	e000      	b.n	8001c0e <calendario+0x90e>
			break;
 8001c0c:	bf00      	nop
	}
}
 8001c0e:	bf00      	nop
 8001c10:	3704      	adds	r7, #4
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000490 	.word	0x20000490
 8001c1c:	0800beec 	.word	0x0800beec
 8001c20:	200001fc 	.word	0x200001fc
 8001c24:	20000468 	.word	0x20000468
 8001c28:	200004ca 	.word	0x200004ca
 8001c2c:	200004c4 	.word	0x200004c4
 8001c30:	20000001 	.word	0x20000001
 8001c34:	200003a0 	.word	0x200003a0
 8001c38:	0800bef8 	.word	0x0800bef8
 8001c3c:	0800be68 	.word	0x0800be68
 8001c40:	200004bc 	.word	0x200004bc

08001c44 <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001c48:	4b36      	ldr	r3, [pc, #216]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c4a:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d050      	beq.n	8001cfa <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001c58:	4b32      	ldr	r3, [pc, #200]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c5a:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	4b30      	ldr	r3, [pc, #192]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c62:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c66:	f022 0201 	bic.w	r2, r2, #1
 8001c6a:	611a      	str	r2, [r3, #16]

		if(dir){
 8001c6c:	4b2e      	ldr	r3, [pc, #184]	; (8001d28 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d01e      	beq.n	8001cb2 <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001c74:	4b2b      	ldr	r3, [pc, #172]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c78:	2020      	movs	r0, #32
 8001c7a:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	4a2b      	ldr	r2, [pc, #172]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c82:	f992 1000 	ldrsb.w	r1, [r2]
 8001c86:	b2ca      	uxtb	r2, r1
 8001c88:	3a01      	subs	r2, #1
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	b250      	sxtb	r0, r2
 8001c8e:	4a28      	ldr	r2, [pc, #160]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c90:	7010      	strb	r0, [r2, #0]
 8001c92:	2201      	movs	r2, #1
 8001c94:	408a      	lsls	r2, r1
 8001c96:	b2d2      	uxtb	r2, r2
 8001c98:	43d2      	mvns	r2, r2
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4798      	blx	r3
			if(count1 < 0)
 8001ca0:	4b23      	ldr	r3, [pc, #140]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ca2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	da21      	bge.n	8001cee <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001caa:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]
 8001cb0:	e01d      	b.n	8001cee <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb6:	2020      	movs	r0, #32
 8001cb8:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001cba:	4b1c      	ldr	r3, [pc, #112]	; (8001d2c <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4a1c      	ldr	r2, [pc, #112]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cc0:	f992 1000 	ldrsb.w	r1, [r2]
 8001cc4:	b2ca      	uxtb	r2, r1
 8001cc6:	3201      	adds	r2, #1
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	b250      	sxtb	r0, r2
 8001ccc:	4a18      	ldr	r2, [pc, #96]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cce:	7010      	strb	r0, [r2, #0]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	408a      	lsls	r2, r1
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	43d2      	mvns	r2, r2
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4798      	blx	r3
			if(count1 > 7)
 8001cde:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ce0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ce4:	2b07      	cmp	r3, #7
 8001ce6:	dd02      	ble.n	8001cee <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001cee:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001cf8:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cfc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d009      	beq.n	8001d1e <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d0c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d10:	691a      	ldr	r2, [r3, #16]
 8001d12:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d14:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d18:	f022 0202 	bic.w	r2, r2, #2
 8001d1c:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200001fc 	.word	0x200001fc
 8001d28:	200004cc 	.word	0x200004cc
 8001d2c:	20000484 	.word	0x20000484
 8001d30:	200004c8 	.word	0x200004c8
 8001d34:	200004ca 	.word	0x200004ca

08001d38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
	return 1;
 8001d3c:	2301      	movs	r3, #1
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_kill>:

int _kill(int pid, int sig)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d52:	f004 fb99 	bl	8006488 <__errno>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2216      	movs	r2, #22
 8001d5a:	601a      	str	r2, [r3, #0]
	return -1;
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <_exit>:

void _exit (int status)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d70:	f04f 31ff 	mov.w	r1, #4294967295
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ffe7 	bl	8001d48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d7a:	e7fe      	b.n	8001d7a <_exit+0x12>

08001d7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
 8001d8c:	e00a      	b.n	8001da4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d8e:	f3af 8000 	nop.w
 8001d92:	4601      	mov	r1, r0
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	1c5a      	adds	r2, r3, #1
 8001d98:	60ba      	str	r2, [r7, #8]
 8001d9a:	b2ca      	uxtb	r2, r1
 8001d9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	3301      	adds	r3, #1
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	dbf0      	blt.n	8001d8e <_read+0x12>
	}

return len;
 8001dac:	687b      	ldr	r3, [r7, #4]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b086      	sub	sp, #24
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	60f8      	str	r0, [r7, #12]
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	e009      	b.n	8001ddc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	60ba      	str	r2, [r7, #8]
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	617b      	str	r3, [r7, #20]
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	dbf1      	blt.n	8001dc8 <_write+0x12>
	}
	return len;
 8001de4:	687b      	ldr	r3, [r7, #4]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <_close>:

int _close(int file)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
	return -1;
 8001df6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e16:	605a      	str	r2, [r3, #4]
	return 0;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <_isatty>:

int _isatty(int file)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
	return 1;
 8001e2e:	2301      	movs	r3, #1
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
	return 0;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
	...

08001e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e60:	4a14      	ldr	r2, [pc, #80]	; (8001eb4 <_sbrk+0x5c>)
 8001e62:	4b15      	ldr	r3, [pc, #84]	; (8001eb8 <_sbrk+0x60>)
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e6c:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <_sbrk+0x64>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d102      	bne.n	8001e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <_sbrk+0x64>)
 8001e76:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <_sbrk+0x68>)
 8001e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7a:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <_sbrk+0x64>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d207      	bcs.n	8001e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e88:	f004 fafe 	bl	8006488 <__errno>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	220c      	movs	r2, #12
 8001e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	e009      	b.n	8001eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <_sbrk+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <_sbrk+0x64>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	4a05      	ldr	r2, [pc, #20]	; (8001ebc <_sbrk+0x64>)
 8001ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20020000 	.word	0x20020000
 8001eb8:	00000400 	.word	0x00000400
 8001ebc:	20000508 	.word	0x20000508
 8001ec0:	20000910 	.word	0x20000910

08001ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <SystemInit+0x20>)
 8001eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <SystemInit+0x20>)
 8001ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ee8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001eec:	480d      	ldr	r0, [pc, #52]	; (8001f24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001eee:	490e      	ldr	r1, [pc, #56]	; (8001f28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ef0:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef4:	e002      	b.n	8001efc <LoopCopyDataInit>

08001ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001efa:	3304      	adds	r3, #4

08001efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f00:	d3f9      	bcc.n	8001ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f02:	4a0b      	ldr	r2, [pc, #44]	; (8001f30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f04:	4c0b      	ldr	r4, [pc, #44]	; (8001f34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f08:	e001      	b.n	8001f0e <LoopFillZerobss>

08001f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f0c:	3204      	adds	r2, #4

08001f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f10:	d3fb      	bcc.n	8001f0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f12:	f7ff ffd7 	bl	8001ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f16:	f004 fabd 	bl	8006494 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f1a:	f7fe ff0d 	bl	8000d38 <main>
  bx  lr    
 8001f1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f28:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001f2c:	0800c3f0 	.word	0x0800c3f0
  ldr r2, =_sbss
 8001f30:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f34:	20000910 	.word	0x20000910

08001f38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f38:	e7fe      	b.n	8001f38 <ADC_IRQHandler>
	...

08001f3c <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001f3c:	b490      	push	{r4, r7}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001f4a:	4a38      	ldr	r2, [pc, #224]	; (800202c <HC595enable+0xf0>)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001f50:	4a37      	ldr	r2, [pc, #220]	; (8002030 <HC595enable+0xf4>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001f56:	4a37      	ldr	r2, [pc, #220]	; (8002034 <HC595enable+0xf8>)
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001f5c:	4a36      	ldr	r2, [pc, #216]	; (8002038 <HC595enable+0xfc>)
 8001f5e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f62:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001f64:	4a35      	ldr	r2, [pc, #212]	; (800203c <HC595enable+0x100>)
 8001f66:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f6a:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001f6c:	4b2f      	ldr	r3, [pc, #188]	; (800202c <HC595enable+0xf0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	2103      	movs	r1, #3
 8001f78:	4099      	lsls	r1, r3
 8001f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2003      	movs	r0, #3
 8001f82:	fa00 f303 	lsl.w	r3, r0, r3
 8001f86:	4319      	orrs	r1, r3
 8001f88:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	2003      	movs	r0, #3
 8001f90:	fa00 f303 	lsl.w	r3, r0, r3
 8001f94:	430b      	orrs	r3, r1
 8001f96:	43db      	mvns	r3, r3
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4b24      	ldr	r3, [pc, #144]	; (800202c <HC595enable+0xf0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	400a      	ands	r2, r1
 8001fa0:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001fa2:	4b22      	ldr	r3, [pc, #136]	; (800202c <HC595enable+0xf0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2101      	movs	r1, #1
 8001fae:	4099      	lsls	r1, r3
 8001fb0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	fa00 f303 	lsl.w	r3, r0, r3
 8001fbc:	4319      	orrs	r1, r3
 8001fbe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	fa00 f303 	lsl.w	r3, r0, r3
 8001fca:	430b      	orrs	r3, r1
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <HC595enable+0xf0>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001fd6:	4b16      	ldr	r3, [pc, #88]	; (8002030 <HC595enable+0xf4>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	2101      	movs	r1, #1
 8001fe0:	4099      	lsls	r1, r3
 8001fe2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	fa00 f303 	lsl.w	r3, r0, r3
 8001fec:	4319      	orrs	r1, r3
 8001fee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	fa00 f303 	lsl.w	r3, r0, r3
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <HC595enable+0xf4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	400a      	ands	r2, r1
 8002004:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8002006:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <HC595enable+0x104>)
 8002008:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <HC595enable+0x108>)
 800200c:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HC595enable+0x10c>)
 8002010:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	461c      	mov	r4, r3
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800201e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	3720      	adds	r7, #32
 8002026:	46bd      	mov	sp, r7
 8002028:	bc90      	pop	{r4, r7}
 800202a:	4770      	bx	lr
 800202c:	2000050c 	.word	0x2000050c
 8002030:	20000510 	.word	0x20000510
 8002034:	20000514 	.word	0x20000514
 8002038:	20000515 	.word	0x20000515
 800203c:	20000516 	.word	0x20000516
 8002040:	0800204d 	.word	0x0800204d
 8002044:	080020e5 	.word	0x080020e5
 8002048:	08002129 	.word	0x08002129

0800204c <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00d      	beq.n	8002078 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 800205c:	4b1e      	ldr	r3, [pc, #120]	; (80020d8 <HC595_shift_bit+0x8c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <HC595_shift_bit+0x90>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	4619      	mov	r1, r3
 8002068:	2301      	movs	r3, #1
 800206a:	408b      	lsls	r3, r1
 800206c:	4619      	mov	r1, r3
 800206e:	4b1a      	ldr	r3, [pc, #104]	; (80020d8 <HC595_shift_bit+0x8c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e00d      	b.n	8002094 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8002078:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <HC595_shift_bit+0x8c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	4b17      	ldr	r3, [pc, #92]	; (80020dc <HC595_shift_bit+0x90>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	4619      	mov	r1, r3
 8002084:	2301      	movs	r3, #1
 8002086:	408b      	lsls	r3, r1
 8002088:	43db      	mvns	r3, r3
 800208a:	4619      	mov	r1, r3
 800208c:	4b12      	ldr	r3, [pc, #72]	; (80020d8 <HC595_shift_bit+0x8c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	400a      	ands	r2, r1
 8002092:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 8002094:	4b10      	ldr	r3, [pc, #64]	; (80020d8 <HC595_shift_bit+0x8c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <HC595_shift_bit+0x94>)
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	4619      	mov	r1, r3
 80020a0:	2301      	movs	r3, #1
 80020a2:	408b      	lsls	r3, r1
 80020a4:	4619      	mov	r1, r3
 80020a6:	4b0c      	ldr	r3, [pc, #48]	; (80020d8 <HC595_shift_bit+0x8c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HC595_shift_bit+0x8c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HC595_shift_bit+0x94>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	4619      	mov	r1, r3
 80020ba:	2301      	movs	r3, #1
 80020bc:	408b      	lsls	r3, r1
 80020be:	43db      	mvns	r3, r3
 80020c0:	4619      	mov	r1, r3
 80020c2:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <HC595_shift_bit+0x8c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	400a      	ands	r2, r1
 80020c8:	601a      	str	r2, [r3, #0]
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000510 	.word	0x20000510
 80020dc:	20000514 	.word	0x20000514
 80020e0:	20000515 	.word	0x20000515

080020e4 <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	73fb      	strb	r3, [r7, #15]
 80020f2:	e00f      	b.n	8002114 <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	2201      	movs	r2, #1
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	b25a      	sxtb	r2, r3
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	4013      	ands	r3, r2
 8002104:	b25b      	sxtb	r3, r3
 8002106:	b2db      	uxtb	r3, r3
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff9f 	bl	800204c <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	3301      	adds	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	2b07      	cmp	r3, #7
 8002118:	d9ec      	bls.n	80020f4 <HC595_shift_byte+0x10>
	HC595_shift_out();
 800211a:	f000 f805 	bl	8002128 <HC595_shift_out>
}
 800211e:	bf00      	nop
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
	...

08002128 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 800212c:	4b0f      	ldr	r3, [pc, #60]	; (800216c <HC595_shift_out+0x44>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <HC595_shift_out+0x48>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	2301      	movs	r3, #1
 800213a:	408b      	lsls	r3, r1
 800213c:	4619      	mov	r1, r3
 800213e:	4b0b      	ldr	r3, [pc, #44]	; (800216c <HC595_shift_out+0x44>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 8002146:	4b09      	ldr	r3, [pc, #36]	; (800216c <HC595_shift_out+0x44>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b08      	ldr	r3, [pc, #32]	; (8002170 <HC595_shift_out+0x48>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4619      	mov	r1, r3
 8002152:	2301      	movs	r3, #1
 8002154:	408b      	lsls	r3, r1
 8002156:	43db      	mvns	r3, r3
 8002158:	4619      	mov	r1, r3
 800215a:	4b04      	ldr	r3, [pc, #16]	; (800216c <HC595_shift_out+0x44>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	400a      	ands	r2, r1
 8002160:	601a      	str	r2, [r3, #0]
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	20000510 	.word	0x20000510
 8002170:	20000516 	.word	0x20000516

08002174 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 8002174:	b4b0      	push	{r4, r5, r7}
 8002176:	b08b      	sub	sp, #44	; 0x2c
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <EXPLODEenable+0x34>)
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	461d      	mov	r5, r3
 800218c:	f107 040c 	add.w	r4, r7, #12
 8002190:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002192:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002194:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002198:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	372c      	adds	r7, #44	; 0x2c
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bcb0      	pop	{r4, r5, r7}
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	080021ad 	.word	0x080021ad

080021ac <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	601a      	str	r2, [r3, #0]
	self->XF = x;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f819 	bl	80021fc <EXPLODEhh>
 80021ca:	4602      	mov	r2, r0
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f824 	bl	800221e <EXPLODEll>
 80021d6:	4602      	mov	r2, r0
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f830 	bl	8002242 <EXPLODElh>
 80021e2:	4602      	mov	r2, r0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 f840 	bl	800226e <EXPLODEhl>
 80021ee:	4602      	mov	r2, r0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	615a      	str	r2, [r3, #20]
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4013      	ands	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]
	return i;
 8002210:	68fb      	ldr	r3, [r7, #12]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 800221e:	b480      	push	{r7}
 8002220:	b085      	sub	sp, #20
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4313      	orrs	r3, r2
 8002230:	60fb      	str	r3, [r7, #12]
	return ~i;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	43db      	mvns	r3, r3
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 8002242:	b480      	push	{r7}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	4053      	eors	r3, r2
 8002254:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4013      	ands	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
	return i;
 8002260:	68fb      	ldr	r3, [r7, #12]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 800226e:	b480      	push	{r7}
 8002270:	b085      	sub	sp, #20
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4053      	eors	r3, r2
 8002280:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	4013      	ands	r3, r2
 800228a:	60fb      	str	r3, [r7, #12]
	return i;
 800228c:	68fb      	ldr	r3, [r7, #12]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
	...

0800229c <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b0a6      	sub	sp, #152	; 0x98
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 80022a4:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <FUNCenable+0x34>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	//func.bcd2bin = FUNCbcd2bin;
	//func.bin2bcd = FUNCbin2bcd;
	//func.gcd1 = FUNCgcd1;
	//func.pincheck = FUNCpincheck;
	//func.print_binary = FUNCprint_binary;
	func.ftoa = FUNCftoa;
 80022ac:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <FUNCenable+0x38>)
 80022ae:	67bb      	str	r3, [r7, #120]	; 0x78
	//func.ReadHLByte = FUNCReadHLByte;
	//func.ReadLHByte = FUNCReadLHByte;
	//func.WriteHLByte = FUNCWriteHLByte;
	//func.WriteLHByte = FUNCWriteLHByte;
	//func.SwapByte = FUNCSwapByte;
	func.print = FUNCprint;
 80022b0:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <FUNCenable+0x3c>)
 80022b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f107 0308 	add.w	r3, r7, #8
 80022be:	2290      	movs	r2, #144	; 0x90
 80022c0:	4619      	mov	r1, r3
 80022c2:	f004 f90b 	bl	80064dc <memcpy>
}
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	3798      	adds	r7, #152	; 0x98
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000518 	.word	0x20000518
 80022d4:	08002421 	.word	0x08002421
 80022d8:	0800259d 	.word	0x0800259d

080022dc <StringLength>:
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	e002      	b.n	80022f0 <StringLength+0x14>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	3301      	adds	r3, #1
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1f6      	bne.n	80022ea <StringLength+0xe>
	return count;
 80022fc:	68fb      	ldr	r3, [r7, #12]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b086      	sub	sp, #24
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f7ff ffe0 	bl	80022dc <StringLength>
 800231c:	4603      	mov	r3, r0
 800231e:	3b01      	subs	r3, #1
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	e017      	b.n	8002354 <Reverse+0x4a>
		c = s[i];
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	441a      	add	r2, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	440b      	add	r3, r1
 800233a:	7812      	ldrb	r2, [r2, #0]
 800233c:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	4413      	add	r3, r2
 8002344:	7bfa      	ldrb	r2, [r7, #15]
 8002346:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3301      	adds	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	3b01      	subs	r3, #1
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	429a      	cmp	r2, r3
 800235a:	dbe3      	blt.n	8002324 <Reverse+0x1a>
	}
}
 800235c:	bf00      	nop
 800235e:	bf00      	nop
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	4613      	mov	r3, r2
 8002374:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4b27      	ldr	r3, [pc, #156]	; (800241c <FUNCintinvstr+0xb4>)
 800237e:	fb83 1302 	smull	r1, r3, r3, r2
 8002382:	1099      	asrs	r1, r3, #2
 8002384:	17d3      	asrs	r3, r2, #31
 8002386:	1ac9      	subs	r1, r1, r3
 8002388:	460b      	mov	r3, r1
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	1ad1      	subs	r1, r2, r3
 8002392:	b2ca      	uxtb	r2, r1
 8002394:	7dfb      	ldrb	r3, [r7, #23]
 8002396:	1c59      	adds	r1, r3, #1
 8002398:	75f9      	strb	r1, [r7, #23]
 800239a:	4619      	mov	r1, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	440b      	add	r3, r1
 80023a0:	3230      	adds	r2, #48	; 0x30
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	701a      	strb	r2, [r3, #0]
 80023a6:	e015      	b.n	80023d4 <FUNCintinvstr+0x6c>
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	4b1c      	ldr	r3, [pc, #112]	; (800241c <FUNCintinvstr+0xb4>)
 80023ac:	fb83 1302 	smull	r1, r3, r3, r2
 80023b0:	1099      	asrs	r1, r3, #2
 80023b2:	17d3      	asrs	r3, r2, #31
 80023b4:	1ac9      	subs	r1, r1, r3
 80023b6:	460b      	mov	r3, r1
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	440b      	add	r3, r1
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	1ad1      	subs	r1, r2, r3
 80023c0:	b2ca      	uxtb	r2, r1
 80023c2:	7dfb      	ldrb	r3, [r7, #23]
 80023c4:	1c59      	adds	r1, r3, #1
 80023c6:	75f9      	strb	r1, [r7, #23]
 80023c8:	4619      	mov	r1, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	440b      	add	r3, r1
 80023ce:	3230      	adds	r2, #48	; 0x30
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4a11      	ldr	r2, [pc, #68]	; (800241c <FUNCintinvstr+0xb4>)
 80023d8:	fb82 1203 	smull	r1, r2, r2, r3
 80023dc:	1092      	asrs	r2, r2, #2
 80023de:	17db      	asrs	r3, r3, #31
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	dcde      	bgt.n	80023a8 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 80023ea:	e007      	b.n	80023fc <FUNCintinvstr+0x94>
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	75fa      	strb	r2, [r7, #23]
 80023f2:	461a      	mov	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4413      	add	r3, r2
 80023f8:	2230      	movs	r2, #48	; 0x30
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	7dfa      	ldrb	r2, [r7, #23]
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	429a      	cmp	r2, r3
 8002402:	d3f3      	bcc.n	80023ec <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002404:	7dfb      	ldrb	r3, [r7, #23]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	4413      	add	r3, r2
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
	return k;
 800240e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002410:	4618      	mov	r0, r3
 8002412:	371c      	adds	r7, #28
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	66666667 	.word	0x66666667

08002420 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b08a      	sub	sp, #40	; 0x28
 8002424:	af00      	add	r7, sp, #0
 8002426:	ed87 0b02 	vstr	d0, [r7, #8]
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002440:	f7fe fb6c 	bl	8000b1c <__aeabi_dcmplt>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d008      	beq.n	800245c <FUNCftoa+0x3c>
		n = -num; sign = -1;
 800244a:	68bc      	ldr	r4, [r7, #8]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002452:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002456:	23ff      	movs	r3, #255	; 0xff
 8002458:	77bb      	strb	r3, [r7, #30]
 800245a:	e005      	b.n	8002468 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 800245c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002460:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002464:	2301      	movs	r3, #1
 8002466:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002468:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800246c:	f7fe fbbc 	bl	8000be8 <__aeabi_d2uiz>
 8002470:	4603      	mov	r3, r0
 8002472:	61bb      	str	r3, [r7, #24]
 8002474:	69b8      	ldr	r0, [r7, #24]
 8002476:	f7fe f865 	bl	8000544 <__aeabi_ui2d>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002482:	f7fd ff21 	bl	80002c8 <__aeabi_dsub>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	2201      	movs	r2, #1
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff67 	bl	8002368 <FUNCintinvstr>
 800249a:	4603      	mov	r3, r0
 800249c:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 800249e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	da08      	bge.n	80024b8 <FUNCftoa+0x98>
 80024a6:	7ffb      	ldrb	r3, [r7, #31]
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	77fa      	strb	r2, [r7, #31]
 80024ac:	461a      	mov	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4413      	add	r3, r2
 80024b2:	222d      	movs	r2, #45	; 0x2d
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e007      	b.n	80024c8 <FUNCftoa+0xa8>
 80024b8:	7ffb      	ldrb	r3, [r7, #31]
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	77fa      	strb	r2, [r7, #31]
 80024be:	461a      	mov	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4413      	add	r3, r2
 80024c4:	2220      	movs	r2, #32
 80024c6:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 80024c8:	7ffb      	ldrb	r3, [r7, #31]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff ff19 	bl	800230a <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d030      	beq.n	8002540 <FUNCftoa+0x120>
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	2b06      	cmp	r3, #6
 80024e2:	d82d      	bhi.n	8002540 <FUNCftoa+0x120>
		res[k++] = '.';
 80024e4:	7ffb      	ldrb	r3, [r7, #31]
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	77fa      	strb	r2, [r7, #31]
 80024ea:	461a      	mov	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	222e      	movs	r2, #46	; 0x2e
 80024f2:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 80024f4:	78fb      	ldrb	r3, [r7, #3]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe f824 	bl	8000544 <__aeabi_ui2d>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	ec43 2b11 	vmov	d1, r2, r3
 8002504:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002590 <FUNCftoa+0x170>
 8002508:	f008 fd58 	bl	800afbc <pow>
 800250c:	ec51 0b10 	vmov	r0, r1, d0
 8002510:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002514:	f7fe f890 	bl	8000638 <__aeabi_dmul>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	4610      	mov	r0, r2
 800251e:	4619      	mov	r1, r3
 8002520:	f7fe fb3a 	bl	8000b98 <__aeabi_d2iz>
 8002524:	7ffb      	ldrb	r3, [r7, #31]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	4413      	add	r3, r2
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	4619      	mov	r1, r3
 800252e:	f7ff ff1b 	bl	8002368 <FUNCintinvstr>
		Reverse(res + k);
 8002532:	7ffb      	ldrb	r3, [r7, #31]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	4413      	add	r3, r2
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fee6 	bl	800230a <Reverse>
 800253e:	e021      	b.n	8002584 <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002540:	7ffb      	ldrb	r3, [r7, #31]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	77fa      	strb	r2, [r7, #31]
 8002546:	461a      	mov	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4413      	add	r3, r2
 800254c:	222e      	movs	r2, #46	; 0x2e
 800254e:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	4b10      	ldr	r3, [pc, #64]	; (8002598 <FUNCftoa+0x178>)
 8002556:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800255a:	f7fe f86d 	bl	8000638 <__aeabi_dmul>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	4610      	mov	r0, r2
 8002564:	4619      	mov	r1, r3
 8002566:	f7fe fb17 	bl	8000b98 <__aeabi_d2iz>
 800256a:	7ffb      	ldrb	r3, [r7, #31]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	4413      	add	r3, r2
 8002570:	2202      	movs	r2, #2
 8002572:	4619      	mov	r1, r3
 8002574:	f7ff fef8 	bl	8002368 <FUNCintinvstr>
		Reverse(res + k);
 8002578:	7ffb      	ldrb	r3, [r7, #31]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff fec3 	bl	800230a <Reverse>
	}
	return res;
 8002584:	687b      	ldr	r3, [r7, #4]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3728      	adds	r7, #40	; 0x28
 800258a:	46bd      	mov	sp, r7
 800258c:	bdb0      	pop	{r4, r5, r7, pc}
 800258e:	bf00      	nop
 8002590:	00000000 	.word	0x00000000
 8002594:	40240000 	.word	0x40240000
 8002598:	40590000 	.word	0x40590000

0800259c <FUNCprint>:
	return (num >> 8) | tp;
}

/***print***/
char* FUNCprint( char* format, ... )
{
 800259c:	b40f      	push	{r0, r1, r2, r3}
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	215f      	movs	r1, #95	; 0x5f
 80025b0:	4808      	ldr	r0, [pc, #32]	; (80025d4 <FUNCprint+0x38>)
 80025b2:	f005 fd75 	bl	80080a0 <vsniprintf>
 80025b6:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	da01      	bge.n	80025c2 <FUNCprint+0x26>
		return NULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	e000      	b.n	80025c4 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 80025c2:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <FUNCprint+0x38>)
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025ce:	b004      	add	sp, #16
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000518 	.word	0x20000518

080025d8 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b0f8      	sub	sp, #480	; 0x1e0
 80025dc:	af00      	add	r7, sp, #0
 80025de:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
 80025e2:	f8c7 11a8 	str.w	r1, [r7, #424]	; 0x1a8
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 80025e6:	4c25      	ldr	r4, [pc, #148]	; (800267c <LCD0enable+0xa4>)
 80025e8:	463b      	mov	r3, r7
 80025ea:	4618      	mov	r0, r3
 80025ec:	f000 fc28 	bl	8002e40 <STM32446enable>
 80025f0:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 80025f4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80025f8:	4620      	mov	r0, r4
 80025fa:	4619      	mov	r1, r3
 80025fc:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8002600:	461a      	mov	r2, r3
 8002602:	f003 ff6b 	bl	80064dc <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 8002606:	4a1e      	ldr	r2, [pc, #120]	; (8002680 <LCD0enable+0xa8>)
 8002608:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800260c:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 800260e:	4b1d      	ldr	r3, [pc, #116]	; (8002684 <LCD0enable+0xac>)
 8002610:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	lcd0.read = LCD0_read;
 8002614:	4b1c      	ldr	r3, [pc, #112]	; (8002688 <LCD0enable+0xb0>)
 8002616:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	lcd0.BF = LCD0_BF;
 800261a:	4b1c      	ldr	r3, [pc, #112]	; (800268c <LCD0enable+0xb4>)
 800261c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	lcd0.putch = LCD0_putch;
 8002620:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <LCD0enable+0xb8>)
 8002622:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	lcd0.getch = LCD0_getch;
 8002626:	4b1b      	ldr	r3, [pc, #108]	; (8002694 <LCD0enable+0xbc>)
 8002628:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	lcd0.string = LCD0_string; // RAW
 800262c:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <LCD0enable+0xc0>)
 800262e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	lcd0.string_size = LCD0_string_size; // RAW
 8002632:	4b1a      	ldr	r3, [pc, #104]	; (800269c <LCD0enable+0xc4>)
 8002634:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	lcd0.hspace = LCD0_hspace;
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <LCD0enable+0xc8>)
 800263a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	lcd0.clear = LCD0_clear;
 800263e:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <LCD0enable+0xcc>)
 8002640:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	lcd0.gotoxy = LCD0_gotoxy;
 8002644:	4b18      	ldr	r3, [pc, #96]	; (80026a8 <LCD0enable+0xd0>)
 8002646:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	lcd0.reboot = LCD0_reboot;
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <LCD0enable+0xd4>)
 800264c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	//LCD INIC
	LCD0_inic();
 8002650:	f000 f82e 	bl	80026b0 <LCD0_inic>
	//
	return lcd0;
 8002654:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002658:	461d      	mov	r5, r3
 800265a:	f507 74da 	add.w	r4, r7, #436	; 0x1b4
 800265e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002662:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002664:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002666:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800266a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800266e:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 8002672:	f507 77f0 	add.w	r7, r7, #480	; 0x1e0
 8002676:	46bd      	mov	sp, r7
 8002678:	bdb0      	pop	{r4, r5, r7, pc}
 800267a:	bf00      	nop
 800267c:	20000578 	.word	0x20000578
 8002680:	2000071c 	.word	0x2000071c
 8002684:	08002825 	.word	0x08002825
 8002688:	08002a75 	.word	0x08002a75
 800268c:	08002c49 	.word	0x08002c49
 8002690:	08002c81 	.word	0x08002c81
 8002694:	08002c63 	.word	0x08002c63
 8002698:	08002ca1 	.word	0x08002ca1
 800269c:	08002ccf 	.word	0x08002ccf
 80026a0:	08002d2b 	.word	0x08002d2b
 80026a4:	08002d51 	.word	0x08002d51
 80026a8:	08002d71 	.word	0x08002d71
 80026ac:	08002dfd 	.word	0x08002dfd

080026b0 <LCD0_inic>:
void LCD0_inic(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
	uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 80026b6:	4b58      	ldr	r3, [pc, #352]	; (8002818 <LCD0_inic+0x168>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b56      	ldr	r3, [pc, #344]	; (8002818 <LCD0_inic+0x168>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80026c4:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 80026c6:	4b54      	ldr	r3, [pc, #336]	; (8002818 <LCD0_inic+0x168>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4b52      	ldr	r3, [pc, #328]	; (8002818 <LCD0_inic+0x168>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f042 0215 	orr.w	r2, r2, #21
 80026d4:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 80026d6:	4b50      	ldr	r3, [pc, #320]	; (8002818 <LCD0_inic+0x168>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	4b4e      	ldr	r3, [pc, #312]	; (8002818 <LCD0_inic+0x168>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80026e4:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 80026e6:	4b4c      	ldr	r3, [pc, #304]	; (8002818 <LCD0_inic+0x168>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	4b4a      	ldr	r3, [pc, #296]	; (8002818 <LCD0_inic+0x168>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 80026f4:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 80026f6:	4b48      	ldr	r3, [pc, #288]	; (8002818 <LCD0_inic+0x168>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4b46      	ldr	r3, [pc, #280]	; (8002818 <LCD0_inic+0x168>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002704:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8002706:	4b44      	ldr	r3, [pc, #272]	; (8002818 <LCD0_inic+0x168>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	4b42      	ldr	r3, [pc, #264]	; (8002818 <LCD0_inic+0x168>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002714:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 8002716:	4b40      	ldr	r3, [pc, #256]	; (8002818 <LCD0_inic+0x168>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68da      	ldr	r2, [r3, #12]
 800271c:	4b3e      	ldr	r3, [pc, #248]	; (8002818 <LCD0_inic+0x168>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002724:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8002726:	4b3c      	ldr	r3, [pc, #240]	; (8002818 <LCD0_inic+0x168>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	4a3a      	ldr	r2, [pc, #232]	; (8002818 <LCD0_inic+0x168>)
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002734:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002738:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 800273a:	4b37      	ldr	r3, [pc, #220]	; (8002818 <LCD0_inic+0x168>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	4a35      	ldr	r2, [pc, #212]	; (8002818 <LCD0_inic+0x168>)
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8002748:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800274c:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 800274e:	4b32      	ldr	r3, [pc, #200]	; (8002818 <LCD0_inic+0x168>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	f003 0308 	and.w	r3, r3, #8
 8002758:	4a30      	ldr	r2, [pc, #192]	; (800281c <LCD0_inic+0x16c>)
 800275a:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 800275c:	4b30      	ldr	r3, [pc, #192]	; (8002820 <LCD0_inic+0x170>)
 800275e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8002762:	2014      	movs	r0, #20
 8002764:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002766:	2100      	movs	r1, #0
 8002768:	2038      	movs	r0, #56	; 0x38
 800276a:	f000 f85b 	bl	8002824 <LCD0_write>
	stm.systick.delay_10us(4);
 800276e:	4b2c      	ldr	r3, [pc, #176]	; (8002820 <LCD0_inic+0x170>)
 8002770:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002774:	2004      	movs	r0, #4
 8002776:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002778:	2100      	movs	r1, #0
 800277a:	2038      	movs	r0, #56	; 0x38
 800277c:	f000 f852 	bl	8002824 <LCD0_write>
	stm.systick.delay_10us(10);
 8002780:	4b27      	ldr	r3, [pc, #156]	; (8002820 <LCD0_inic+0x170>)
 8002782:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002786:	200a      	movs	r0, #10
 8002788:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 800278a:	2100      	movs	r1, #0
 800278c:	2038      	movs	r0, #56	; 0x38
 800278e:	f000 f849 	bl	8002824 <LCD0_write>
	stm.systick.delay_10us(4);
 8002792:	4b23      	ldr	r3, [pc, #140]	; (8002820 <LCD0_inic+0x170>)
 8002794:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002798:	2004      	movs	r0, #4
 800279a:	4798      	blx	r3
	/**************************************/
	for(repeat = 2 ; repeat ; repeat--){
 800279c:	2302      	movs	r3, #2
 800279e:	71fb      	strb	r3, [r7, #7]
 80027a0:	e032      	b.n	8002808 <LCD0_inic+0x158>
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 80027a2:	2100      	movs	r1, #0
 80027a4:	2028      	movs	r0, #40	; 0x28
 80027a6:	f000 f83d 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027aa:	f000 fa4d 	bl	8002c48 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 80027ae:	2100      	movs	r1, #0
 80027b0:	2028      	movs	r0, #40	; 0x28
 80027b2:	f000 f837 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027b6:	f000 fa47 	bl	8002c48 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 80027ba:	2100      	movs	r1, #0
 80027bc:	200c      	movs	r0, #12
 80027be:	f000 f831 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027c2:	f000 fa41 	bl	8002c48 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 80027c6:	2100      	movs	r1, #0
 80027c8:	200c      	movs	r0, #12
 80027ca:	f000 f82b 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027ce:	f000 fa3b 	bl	8002c48 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 80027d2:	2100      	movs	r1, #0
 80027d4:	2001      	movs	r0, #1
 80027d6:	f000 f825 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027da:	f000 fa35 	bl	8002c48 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 80027de:	2100      	movs	r1, #0
 80027e0:	2001      	movs	r0, #1
 80027e2:	f000 f81f 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027e6:	f000 fa2f 	bl	8002c48 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80027ea:	2100      	movs	r1, #0
 80027ec:	2006      	movs	r0, #6
 80027ee:	f000 f819 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027f2:	f000 fa29 	bl	8002c48 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80027f6:	2100      	movs	r1, #0
 80027f8:	2006      	movs	r0, #6
 80027fa:	f000 f813 	bl	8002824 <LCD0_write>
		LCD0_BF();
 80027fe:	f000 fa23 	bl	8002c48 <LCD0_BF>
	for(repeat = 2 ; repeat ; repeat--){
 8002802:	79fb      	ldrb	r3, [r7, #7]
 8002804:	3b01      	subs	r3, #1
 8002806:	71fb      	strb	r3, [r7, #7]
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1c9      	bne.n	80027a2 <LCD0_inic+0xf2>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 800280e:	bf00      	nop
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	2000071c 	.word	0x2000071c
 800281c:	20000720 	.word	0x20000720
 8002820:	20000578 	.word	0x20000578

08002824 <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	460a      	mov	r2, r1
 800282e:	71fb      	strb	r3, [r7, #7]
 8002830:	4613      	mov	r3, r2
 8002832:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 8002834:	4b8d      	ldr	r3, [pc, #564]	; (8002a6c <LCD0_write+0x248>)
 8002836:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800283a:	4a8d      	ldr	r2, [pc, #564]	; (8002a70 <LCD0_write+0x24c>)
 800283c:	6812      	ldr	r2, [r2, #0]
 800283e:	2101      	movs	r1, #1
 8002840:	4610      	mov	r0, r2
 8002842:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002844:	88bb      	ldrh	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d008      	beq.n	800285c <LCD0_write+0x38>
 800284a:	4b88      	ldr	r3, [pc, #544]	; (8002a6c <LCD0_write+0x248>)
 800284c:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002850:	4a87      	ldr	r2, [pc, #540]	; (8002a70 <LCD0_write+0x24c>)
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	2100      	movs	r1, #0
 8002856:	4610      	mov	r0, r2
 8002858:	4798      	blx	r3
 800285a:	e007      	b.n	800286c <LCD0_write+0x48>
 800285c:	4b83      	ldr	r3, [pc, #524]	; (8002a6c <LCD0_write+0x248>)
 800285e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002862:	4a83      	ldr	r2, [pc, #524]	; (8002a70 <LCD0_write+0x24c>)
 8002864:	6812      	ldr	r2, [r2, #0]
 8002866:	2100      	movs	r1, #0
 8002868:	4610      	mov	r0, r2
 800286a:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 800286c:	4b80      	ldr	r3, [pc, #512]	; (8002a70 <LCD0_write+0x24c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	4b7f      	ldr	r3, [pc, #508]	; (8002a70 <LCD0_write+0x24c>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800287a:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 800287c:	4b7c      	ldr	r3, [pc, #496]	; (8002a70 <LCD0_write+0x24c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4b7b      	ldr	r3, [pc, #492]	; (8002a70 <LCD0_write+0x24c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 800288a:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800288c:	4b77      	ldr	r3, [pc, #476]	; (8002a6c <LCD0_write+0x248>)
 800288e:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002892:	4a77      	ldr	r2, [pc, #476]	; (8002a70 <LCD0_write+0x24c>)
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	2102      	movs	r1, #2
 8002898:	4610      	mov	r0, r2
 800289a:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	da08      	bge.n	80028b6 <LCD0_write+0x92>
 80028a4:	4b71      	ldr	r3, [pc, #452]	; (8002a6c <LCD0_write+0x248>)
 80028a6:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80028aa:	4a71      	ldr	r2, [pc, #452]	; (8002a70 <LCD0_write+0x24c>)
 80028ac:	6812      	ldr	r2, [r2, #0]
 80028ae:	2107      	movs	r1, #7
 80028b0:	4610      	mov	r0, r2
 80028b2:	4798      	blx	r3
 80028b4:	e007      	b.n	80028c6 <LCD0_write+0xa2>
 80028b6:	4b6d      	ldr	r3, [pc, #436]	; (8002a6c <LCD0_write+0x248>)
 80028b8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80028bc:	4a6c      	ldr	r2, [pc, #432]	; (8002a70 <LCD0_write+0x24c>)
 80028be:	6812      	ldr	r2, [r2, #0]
 80028c0:	2107      	movs	r1, #7
 80028c2:	4610      	mov	r0, r2
 80028c4:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <LCD0_write+0xbe>
 80028d0:	4b66      	ldr	r3, [pc, #408]	; (8002a6c <LCD0_write+0x248>)
 80028d2:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80028d6:	4a66      	ldr	r2, [pc, #408]	; (8002a70 <LCD0_write+0x24c>)
 80028d8:	6812      	ldr	r2, [r2, #0]
 80028da:	2106      	movs	r1, #6
 80028dc:	4610      	mov	r0, r2
 80028de:	4798      	blx	r3
 80028e0:	e007      	b.n	80028f2 <LCD0_write+0xce>
 80028e2:	4b62      	ldr	r3, [pc, #392]	; (8002a6c <LCD0_write+0x248>)
 80028e4:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80028e8:	4a61      	ldr	r2, [pc, #388]	; (8002a70 <LCD0_write+0x24c>)
 80028ea:	6812      	ldr	r2, [r2, #0]
 80028ec:	2106      	movs	r1, #6
 80028ee:	4610      	mov	r0, r2
 80028f0:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	f003 0320 	and.w	r3, r3, #32
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <LCD0_write+0xea>
 80028fc:	4b5b      	ldr	r3, [pc, #364]	; (8002a6c <LCD0_write+0x248>)
 80028fe:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002902:	4a5b      	ldr	r2, [pc, #364]	; (8002a70 <LCD0_write+0x24c>)
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	2105      	movs	r1, #5
 8002908:	4610      	mov	r0, r2
 800290a:	4798      	blx	r3
 800290c:	e007      	b.n	800291e <LCD0_write+0xfa>
 800290e:	4b57      	ldr	r3, [pc, #348]	; (8002a6c <LCD0_write+0x248>)
 8002910:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002914:	4a56      	ldr	r2, [pc, #344]	; (8002a70 <LCD0_write+0x24c>)
 8002916:	6812      	ldr	r2, [r2, #0]
 8002918:	2105      	movs	r1, #5
 800291a:	4610      	mov	r0, r2
 800291c:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	f003 0310 	and.w	r3, r3, #16
 8002924:	2b00      	cmp	r3, #0
 8002926:	d008      	beq.n	800293a <LCD0_write+0x116>
 8002928:	4b50      	ldr	r3, [pc, #320]	; (8002a6c <LCD0_write+0x248>)
 800292a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800292e:	4a50      	ldr	r2, [pc, #320]	; (8002a70 <LCD0_write+0x24c>)
 8002930:	6812      	ldr	r2, [r2, #0]
 8002932:	2104      	movs	r1, #4
 8002934:	4610      	mov	r0, r2
 8002936:	4798      	blx	r3
 8002938:	e007      	b.n	800294a <LCD0_write+0x126>
 800293a:	4b4c      	ldr	r3, [pc, #304]	; (8002a6c <LCD0_write+0x248>)
 800293c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002940:	4a4b      	ldr	r2, [pc, #300]	; (8002a70 <LCD0_write+0x24c>)
 8002942:	6812      	ldr	r2, [r2, #0]
 8002944:	2104      	movs	r1, #4
 8002946:	4610      	mov	r0, r2
 8002948:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 800294a:	4b48      	ldr	r3, [pc, #288]	; (8002a6c <LCD0_write+0x248>)
 800294c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002950:	4a47      	ldr	r2, [pc, #284]	; (8002a70 <LCD0_write+0x24c>)
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	2102      	movs	r1, #2
 8002956:	4610      	mov	r0, r2
 8002958:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 800295a:	4b44      	ldr	r3, [pc, #272]	; (8002a6c <LCD0_write+0x248>)
 800295c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002960:	4a43      	ldr	r2, [pc, #268]	; (8002a70 <LCD0_write+0x24c>)
 8002962:	6812      	ldr	r2, [r2, #0]
 8002964:	2101      	movs	r1, #1
 8002966:	4610      	mov	r0, r2
 8002968:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 800296a:	88bb      	ldrh	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d008      	beq.n	8002982 <LCD0_write+0x15e>
 8002970:	4b3e      	ldr	r3, [pc, #248]	; (8002a6c <LCD0_write+0x248>)
 8002972:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002976:	4a3e      	ldr	r2, [pc, #248]	; (8002a70 <LCD0_write+0x24c>)
 8002978:	6812      	ldr	r2, [r2, #0]
 800297a:	2100      	movs	r1, #0
 800297c:	4610      	mov	r0, r2
 800297e:	4798      	blx	r3
 8002980:	e007      	b.n	8002992 <LCD0_write+0x16e>
 8002982:	4b3a      	ldr	r3, [pc, #232]	; (8002a6c <LCD0_write+0x248>)
 8002984:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002988:	4a39      	ldr	r2, [pc, #228]	; (8002a70 <LCD0_write+0x24c>)
 800298a:	6812      	ldr	r2, [r2, #0]
 800298c:	2100      	movs	r1, #0
 800298e:	4610      	mov	r0, r2
 8002990:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8002992:	4b36      	ldr	r3, [pc, #216]	; (8002a6c <LCD0_write+0x248>)
 8002994:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002998:	4a35      	ldr	r2, [pc, #212]	; (8002a70 <LCD0_write+0x24c>)
 800299a:	6812      	ldr	r2, [r2, #0]
 800299c:	2102      	movs	r1, #2
 800299e:	4610      	mov	r0, r2
 80029a0:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <LCD0_write+0x19a>
 80029ac:	4b2f      	ldr	r3, [pc, #188]	; (8002a6c <LCD0_write+0x248>)
 80029ae:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80029b2:	4a2f      	ldr	r2, [pc, #188]	; (8002a70 <LCD0_write+0x24c>)
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	2107      	movs	r1, #7
 80029b8:	4610      	mov	r0, r2
 80029ba:	4798      	blx	r3
 80029bc:	e007      	b.n	80029ce <LCD0_write+0x1aa>
 80029be:	4b2b      	ldr	r3, [pc, #172]	; (8002a6c <LCD0_write+0x248>)
 80029c0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80029c4:	4a2a      	ldr	r2, [pc, #168]	; (8002a70 <LCD0_write+0x24c>)
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	2107      	movs	r1, #7
 80029ca:	4610      	mov	r0, r2
 80029cc:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d008      	beq.n	80029ea <LCD0_write+0x1c6>
 80029d8:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <LCD0_write+0x248>)
 80029da:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80029de:	4a24      	ldr	r2, [pc, #144]	; (8002a70 <LCD0_write+0x24c>)
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	2106      	movs	r1, #6
 80029e4:	4610      	mov	r0, r2
 80029e6:	4798      	blx	r3
 80029e8:	e007      	b.n	80029fa <LCD0_write+0x1d6>
 80029ea:	4b20      	ldr	r3, [pc, #128]	; (8002a6c <LCD0_write+0x248>)
 80029ec:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80029f0:	4a1f      	ldr	r2, [pc, #124]	; (8002a70 <LCD0_write+0x24c>)
 80029f2:	6812      	ldr	r2, [r2, #0]
 80029f4:	2106      	movs	r1, #6
 80029f6:	4610      	mov	r0, r2
 80029f8:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d008      	beq.n	8002a16 <LCD0_write+0x1f2>
 8002a04:	4b19      	ldr	r3, [pc, #100]	; (8002a6c <LCD0_write+0x248>)
 8002a06:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002a0a:	4a19      	ldr	r2, [pc, #100]	; (8002a70 <LCD0_write+0x24c>)
 8002a0c:	6812      	ldr	r2, [r2, #0]
 8002a0e:	2105      	movs	r1, #5
 8002a10:	4610      	mov	r0, r2
 8002a12:	4798      	blx	r3
 8002a14:	e007      	b.n	8002a26 <LCD0_write+0x202>
 8002a16:	4b15      	ldr	r3, [pc, #84]	; (8002a6c <LCD0_write+0x248>)
 8002a18:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002a1c:	4a14      	ldr	r2, [pc, #80]	; (8002a70 <LCD0_write+0x24c>)
 8002a1e:	6812      	ldr	r2, [r2, #0]
 8002a20:	2105      	movs	r1, #5
 8002a22:	4610      	mov	r0, r2
 8002a24:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <LCD0_write+0x21e>
 8002a30:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <LCD0_write+0x248>)
 8002a32:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002a36:	4a0e      	ldr	r2, [pc, #56]	; (8002a70 <LCD0_write+0x24c>)
 8002a38:	6812      	ldr	r2, [r2, #0]
 8002a3a:	2104      	movs	r1, #4
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	4798      	blx	r3
 8002a40:	e007      	b.n	8002a52 <LCD0_write+0x22e>
 8002a42:	4b0a      	ldr	r3, [pc, #40]	; (8002a6c <LCD0_write+0x248>)
 8002a44:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002a48:	4a09      	ldr	r2, [pc, #36]	; (8002a70 <LCD0_write+0x24c>)
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	2104      	movs	r1, #4
 8002a4e:	4610      	mov	r0, r2
 8002a50:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002a52:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <LCD0_write+0x248>)
 8002a54:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002a58:	4a05      	ldr	r2, [pc, #20]	; (8002a70 <LCD0_write+0x24c>)
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	2102      	movs	r1, #2
 8002a5e:	4610      	mov	r0, r2
 8002a60:	4798      	blx	r3
}
 8002a62:	bf00      	nop
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000578 	.word	0x20000578
 8002a70:	2000071c 	.word	0x2000071c

08002a74 <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8002a86:	4b6e      	ldr	r3, [pc, #440]	; (8002c40 <LCD0_read+0x1cc>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b6c      	ldr	r3, [pc, #432]	; (8002c40 <LCD0_read+0x1cc>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002a94:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002a96:	4b6b      	ldr	r3, [pc, #428]	; (8002c44 <LCD0_read+0x1d0>)
 8002a98:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002a9c:	4a68      	ldr	r2, [pc, #416]	; (8002c40 <LCD0_read+0x1cc>)
 8002a9e:	6812      	ldr	r2, [r2, #0]
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d008      	beq.n	8002abe <LCD0_read+0x4a>
 8002aac:	4b65      	ldr	r3, [pc, #404]	; (8002c44 <LCD0_read+0x1d0>)
 8002aae:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002ab2:	4a63      	ldr	r2, [pc, #396]	; (8002c40 <LCD0_read+0x1cc>)
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4610      	mov	r0, r2
 8002aba:	4798      	blx	r3
 8002abc:	e007      	b.n	8002ace <LCD0_read+0x5a>
 8002abe:	4b61      	ldr	r3, [pc, #388]	; (8002c44 <LCD0_read+0x1d0>)
 8002ac0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002ac4:	4a5e      	ldr	r2, [pc, #376]	; (8002c40 <LCD0_read+0x1cc>)
 8002ac6:	6812      	ldr	r2, [r2, #0]
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4610      	mov	r0, r2
 8002acc:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002ace:	4b5d      	ldr	r3, [pc, #372]	; (8002c44 <LCD0_read+0x1d0>)
 8002ad0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002ad4:	4a5a      	ldr	r2, [pc, #360]	; (8002c40 <LCD0_read+0x1cc>)
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	2102      	movs	r1, #2
 8002ada:	4610      	mov	r0, r2
 8002adc:	4798      	blx	r3
	data = ireg->IDR; // read data 
 8002ade:	4b58      	ldr	r3, [pc, #352]	; (8002c40 <LCD0_read+0x1cc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002ae6:	4b57      	ldr	r3, [pc, #348]	; (8002c44 <LCD0_read+0x1d0>)
 8002ae8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002aec:	4a54      	ldr	r2, [pc, #336]	; (8002c40 <LCD0_read+0x1cc>)
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	2102      	movs	r1, #2
 8002af2:	4610      	mov	r0, r2
 8002af4:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d004      	beq.n	8002b0a <LCD0_read+0x96>
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b06:	73fb      	strb	r3, [r7, #15]
 8002b08:	e003      	b.n	8002b12 <LCD0_read+0x9e>
 8002b0a:	7bfb      	ldrb	r3, [r7, #15]
 8002b0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b10:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d004      	beq.n	8002b26 <LCD0_read+0xb2>
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
 8002b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b22:	73fb      	strb	r3, [r7, #15]
 8002b24:	e003      	b.n	8002b2e <LCD0_read+0xba>
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b2c:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f003 0320 	and.w	r3, r3, #32
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d004      	beq.n	8002b42 <LCD0_read+0xce>
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	f043 0320 	orr.w	r3, r3, #32
 8002b3e:	73fb      	strb	r3, [r7, #15]
 8002b40:	e003      	b.n	8002b4a <LCD0_read+0xd6>
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	f023 0320 	bic.w	r3, r3, #32
 8002b48:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	f003 0310 	and.w	r3, r3, #16
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d004      	beq.n	8002b5e <LCD0_read+0xea>
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
 8002b56:	f043 0310 	orr.w	r3, r3, #16
 8002b5a:	73fb      	strb	r3, [r7, #15]
 8002b5c:	e003      	b.n	8002b66 <LCD0_read+0xf2>
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
 8002b60:	f023 0310 	bic.w	r3, r3, #16
 8002b64:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002b66:	4b37      	ldr	r3, [pc, #220]	; (8002c44 <LCD0_read+0x1d0>)
 8002b68:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002b6c:	4a34      	ldr	r2, [pc, #208]	; (8002c40 <LCD0_read+0x1cc>)
 8002b6e:	6812      	ldr	r2, [r2, #0]
 8002b70:	2101      	movs	r1, #1
 8002b72:	4610      	mov	r0, r2
 8002b74:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002b76:	88fb      	ldrh	r3, [r7, #6]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d008      	beq.n	8002b8e <LCD0_read+0x11a>
 8002b7c:	4b31      	ldr	r3, [pc, #196]	; (8002c44 <LCD0_read+0x1d0>)
 8002b7e:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002b82:	4a2f      	ldr	r2, [pc, #188]	; (8002c40 <LCD0_read+0x1cc>)
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	2100      	movs	r1, #0
 8002b88:	4610      	mov	r0, r2
 8002b8a:	4798      	blx	r3
 8002b8c:	e007      	b.n	8002b9e <LCD0_read+0x12a>
 8002b8e:	4b2d      	ldr	r3, [pc, #180]	; (8002c44 <LCD0_read+0x1d0>)
 8002b90:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002b94:	4a2a      	ldr	r2, [pc, #168]	; (8002c40 <LCD0_read+0x1cc>)
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	2100      	movs	r1, #0
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002b9e:	4b29      	ldr	r3, [pc, #164]	; (8002c44 <LCD0_read+0x1d0>)
 8002ba0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8002ba4:	4a26      	ldr	r2, [pc, #152]	; (8002c40 <LCD0_read+0x1cc>)
 8002ba6:	6812      	ldr	r2, [r2, #0]
 8002ba8:	2102      	movs	r1, #2
 8002baa:	4610      	mov	r0, r2
 8002bac:	4798      	blx	r3
	data = ireg->IDR; // read data
 8002bae:	4b24      	ldr	r3, [pc, #144]	; (8002c40 <LCD0_read+0x1cc>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002bb6:	4b23      	ldr	r3, [pc, #140]	; (8002c44 <LCD0_read+0x1d0>)
 8002bb8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8002bbc:	4a20      	ldr	r2, [pc, #128]	; (8002c40 <LCD0_read+0x1cc>)
 8002bbe:	6812      	ldr	r2, [r2, #0]
 8002bc0:	2102      	movs	r1, #2
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d004      	beq.n	8002bda <LCD0_read+0x166>
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
 8002bd2:	f043 0308 	orr.w	r3, r3, #8
 8002bd6:	73fb      	strb	r3, [r7, #15]
 8002bd8:	e003      	b.n	8002be2 <LCD0_read+0x16e>
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	f023 0308 	bic.w	r3, r3, #8
 8002be0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d004      	beq.n	8002bf6 <LCD0_read+0x182>
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
 8002bee:	f043 0304 	orr.w	r3, r3, #4
 8002bf2:	73fb      	strb	r3, [r7, #15]
 8002bf4:	e003      	b.n	8002bfe <LCD0_read+0x18a>
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
 8002bf8:	f023 0304 	bic.w	r3, r3, #4
 8002bfc:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f003 0320 	and.w	r3, r3, #32
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d004      	beq.n	8002c12 <LCD0_read+0x19e>
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
 8002c0a:	f043 0302 	orr.w	r3, r3, #2
 8002c0e:	73fb      	strb	r3, [r7, #15]
 8002c10:	e003      	b.n	8002c1a <LCD0_read+0x1a6>
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
 8002c14:	f023 0302 	bic.w	r3, r3, #2
 8002c18:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f003 0310 	and.w	r3, r3, #16
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d004      	beq.n	8002c2e <LCD0_read+0x1ba>
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
 8002c26:	f043 0301 	orr.w	r3, r3, #1
 8002c2a:	73fb      	strb	r3, [r7, #15]
 8002c2c:	e003      	b.n	8002c36 <LCD0_read+0x1c2>
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	f023 0301 	bic.w	r3, r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	2000071c 	.word	0x2000071c
 8002c44:	20000578 	.word	0x20000578

08002c48 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
	for( ; 0x80 & LCD0_read(INST) ; );
 8002c4c:	bf00      	nop
 8002c4e:	2000      	movs	r0, #0
 8002c50:	f7ff ff10 	bl	8002a74 <LCD0_read>
 8002c54:	4603      	mov	r3, r0
 8002c56:	b25b      	sxtb	r3, r3
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	dbf8      	blt.n	8002c4e <LCD0_BF+0x6>
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <LCD0_getch>:
char LCD0_getch(void)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8002c68:	2001      	movs	r0, #1
 8002c6a:	f7ff ff03 	bl	8002a74 <LCD0_read>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 8002c72:	f7ff ffe9 	bl	8002c48 <LCD0_BF>
	return c;
 8002c76:	79fb      	ldrb	r3, [r7, #7]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <LCD0_putch>:
void LCD0_putch(char c)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fdc8 	bl	8002824 <LCD0_write>
	LCD0_BF();
 8002c94:	f7ff ffd8 	bl	8002c48 <LCD0_BF>
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <LCD0_string>:
void LCD0_string(const char* s)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8002ca8:	e008      	b.n	8002cbc <LCD0_string+0x1c>
		tmp = *(s++);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff ffe2 	bl	8002c80 <LCD0_putch>
	while(*s){
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1f2      	bne.n	8002caa <LCD0_string+0xa>
	}
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b084      	sub	sp, #16
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
 8002cd6:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60fb      	str	r3, [r7, #12]
	while(*s){
 8002cdc:	e00f      	b.n	8002cfe <LCD0_string_size+0x30>
		tmp=*(s++);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	607a      	str	r2, [r7, #4]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	72fb      	strb	r3, [r7, #11]
		pos++;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	3301      	adds	r3, #1
 8002cec:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d808      	bhi.n	8002d08 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8002cf6:	7afb      	ldrb	r3, [r7, #11]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff ffc1 	bl	8002c80 <LCD0_putch>
	while(*s){
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1eb      	bne.n	8002cde <LCD0_string_size+0x10>
 8002d06:	e007      	b.n	8002d18 <LCD0_string_size+0x4a>
			break;
 8002d08:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8002d0a:	e005      	b.n	8002d18 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8002d0c:	2020      	movs	r0, #32
 8002d0e:	f7ff ffb7 	bl	8002c80 <LCD0_putch>
		pos++;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	3301      	adds	r3, #1
 8002d16:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d3f5      	bcc.n	8002d0c <LCD0_string_size+0x3e>
	}
}
 8002d20:	bf00      	nop
 8002d22:	bf00      	nop
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 8002d32:	e005      	b.n	8002d40 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8002d34:	2020      	movs	r0, #32
 8002d36:	f7ff ffa3 	bl	8002c80 <LCD0_putch>
	for(; n; n--){
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	607b      	str	r3, [r7, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f6      	bne.n	8002d34 <LCD0_hspace+0xa>
	}
}
 8002d46:	bf00      	nop
 8002d48:	bf00      	nop
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <LCD0_clear>:
void LCD0_clear(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8002d54:	2100      	movs	r1, #0
 8002d56:	2001      	movs	r0, #1
 8002d58:	f7ff fd64 	bl	8002824 <LCD0_write>
	stm.systick.delay_ms(2);
 8002d5c:	4b03      	ldr	r3, [pc, #12]	; (8002d6c <LCD0_clear+0x1c>)
 8002d5e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8002d62:	2002      	movs	r0, #2
 8002d64:	4798      	blx	r3
}
 8002d66:	bf00      	nop
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000578 	.word	0x20000578

08002d70 <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
	switch(y){
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b03      	cmp	r3, #3
 8002d7e:	d837      	bhi.n	8002df0 <LCD0_gotoxy+0x80>
 8002d80:	a201      	add	r2, pc, #4	; (adr r2, 8002d88 <LCD0_gotoxy+0x18>)
 8002d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d86:	bf00      	nop
 8002d88:	08002d99 	.word	0x08002d99
 8002d8c:	08002daf 	.word	0x08002daf
 8002d90:	08002dc5 	.word	0x08002dc5
 8002d94:	08002ddb 	.word	0x08002ddb
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	3b80      	subs	r3, #128	; 0x80
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2100      	movs	r1, #0
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff fd3e 	bl	8002824 <LCD0_write>
			LCD0_BF();
 8002da8:	f7ff ff4e 	bl	8002c48 <LCD0_BF>
			break;
 8002dac:	e021      	b.n	8002df2 <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	3b40      	subs	r3, #64	; 0x40
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2100      	movs	r1, #0
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fd33 	bl	8002824 <LCD0_write>
			LCD0_BF();
 8002dbe:	f7ff ff43 	bl	8002c48 <LCD0_BF>
			break;
 8002dc2:	e016      	b.n	8002df2 <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	3b6c      	subs	r3, #108	; 0x6c
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2100      	movs	r1, #0
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fd28 	bl	8002824 <LCD0_write>
			LCD0_BF();
 8002dd4:	f7ff ff38 	bl	8002c48 <LCD0_BF>
			break;
 8002dd8:	e00b      	b.n	8002df2 <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	3b2c      	subs	r3, #44	; 0x2c
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2100      	movs	r1, #0
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fd1d 	bl	8002824 <LCD0_write>
			LCD0_BF();
 8002dea:	f7ff ff2d 	bl	8002c48 <LCD0_BF>
			break;
 8002dee:	e000      	b.n	8002df2 <LCD0_gotoxy+0x82>
		default:
			break;
 8002df0:	bf00      	nop
	}
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop

08002dfc <LCD0_reboot>:
void LCD0_reboot(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8002e02:	4b0d      	ldr	r3, [pc, #52]	; (8002e38 <LCD0_reboot+0x3c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	f003 0308 	and.w	r3, r3, #8
 8002e0c:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 8002e0e:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <LCD0_reboot+0x40>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	4053      	eors	r3, r2
 8002e16:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	603b      	str	r3, [r7, #0]
	if(i)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <LCD0_reboot+0x2e>
		LCD0_inic();
 8002e26:	f7ff fc43 	bl	80026b0 <LCD0_inic>
	lcd0_detect = tmp;
 8002e2a:	4a04      	ldr	r2, [pc, #16]	; (8002e3c <LCD0_reboot+0x40>)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6013      	str	r3, [r2, #0]
}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	2000071c 	.word	0x2000071c
 8002e3c:	20000720 	.word	0x20000720

08002e40 <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8002e48:	4b98      	ldr	r3, [pc, #608]	; (80030ac <STM32446enable+0x26c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8002e4e:	4b98      	ldr	r3, [pc, #608]	; (80030b0 <STM32446enable+0x270>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8002e54:	4997      	ldr	r1, [pc, #604]	; (80030b4 <STM32446enable+0x274>)
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f04f 0300 	mov.w	r3, #0
 8002e5e:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8002e62:	4b95      	ldr	r3, [pc, #596]	; (80030b8 <STM32446enable+0x278>)
 8002e64:	4a95      	ldr	r2, [pc, #596]	; (80030bc <STM32446enable+0x27c>)
 8002e66:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8002e68:	4b93      	ldr	r3, [pc, #588]	; (80030b8 <STM32446enable+0x278>)
 8002e6a:	4a95      	ldr	r2, [pc, #596]	; (80030c0 <STM32446enable+0x280>)
 8002e6c:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8002e6e:	4b92      	ldr	r3, [pc, #584]	; (80030b8 <STM32446enable+0x278>)
 8002e70:	4a94      	ldr	r2, [pc, #592]	; (80030c4 <STM32446enable+0x284>)
 8002e72:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8002e74:	4b90      	ldr	r3, [pc, #576]	; (80030b8 <STM32446enable+0x278>)
 8002e76:	4a94      	ldr	r2, [pc, #592]	; (80030c8 <STM32446enable+0x288>)
 8002e78:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8002e7a:	4b8f      	ldr	r3, [pc, #572]	; (80030b8 <STM32446enable+0x278>)
 8002e7c:	4a93      	ldr	r2, [pc, #588]	; (80030cc <STM32446enable+0x28c>)
 8002e7e:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8002e80:	4b8d      	ldr	r3, [pc, #564]	; (80030b8 <STM32446enable+0x278>)
 8002e82:	4a93      	ldr	r2, [pc, #588]	; (80030d0 <STM32446enable+0x290>)
 8002e84:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8002e86:	4b8c      	ldr	r3, [pc, #560]	; (80030b8 <STM32446enable+0x278>)
 8002e88:	4a92      	ldr	r2, [pc, #584]	; (80030d4 <STM32446enable+0x294>)
 8002e8a:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8002e8c:	4b8a      	ldr	r3, [pc, #552]	; (80030b8 <STM32446enable+0x278>)
 8002e8e:	4a92      	ldr	r2, [pc, #584]	; (80030d8 <STM32446enable+0x298>)
 8002e90:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8002e92:	4b89      	ldr	r3, [pc, #548]	; (80030b8 <STM32446enable+0x278>)
 8002e94:	4a91      	ldr	r2, [pc, #580]	; (80030dc <STM32446enable+0x29c>)
 8002e96:	621a      	str	r2, [r3, #32]
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8002e98:	4b87      	ldr	r3, [pc, #540]	; (80030b8 <STM32446enable+0x278>)
 8002e9a:	4a91      	ldr	r2, [pc, #580]	; (80030e0 <STM32446enable+0x2a0>)
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8002e9e:	4b86      	ldr	r3, [pc, #536]	; (80030b8 <STM32446enable+0x278>)
 8002ea0:	4a90      	ldr	r2, [pc, #576]	; (80030e4 <STM32446enable+0x2a4>)
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8002ea4:	4b84      	ldr	r3, [pc, #528]	; (80030b8 <STM32446enable+0x278>)
 8002ea6:	4a90      	ldr	r2, [pc, #576]	; (80030e8 <STM32446enable+0x2a8>)
 8002ea8:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8002eaa:	4b83      	ldr	r3, [pc, #524]	; (80030b8 <STM32446enable+0x278>)
 8002eac:	4a8f      	ldr	r2, [pc, #572]	; (80030ec <STM32446enable+0x2ac>)
 8002eae:	631a      	str	r2, [r3, #48]	; 0x30
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8002eb0:	4b81      	ldr	r3, [pc, #516]	; (80030b8 <STM32446enable+0x278>)
 8002eb2:	4a8f      	ldr	r2, [pc, #572]	; (80030f0 <STM32446enable+0x2b0>)
 8002eb4:	635a      	str	r2, [r3, #52]	; 0x34
	ret.gpioa.moder = STM32446GpioAmoder;
 8002eb6:	4b80      	ldr	r3, [pc, #512]	; (80030b8 <STM32446enable+0x278>)
 8002eb8:	4a8e      	ldr	r2, [pc, #568]	; (80030f4 <STM32446enable+0x2b4>)
 8002eba:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8002ebc:	4b7e      	ldr	r3, [pc, #504]	; (80030b8 <STM32446enable+0x278>)
 8002ebe:	4a8e      	ldr	r2, [pc, #568]	; (80030f8 <STM32446enable+0x2b8>)
 8002ec0:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8002ec2:	4b7d      	ldr	r3, [pc, #500]	; (80030b8 <STM32446enable+0x278>)
 8002ec4:	4a8d      	ldr	r2, [pc, #564]	; (80030fc <STM32446enable+0x2bc>)
 8002ec6:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.reset = STM32446GpioAreset;
 8002ec8:	4b7b      	ldr	r3, [pc, #492]	; (80030b8 <STM32446enable+0x278>)
 8002eca:	4a8d      	ldr	r2, [pc, #564]	; (8003100 <STM32446enable+0x2c0>)
 8002ecc:	649a      	str	r2, [r3, #72]	; 0x48
	ret.gpioa.set = STM32446GpioAset;
 8002ece:	4b7a      	ldr	r3, [pc, #488]	; (80030b8 <STM32446enable+0x278>)
 8002ed0:	4a8c      	ldr	r2, [pc, #560]	; (8003104 <STM32446enable+0x2c4>)
 8002ed2:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.afr = STM32446GpioAafr;
 8002ed4:	4b78      	ldr	r3, [pc, #480]	; (80030b8 <STM32446enable+0x278>)
 8002ed6:	4a8c      	ldr	r2, [pc, #560]	; (8003108 <STM32446enable+0x2c8>)
 8002ed8:	645a      	str	r2, [r3, #68]	; 0x44
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8002eda:	4b77      	ldr	r3, [pc, #476]	; (80030b8 <STM32446enable+0x278>)
 8002edc:	4a8b      	ldr	r2, [pc, #556]	; (800310c <STM32446enable+0x2cc>)
 8002ede:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpiob.moder = STM32446GpioBmoder;
 8002ee0:	4b75      	ldr	r3, [pc, #468]	; (80030b8 <STM32446enable+0x278>)
 8002ee2:	4a8b      	ldr	r2, [pc, #556]	; (8003110 <STM32446enable+0x2d0>)
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8002ee6:	4b74      	ldr	r3, [pc, #464]	; (80030b8 <STM32446enable+0x278>)
 8002ee8:	4a8a      	ldr	r2, [pc, #552]	; (8003114 <STM32446enable+0x2d4>)
 8002eea:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8002eec:	4b72      	ldr	r3, [pc, #456]	; (80030b8 <STM32446enable+0x278>)
 8002eee:	4a8a      	ldr	r2, [pc, #552]	; (8003118 <STM32446enable+0x2d8>)
 8002ef0:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.reset = STM32446GpioBreset;
 8002ef2:	4b71      	ldr	r3, [pc, #452]	; (80030b8 <STM32446enable+0x278>)
 8002ef4:	4a89      	ldr	r2, [pc, #548]	; (800311c <STM32446enable+0x2dc>)
 8002ef6:	665a      	str	r2, [r3, #100]	; 0x64
	ret.gpiob.set = STM32446GpioBset;
 8002ef8:	4b6f      	ldr	r3, [pc, #444]	; (80030b8 <STM32446enable+0x278>)
 8002efa:	4a89      	ldr	r2, [pc, #548]	; (8003120 <STM32446enable+0x2e0>)
 8002efc:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.afr = STM32446GpioBafr;
 8002efe:	4b6e      	ldr	r3, [pc, #440]	; (80030b8 <STM32446enable+0x278>)
 8002f00:	4a88      	ldr	r2, [pc, #544]	; (8003124 <STM32446enable+0x2e4>)
 8002f02:	661a      	str	r2, [r3, #96]	; 0x60
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8002f04:	4b6c      	ldr	r3, [pc, #432]	; (80030b8 <STM32446enable+0x278>)
 8002f06:	4a88      	ldr	r2, [pc, #544]	; (8003128 <STM32446enable+0x2e8>)
 8002f08:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpioc.moder = STM32446GpioCmoder;
 8002f0a:	4b6b      	ldr	r3, [pc, #428]	; (80030b8 <STM32446enable+0x278>)
 8002f0c:	4a87      	ldr	r2, [pc, #540]	; (800312c <STM32446enable+0x2ec>)
 8002f0e:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8002f10:	4b69      	ldr	r3, [pc, #420]	; (80030b8 <STM32446enable+0x278>)
 8002f12:	4a87      	ldr	r2, [pc, #540]	; (8003130 <STM32446enable+0x2f0>)
 8002f14:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8002f16:	4b68      	ldr	r3, [pc, #416]	; (80030b8 <STM32446enable+0x278>)
 8002f18:	4a86      	ldr	r2, [pc, #536]	; (8003134 <STM32446enable+0x2f4>)
 8002f1a:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.reset = STM32446GpioCreset;
 8002f1c:	4b66      	ldr	r3, [pc, #408]	; (80030b8 <STM32446enable+0x278>)
 8002f1e:	4a86      	ldr	r2, [pc, #536]	; (8003138 <STM32446enable+0x2f8>)
 8002f20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	ret.gpioc.set = STM32446GpioCset;
 8002f24:	4b64      	ldr	r3, [pc, #400]	; (80030b8 <STM32446enable+0x278>)
 8002f26:	4a85      	ldr	r2, [pc, #532]	; (800313c <STM32446enable+0x2fc>)
 8002f28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.afr = STM32446GpioCafr;
 8002f2c:	4b62      	ldr	r3, [pc, #392]	; (80030b8 <STM32446enable+0x278>)
 8002f2e:	4a84      	ldr	r2, [pc, #528]	; (8003140 <STM32446enable+0x300>)
 8002f30:	67da      	str	r2, [r3, #124]	; 0x7c
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8002f32:	4b61      	ldr	r3, [pc, #388]	; (80030b8 <STM32446enable+0x278>)
 8002f34:	4a83      	ldr	r2, [pc, #524]	; (8003144 <STM32446enable+0x304>)
 8002f36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpiod.moder = STM32446GpioDmoder;
 8002f3a:	4b5f      	ldr	r3, [pc, #380]	; (80030b8 <STM32446enable+0x278>)
 8002f3c:	4a82      	ldr	r2, [pc, #520]	; (8003148 <STM32446enable+0x308>)
 8002f3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8002f42:	4b5d      	ldr	r3, [pc, #372]	; (80030b8 <STM32446enable+0x278>)
 8002f44:	4a81      	ldr	r2, [pc, #516]	; (800314c <STM32446enable+0x30c>)
 8002f46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8002f4a:	4b5b      	ldr	r3, [pc, #364]	; (80030b8 <STM32446enable+0x278>)
 8002f4c:	4a80      	ldr	r2, [pc, #512]	; (8003150 <STM32446enable+0x310>)
 8002f4e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.reset = STM32446GpioDreset;
 8002f52:	4b59      	ldr	r3, [pc, #356]	; (80030b8 <STM32446enable+0x278>)
 8002f54:	4a7f      	ldr	r2, [pc, #508]	; (8003154 <STM32446enable+0x314>)
 8002f56:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	ret.gpiod.set = STM32446GpioDset;
 8002f5a:	4b57      	ldr	r3, [pc, #348]	; (80030b8 <STM32446enable+0x278>)
 8002f5c:	4a7e      	ldr	r2, [pc, #504]	; (8003158 <STM32446enable+0x318>)
 8002f5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.afr = STM32446GpioDafr;
 8002f62:	4b55      	ldr	r3, [pc, #340]	; (80030b8 <STM32446enable+0x278>)
 8002f64:	4a7d      	ldr	r2, [pc, #500]	; (800315c <STM32446enable+0x31c>)
 8002f66:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8002f6a:	4b53      	ldr	r3, [pc, #332]	; (80030b8 <STM32446enable+0x278>)
 8002f6c:	4a7c      	ldr	r2, [pc, #496]	; (8003160 <STM32446enable+0x320>)
 8002f6e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpioe.moder = STM32446GpioEmoder;
 8002f72:	4b51      	ldr	r3, [pc, #324]	; (80030b8 <STM32446enable+0x278>)
 8002f74:	4a7b      	ldr	r2, [pc, #492]	; (8003164 <STM32446enable+0x324>)
 8002f76:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8002f7a:	4b4f      	ldr	r3, [pc, #316]	; (80030b8 <STM32446enable+0x278>)
 8002f7c:	4a7a      	ldr	r2, [pc, #488]	; (8003168 <STM32446enable+0x328>)
 8002f7e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8002f82:	4b4d      	ldr	r3, [pc, #308]	; (80030b8 <STM32446enable+0x278>)
 8002f84:	4a79      	ldr	r2, [pc, #484]	; (800316c <STM32446enable+0x32c>)
 8002f86:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.reset = STM32446GpioEreset;
 8002f8a:	4b4b      	ldr	r3, [pc, #300]	; (80030b8 <STM32446enable+0x278>)
 8002f8c:	4a78      	ldr	r2, [pc, #480]	; (8003170 <STM32446enable+0x330>)
 8002f8e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	ret.gpioe.set = STM32446GpioEset;
 8002f92:	4b49      	ldr	r3, [pc, #292]	; (80030b8 <STM32446enable+0x278>)
 8002f94:	4a77      	ldr	r2, [pc, #476]	; (8003174 <STM32446enable+0x334>)
 8002f96:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.afr = STM32446GpioEafr;
 8002f9a:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <STM32446enable+0x278>)
 8002f9c:	4a76      	ldr	r2, [pc, #472]	; (8003178 <STM32446enable+0x338>)
 8002f9e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8002fa2:	4b45      	ldr	r3, [pc, #276]	; (80030b8 <STM32446enable+0x278>)
 8002fa4:	4a75      	ldr	r2, [pc, #468]	; (800317c <STM32446enable+0x33c>)
 8002fa6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioh.moder = STM32446GpioHmoder;
 8002faa:	4b43      	ldr	r3, [pc, #268]	; (80030b8 <STM32446enable+0x278>)
 8002fac:	4a74      	ldr	r2, [pc, #464]	; (8003180 <STM32446enable+0x340>)
 8002fae:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8002fb2:	4b41      	ldr	r3, [pc, #260]	; (80030b8 <STM32446enable+0x278>)
 8002fb4:	4a73      	ldr	r2, [pc, #460]	; (8003184 <STM32446enable+0x344>)
 8002fb6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8002fba:	4b3f      	ldr	r3, [pc, #252]	; (80030b8 <STM32446enable+0x278>)
 8002fbc:	4a72      	ldr	r2, [pc, #456]	; (8003188 <STM32446enable+0x348>)
 8002fbe:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.reset = STM32446GpioHreset;
 8002fc2:	4b3d      	ldr	r3, [pc, #244]	; (80030b8 <STM32446enable+0x278>)
 8002fc4:	4a71      	ldr	r2, [pc, #452]	; (800318c <STM32446enable+0x34c>)
 8002fc6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	ret.gpioh.set = STM32446GpioHset;
 8002fca:	4b3b      	ldr	r3, [pc, #236]	; (80030b8 <STM32446enable+0x278>)
 8002fcc:	4a70      	ldr	r2, [pc, #448]	; (8003190 <STM32446enable+0x350>)
 8002fce:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.afr = STM32446GpioHafr;
 8002fd2:	4b39      	ldr	r3, [pc, #228]	; (80030b8 <STM32446enable+0x278>)
 8002fd4:	4a6f      	ldr	r2, [pc, #444]	; (8003194 <STM32446enable+0x354>)
 8002fd6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8002fda:	4b37      	ldr	r3, [pc, #220]	; (80030b8 <STM32446enable+0x278>)
 8002fdc:	4a6e      	ldr	r2, [pc, #440]	; (8003198 <STM32446enable+0x358>)
 8002fde:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.rtc.inic = STM32446RtcInic;
 8002fe2:	4b35      	ldr	r3, [pc, #212]	; (80030b8 <STM32446enable+0x278>)
 8002fe4:	4a6d      	ldr	r2, [pc, #436]	; (800319c <STM32446enable+0x35c>)
 8002fe6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.Day = STM32446RtcDay;
 8002fea:	4b33      	ldr	r3, [pc, #204]	; (80030b8 <STM32446enable+0x278>)
 8002fec:	4a6c      	ldr	r2, [pc, #432]	; (80031a0 <STM32446enable+0x360>)
 8002fee:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Month = STM32446RtcMonth;
 8002ff2:	4b31      	ldr	r3, [pc, #196]	; (80030b8 <STM32446enable+0x278>)
 8002ff4:	4a6b      	ldr	r2, [pc, #428]	; (80031a4 <STM32446enable+0x364>)
 8002ff6:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8002ffa:	4b2f      	ldr	r3, [pc, #188]	; (80030b8 <STM32446enable+0x278>)
 8002ffc:	4a6a      	ldr	r2, [pc, #424]	; (80031a8 <STM32446enable+0x368>)
 8002ffe:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.Year = STM32446RtcYear;
 8003002:	4b2d      	ldr	r3, [pc, #180]	; (80030b8 <STM32446enable+0x278>)
 8003004:	4a69      	ldr	r2, [pc, #420]	; (80031ac <STM32446enable+0x36c>)
 8003006:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Hour = STM32446RtcHour;
 800300a:	4b2b      	ldr	r3, [pc, #172]	; (80030b8 <STM32446enable+0x278>)
 800300c:	4a68      	ldr	r2, [pc, #416]	; (80031b0 <STM32446enable+0x370>)
 800300e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Minute = STM32446RtcMinute;
 8003012:	4b29      	ldr	r3, [pc, #164]	; (80030b8 <STM32446enable+0x278>)
 8003014:	4a67      	ldr	r2, [pc, #412]	; (80031b4 <STM32446enable+0x374>)
 8003016:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Second = STM32446RtcSecond;
 800301a:	4b27      	ldr	r3, [pc, #156]	; (80030b8 <STM32446enable+0x278>)
 800301c:	4a66      	ldr	r2, [pc, #408]	; (80031b8 <STM32446enable+0x378>)
 800301e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003022:	4b25      	ldr	r3, [pc, #148]	; (80030b8 <STM32446enable+0x278>)
 8003024:	4a65      	ldr	r2, [pc, #404]	; (80031bc <STM32446enable+0x37c>)
 8003026:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 800302a:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <STM32446enable+0x278>)
 800302c:	4a64      	ldr	r2, [pc, #400]	; (80031c0 <STM32446enable+0x380>)
 800302e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003032:	4b21      	ldr	r3, [pc, #132]	; (80030b8 <STM32446enable+0x278>)
 8003034:	4a63      	ldr	r2, [pc, #396]	; (80031c4 <STM32446enable+0x384>)
 8003036:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 800303a:	4b1f      	ldr	r3, [pc, #124]	; (80030b8 <STM32446enable+0x278>)
 800303c:	4a62      	ldr	r2, [pc, #392]	; (80031c8 <STM32446enable+0x388>)
 800303e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003042:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <STM32446enable+0x278>)
 8003044:	4a61      	ldr	r2, [pc, #388]	; (80031cc <STM32446enable+0x38c>)
 8003046:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 800304a:	4b1b      	ldr	r3, [pc, #108]	; (80030b8 <STM32446enable+0x278>)
 800304c:	4a60      	ldr	r2, [pc, #384]	; (80031d0 <STM32446enable+0x390>)
 800304e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003052:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <STM32446enable+0x278>)
 8003054:	4a5f      	ldr	r2, [pc, #380]	; (80031d4 <STM32446enable+0x394>)
 8003056:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 800305a:	4b17      	ldr	r3, [pc, #92]	; (80030b8 <STM32446enable+0x278>)
 800305c:	4a5e      	ldr	r2, [pc, #376]	; (80031d8 <STM32446enable+0x398>)
 800305e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	ret.systick.delay_ms = STM32446delay_ms;
 8003062:	4b15      	ldr	r3, [pc, #84]	; (80030b8 <STM32446enable+0x278>)
 8003064:	4a5d      	ldr	r2, [pc, #372]	; (80031dc <STM32446enable+0x39c>)
 8003066:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	ret.systick.delay_10us = STM32446delay_10us;
 800306a:	4b13      	ldr	r3, [pc, #76]	; (80030b8 <STM32446enable+0x278>)
 800306c:	4a5c      	ldr	r2, [pc, #368]	; (80031e0 <STM32446enable+0x3a0>)
 800306e:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8003072:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <STM32446enable+0x278>)
 8003074:	4a5b      	ldr	r2, [pc, #364]	; (80031e4 <STM32446enable+0x3a4>)
 8003076:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 800307a:	4b0f      	ldr	r3, [pc, #60]	; (80030b8 <STM32446enable+0x278>)
 800307c:	4a5a      	ldr	r2, [pc, #360]	; (80031e8 <STM32446enable+0x3a8>)
 800307e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003082:	4b0d      	ldr	r3, [pc, #52]	; (80030b8 <STM32446enable+0x278>)
 8003084:	4a59      	ldr	r2, [pc, #356]	; (80031ec <STM32446enable+0x3ac>)
 8003086:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 800308a:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <STM32446enable+0x278>)
 800308c:	4a58      	ldr	r2, [pc, #352]	; (80031f0 <STM32446enable+0x3b0>)
 800308e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003092:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <STM32446enable+0x278>)
 8003094:	4a57      	ldr	r2, [pc, #348]	; (80031f4 <STM32446enable+0x3b4>)
 8003096:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.adc1.single.start = STM32446Adc1Start;
 800309a:	4b07      	ldr	r3, [pc, #28]	; (80030b8 <STM32446enable+0x278>)
 800309c:	4a56      	ldr	r2, [pc, #344]	; (80031f8 <STM32446enable+0x3b8>)
 800309e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	ret.adc1.single.read = STM32446Adc1Read;
 80030a2:	4b05      	ldr	r3, [pc, #20]	; (80030b8 <STM32446enable+0x278>)
 80030a4:	4a55      	ldr	r2, [pc, #340]	; (80031fc <STM32446enable+0x3bc>)
 80030a6:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 80030aa:	e0a9      	b.n	8003200 <STM32446enable+0x3c0>
 80030ac:	200008d4 	.word	0x200008d4
 80030b0:	200008e4 	.word	0x200008e4
 80030b4:	200008f8 	.word	0x200008f8
 80030b8:	20000724 	.word	0x20000724
 80030bc:	40023c00 	.word	0x40023c00
 80030c0:	40023000 	.word	0x40023000
 80030c4:	40007000 	.word	0x40007000
 80030c8:	40023800 	.word	0x40023800
 80030cc:	08003395 	.word	0x08003395
 80030d0:	08003451 	.word	0x08003451
 80030d4:	080034d9 	.word	0x080034d9
 80030d8:	08003595 	.word	0x08003595
 80030dc:	08003619 	.word	0x08003619
 80030e0:	080038b9 	.word	0x080038b9
 80030e4:	08003a1d 	.word	0x08003a1d
 80030e8:	08003a71 	.word	0x08003a71
 80030ec:	08003ac5 	.word	0x08003ac5
 80030f0:	40020000 	.word	0x40020000
 80030f4:	08003dd1 	.word	0x08003dd1
 80030f8:	08003e79 	.word	0x08003e79
 80030fc:	08003f21 	.word	0x08003f21
 8003100:	08003fc9 	.word	0x08003fc9
 8003104:	08003fed 	.word	0x08003fed
 8003108:	08004011 	.word	0x08004011
 800310c:	40020400 	.word	0x40020400
 8003110:	08004109 	.word	0x08004109
 8003114:	080041b1 	.word	0x080041b1
 8003118:	08004259 	.word	0x08004259
 800311c:	08004301 	.word	0x08004301
 8003120:	08004325 	.word	0x08004325
 8003124:	08004349 	.word	0x08004349
 8003128:	40020800 	.word	0x40020800
 800312c:	08004441 	.word	0x08004441
 8003130:	080044e9 	.word	0x080044e9
 8003134:	08004591 	.word	0x08004591
 8003138:	08004639 	.word	0x08004639
 800313c:	0800465d 	.word	0x0800465d
 8003140:	08004681 	.word	0x08004681
 8003144:	40020c00 	.word	0x40020c00
 8003148:	08004779 	.word	0x08004779
 800314c:	08004831 	.word	0x08004831
 8003150:	080048e9 	.word	0x080048e9
 8003154:	080049a1 	.word	0x080049a1
 8003158:	080049c5 	.word	0x080049c5
 800315c:	080049e9 	.word	0x080049e9
 8003160:	40021000 	.word	0x40021000
 8003164:	08004af1 	.word	0x08004af1
 8003168:	08004ba9 	.word	0x08004ba9
 800316c:	08004c61 	.word	0x08004c61
 8003170:	08004d19 	.word	0x08004d19
 8003174:	08004d3d 	.word	0x08004d3d
 8003178:	08004d61 	.word	0x08004d61
 800317c:	40021c00 	.word	0x40021c00
 8003180:	08004e69 	.word	0x08004e69
 8003184:	08004f21 	.word	0x08004f21
 8003188:	08004fd9 	.word	0x08004fd9
 800318c:	08005091 	.word	0x08005091
 8003190:	080050b5 	.word	0x080050b5
 8003194:	080050d9 	.word	0x080050d9
 8003198:	40002800 	.word	0x40002800
 800319c:	080051e1 	.word	0x080051e1
 80031a0:	080055d5 	.word	0x080055d5
 80031a4:	08005555 	.word	0x08005555
 80031a8:	080054f1 	.word	0x080054f1
 80031ac:	08005471 	.word	0x08005471
 80031b0:	080052c5 	.word	0x080052c5
 80031b4:	08005355 	.word	0x08005355
 80031b8:	080053e5 	.word	0x080053e5
 80031bc:	080056b9 	.word	0x080056b9
 80031c0:	080057e5 	.word	0x080057e5
 80031c4:	08005651 	.word	0x08005651
 80031c8:	40013800 	.word	0x40013800
 80031cc:	40026000 	.word	0x40026000
 80031d0:	40026400 	.word	0x40026400
 80031d4:	e000e100 	.word	0xe000e100
 80031d8:	e000e010 	.word	0xe000e010
 80031dc:	08006381 	.word	0x08006381
 80031e0:	080063f5 	.word	0x080063f5
 80031e4:	40014000 	.word	0x40014000
 80031e8:	40012000 	.word	0x40012000
 80031ec:	08005911 	.word	0x08005911
 80031f0:	08005999 	.word	0x08005999
 80031f4:	080059c1 	.word	0x080059c1
 80031f8:	080059e9 	.word	0x080059e9
 80031fc:	08005a25 	.word	0x08005a25
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003200:	4b37      	ldr	r3, [pc, #220]	; (80032e0 <STM32446enable+0x4a0>)
 8003202:	4a38      	ldr	r2, [pc, #224]	; (80032e4 <STM32446enable+0x4a4>)
 8003204:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003208:	4b35      	ldr	r3, [pc, #212]	; (80032e0 <STM32446enable+0x4a0>)
 800320a:	4a37      	ldr	r2, [pc, #220]	; (80032e8 <STM32446enable+0x4a8>)
 800320c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	
	//ADC COMMON
	ret.adc123.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003210:	4b33      	ldr	r3, [pc, #204]	; (80032e0 <STM32446enable+0x4a0>)
 8003212:	4a36      	ldr	r2, [pc, #216]	; (80032ec <STM32446enable+0x4ac>)
 8003214:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003218:	4b31      	ldr	r3, [pc, #196]	; (80032e0 <STM32446enable+0x4a0>)
 800321a:	4a35      	ldr	r2, [pc, #212]	; (80032f0 <STM32446enable+0x4b0>)
 800321c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	ret.usart1.parameters = STM32446usart1parameters;
 8003220:	4b2f      	ldr	r3, [pc, #188]	; (80032e0 <STM32446enable+0x4a0>)
 8003222:	4a34      	ldr	r2, [pc, #208]	; (80032f4 <STM32446enable+0x4b4>)
 8003224:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	ret.usart1.test = STM32446usart1transmitsetup;
 8003228:	4b2d      	ldr	r3, [pc, #180]	; (80032e0 <STM32446enable+0x4a0>)
 800322a:	4a33      	ldr	r2, [pc, #204]	; (80032f8 <STM32446enable+0x4b8>)
 800322c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8003230:	4b2b      	ldr	r3, [pc, #172]	; (80032e0 <STM32446enable+0x4a0>)
 8003232:	4a32      	ldr	r2, [pc, #200]	; (80032fc <STM32446enable+0x4bc>)
 8003234:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003238:	4b29      	ldr	r3, [pc, #164]	; (80032e0 <STM32446enable+0x4a0>)
 800323a:	4a31      	ldr	r2, [pc, #196]	; (8003300 <STM32446enable+0x4c0>)
 800323c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.func.dec2bcd = STM32446dec2bcd;
 8003240:	4b27      	ldr	r3, [pc, #156]	; (80032e0 <STM32446enable+0x4a0>)
 8003242:	4a30      	ldr	r2, [pc, #192]	; (8003304 <STM32446enable+0x4c4>)
 8003244:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.func.triggerA = STM32446triggerA;
 8003248:	4b25      	ldr	r3, [pc, #148]	; (80032e0 <STM32446enable+0x4a0>)
 800324a:	4a2f      	ldr	r2, [pc, #188]	; (8003308 <STM32446enable+0x4c8>)
 800324c:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.func.triggerB = STM32446triggerB;
 8003250:	4b23      	ldr	r3, [pc, #140]	; (80032e0 <STM32446enable+0x4a0>)
 8003252:	4a2e      	ldr	r2, [pc, #184]	; (800330c <STM32446enable+0x4cc>)
 8003254:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003258:	4b21      	ldr	r3, [pc, #132]	; (80032e0 <STM32446enable+0x4a0>)
 800325a:	4a2d      	ldr	r2, [pc, #180]	; (8003310 <STM32446enable+0x4d0>)
 800325c:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	ret.func.ReadLHByte = STM32ReadLHByte;
 8003260:	4b1f      	ldr	r3, [pc, #124]	; (80032e0 <STM32446enable+0x4a0>)
 8003262:	4a2c      	ldr	r2, [pc, #176]	; (8003314 <STM32446enable+0x4d4>)
 8003264:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003268:	4b1d      	ldr	r3, [pc, #116]	; (80032e0 <STM32446enable+0x4a0>)
 800326a:	4a2b      	ldr	r2, [pc, #172]	; (8003318 <STM32446enable+0x4d8>)
 800326c:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	ret.func.WriteLHByte = STM32WriteLHByte;
 8003270:	4b1b      	ldr	r3, [pc, #108]	; (80032e0 <STM32446enable+0x4a0>)
 8003272:	4a2a      	ldr	r2, [pc, #168]	; (800331c <STM32446enable+0x4dc>)
 8003274:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.func.SwapByte = STM32SwapByte;
 8003278:	4b19      	ldr	r3, [pc, #100]	; (80032e0 <STM32446enable+0x4a0>)
 800327a:	4a29      	ldr	r2, [pc, #164]	; (8003320 <STM32446enable+0x4e0>)
 800327c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.func.setpins = STM32446GpioSetpins;
 8003280:	4b17      	ldr	r3, [pc, #92]	; (80032e0 <STM32446enable+0x4a0>)
 8003282:	4a28      	ldr	r2, [pc, #160]	; (8003324 <STM32446enable+0x4e4>)
 8003284:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.func.setpin = STM32446GpioSetpin;
 8003288:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <STM32446enable+0x4a0>)
 800328a:	4a27      	ldr	r2, [pc, #156]	; (8003328 <STM32446enable+0x4e8>)
 800328c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.func.set = STM32446GpioSet;
 8003290:	4b13      	ldr	r3, [pc, #76]	; (80032e0 <STM32446enable+0x4a0>)
 8003292:	4a26      	ldr	r2, [pc, #152]	; (800332c <STM32446enable+0x4ec>)
 8003294:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.func.resetpins = STM32446GpioResetpins;
 8003298:	4b11      	ldr	r3, [pc, #68]	; (80032e0 <STM32446enable+0x4a0>)
 800329a:	4a25      	ldr	r2, [pc, #148]	; (8003330 <STM32446enable+0x4f0>)
 800329c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.func.resetpin = STM32446GpioResetpin;
 80032a0:	4b0f      	ldr	r3, [pc, #60]	; (80032e0 <STM32446enable+0x4a0>)
 80032a2:	4a24      	ldr	r2, [pc, #144]	; (8003334 <STM32446enable+0x4f4>)
 80032a4:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	ret.func.reset = STM32446GpioReset;
 80032a8:	4b0d      	ldr	r3, [pc, #52]	; (80032e0 <STM32446enable+0x4a0>)
 80032aa:	4a23      	ldr	r2, [pc, #140]	; (8003338 <STM32446enable+0x4f8>)
 80032ac:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.func.setupreg = STM32446Gpiosetupreg;
 80032b0:	4b0b      	ldr	r3, [pc, #44]	; (80032e0 <STM32446enable+0x4a0>)
 80032b2:	4a22      	ldr	r2, [pc, #136]	; (800333c <STM32446enable+0x4fc>)
 80032b4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.func.setup = STM32446GpioSetup;
 80032b8:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <STM32446enable+0x4a0>)
 80032ba:	4a21      	ldr	r2, [pc, #132]	; (8003340 <STM32446enable+0x500>)
 80032bc:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 80032c0:	f003 f83c 	bl	800633c <SystickInic>
	/****************************************************************************/
	return ret;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a06      	ldr	r2, [pc, #24]	; (80032e0 <STM32446enable+0x4a0>)
 80032c8:	4618      	mov	r0, r3
 80032ca:	4611      	mov	r1, r2
 80032cc:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80032d0:	461a      	mov	r2, r3
 80032d2:	f003 f903 	bl	80064dc <memcpy>
}
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000724 	.word	0x20000724
 80032e4:	08005a81 	.word	0x08005a81
 80032e8:	08005ab9 	.word	0x08005ab9
 80032ec:	40012300 	.word	0x40012300
 80032f0:	40011000 	.word	0x40011000
 80032f4:	08005b81 	.word	0x08005b81
 80032f8:	08005ae1 	.word	0x08005ae1
 80032fc:	08003345 	.word	0x08003345
 8003300:	08005ef5 	.word	0x08005ef5
 8003304:	08005f29 	.word	0x08005f29
 8003308:	08005f6d 	.word	0x08005f6d
 800330c:	08006019 	.word	0x08006019
 8003310:	080060c5 	.word	0x080060c5
 8003314:	080060e9 	.word	0x080060e9
 8003318:	0800610d 	.word	0x0800610d
 800331c:	08006145 	.word	0x08006145
 8003320:	0800617d 	.word	0x0800617d
 8003324:	08003b19 	.word	0x08003b19
 8003328:	08003b6b 	.word	0x08003b6b
 800332c:	08003b8f 	.word	0x08003b8f
 8003330:	08003bab 	.word	0x08003bab
 8003334:	08003bff 	.word	0x08003bff
 8003338:	08003c25 	.word	0x08003c25
 800333c:	08003c49 	.word	0x08003c49
 8003340:	08003ce9 	.word	0x08003ce9

08003344 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISIO parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 400, 2, 8, 4);
 800334a:	2304      	movs	r3, #4
 800334c:	9301      	str	r3, [sp, #4]
 800334e:	2308      	movs	r3, #8
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	2302      	movs	r3, #2
 8003354:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003358:	2108      	movs	r1, #8
 800335a:	2000      	movs	r0, #0
 800335c:	f000 faac 	bl	80038b8 <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(0); // Only enable when Division is configured correctly.
 8003360:	2000      	movs	r0, #0
 8003362:	f000 fb5b 	bl	8003a1c <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(16, 1, 1, 0); // using PLL at 25Mhz [16 a must]
	STM32446Prescaler(1, 1, 1, 0);
 8003366:	2300      	movs	r3, #0
 8003368:	2201      	movs	r2, #1
 800336a:	2101      	movs	r1, #1
 800336c:	2001      	movs	r0, #1
 800336e:	f000 f953 	bl	8003618 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 8003372:	2000      	movs	r0, #0
 8003374:	f000 f80e 	bl	8003394 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8003378:	2000      	movs	r0, #0
 800337a:	f000 f869 	bl	8003450 <STM32446RccHSelect>
 800337e:	4603      	mov	r3, r0
 8003380:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 8003382:	2002      	movs	r0, #2
 8003384:	f000 f8a8 	bl	80034d8 <STM32446RccLEnable>
	return clkused;
 8003388:	79fb      	ldrb	r3, [r7, #7]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 800339c:	2301      	movs	r3, #1
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	2301      	movs	r3, #1
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	e048      	b.n	8003438 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d117      	bne.n	80033dc <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <STM32446RccHEnable+0x34>
 80033b2:	4b26      	ldr	r3, [pc, #152]	; (800344c <STM32446RccHEnable+0xb8>)
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	4b24      	ldr	r3, [pc, #144]	; (800344c <STM32446RccHEnable+0xb8>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	f042 0201 	orr.w	r2, r2, #1
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	2300      	movs	r3, #0
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	e037      	b.n	8003438 <STM32446RccHEnable+0xa4>
 80033c8:	4b20      	ldr	r3, [pc, #128]	; (800344c <STM32446RccHEnable+0xb8>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d030      	beq.n	8003438 <STM32446RccHEnable+0xa4>
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	e02d      	b.n	8003438 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d117      	bne.n	8003412 <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00a      	beq.n	80033fe <STM32446RccHEnable+0x6a>
 80033e8:	4b18      	ldr	r3, [pc, #96]	; (800344c <STM32446RccHEnable+0xb8>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4b17      	ldr	r3, [pc, #92]	; (800344c <STM32446RccHEnable+0xb8>)
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	2300      	movs	r3, #0
 80033fa:	60fb      	str	r3, [r7, #12]
 80033fc:	e01c      	b.n	8003438 <STM32446RccHEnable+0xa4>
 80033fe:	4b13      	ldr	r3, [pc, #76]	; (800344c <STM32446RccHEnable+0xb8>)
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d015      	beq.n	8003438 <STM32446RccHEnable+0xa4>
 800340c:	2300      	movs	r3, #0
 800340e:	60bb      	str	r3, [r7, #8]
 8003410:	e012      	b.n	8003438 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b02      	cmp	r3, #2
 8003416:	d10d      	bne.n	8003434 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d007      	beq.n	800342e <STM32446RccHEnable+0x9a>
 800341e:	4b0b      	ldr	r3, [pc, #44]	; (800344c <STM32446RccHEnable+0xb8>)
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	4b09      	ldr	r3, [pc, #36]	; (800344c <STM32446RccHEnable+0xb8>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800342c:	601a      	str	r2, [r3, #0]
			hclock = 1;
 800342e:	2301      	movs	r3, #1
 8003430:	607b      	str	r3, [r7, #4]
 8003432:	e001      	b.n	8003438 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 8003434:	2300      	movs	r3, #0
 8003436:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1b3      	bne.n	80033a6 <STM32446RccHEnable+0x12>
	}
}
 800343e:	bf00      	nop
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	20000724 	.word	0x20000724

08003450 <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	4603      	mov	r3, r0
 8003458:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 800345a:	4b1e      	ldr	r3, [pc, #120]	; (80034d4 <STM32446RccHSelect+0x84>)
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	4b1c      	ldr	r3, [pc, #112]	; (80034d4 <STM32446RccHSelect+0x84>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	f022 0203 	bic.w	r2, r2, #3
 8003468:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 800346a:	79fb      	ldrb	r3, [r7, #7]
 800346c:	2b03      	cmp	r3, #3
 800346e:	d018      	beq.n	80034a2 <STM32446RccHSelect+0x52>
 8003470:	2b03      	cmp	r3, #3
 8003472:	dc1f      	bgt.n	80034b4 <STM32446RccHSelect+0x64>
 8003474:	2b01      	cmp	r3, #1
 8003476:	d002      	beq.n	800347e <STM32446RccHSelect+0x2e>
 8003478:	2b02      	cmp	r3, #2
 800347a:	d009      	beq.n	8003490 <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 800347c:	e01a      	b.n	80034b4 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 800347e:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <STM32446RccHSelect+0x84>)
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	4b13      	ldr	r3, [pc, #76]	; (80034d4 <STM32446RccHSelect+0x84>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	f042 0201 	orr.w	r2, r2, #1
 800348c:	609a      	str	r2, [r3, #8]
			break;
 800348e:	e012      	b.n	80034b6 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 8003490:	4b10      	ldr	r3, [pc, #64]	; (80034d4 <STM32446RccHSelect+0x84>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <STM32446RccHSelect+0x84>)
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	f042 0202 	orr.w	r2, r2, #2
 800349e:	609a      	str	r2, [r3, #8]
			break;
 80034a0:	e009      	b.n	80034b6 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 80034a2:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <STM32446RccHSelect+0x84>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <STM32446RccHSelect+0x84>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f042 0203 	orr.w	r2, r2, #3
 80034b0:	609a      	str	r2, [r3, #8]
			break;
 80034b2:	e000      	b.n	80034b6 <STM32446RccHSelect+0x66>
			break;
 80034b4:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 80034b6:	4b07      	ldr	r3, [pc, #28]	; (80034d4 <STM32446RccHSelect+0x84>)
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	b2db      	uxtb	r3, r3
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	20000724 	.word	0x20000724

080034d8 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 80034e0:	2301      	movs	r3, #1
 80034e2:	60fb      	str	r3, [r7, #12]
 80034e4:	2301      	movs	r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	e048      	b.n	800357c <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d117      	bne.n	8003520 <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <STM32446RccLEnable+0x34>
 80034f6:	4b26      	ldr	r3, [pc, #152]	; (8003590 <STM32446RccLEnable+0xb8>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80034fc:	4b24      	ldr	r3, [pc, #144]	; (8003590 <STM32446RccLEnable+0xb8>)
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f042 0201 	orr.w	r2, r2, #1
 8003504:	675a      	str	r2, [r3, #116]	; 0x74
 8003506:	2300      	movs	r3, #0
 8003508:	60fb      	str	r3, [r7, #12]
 800350a:	e037      	b.n	800357c <STM32446RccLEnable+0xa4>
 800350c:	4b20      	ldr	r3, [pc, #128]	; (8003590 <STM32446RccLEnable+0xb8>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d030      	beq.n	800357c <STM32446RccLEnable+0xa4>
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	e02d      	b.n	800357c <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d117      	bne.n	8003556 <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00a      	beq.n	8003542 <STM32446RccLEnable+0x6a>
 800352c:	4b18      	ldr	r3, [pc, #96]	; (8003590 <STM32446RccLEnable+0xb8>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003532:	4b17      	ldr	r3, [pc, #92]	; (8003590 <STM32446RccLEnable+0xb8>)
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	f042 0201 	orr.w	r2, r2, #1
 800353a:	671a      	str	r2, [r3, #112]	; 0x70
 800353c:	2300      	movs	r3, #0
 800353e:	60fb      	str	r3, [r7, #12]
 8003540:	e01c      	b.n	800357c <STM32446RccLEnable+0xa4>
 8003542:	4b13      	ldr	r3, [pc, #76]	; (8003590 <STM32446RccLEnable+0xb8>)
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d015      	beq.n	800357c <STM32446RccLEnable+0xa4>
 8003550:	2300      	movs	r3, #0
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	e012      	b.n	800357c <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b04      	cmp	r3, #4
 800355a:	d10d      	bne.n	8003578 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d007      	beq.n	8003572 <STM32446RccLEnable+0x9a>
 8003562:	4b0b      	ldr	r3, [pc, #44]	; (8003590 <STM32446RccLEnable+0xb8>)
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003568:	4b09      	ldr	r3, [pc, #36]	; (8003590 <STM32446RccLEnable+0xb8>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	f042 0204 	orr.w	r2, r2, #4
 8003570:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 8003572:	2301      	movs	r3, #1
 8003574:	607b      	str	r3, [r7, #4]
 8003576:	e001      	b.n	800357c <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8003578:	2302      	movs	r3, #2
 800357a:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1b3      	bne.n	80034ea <STM32446RccLEnable+0x12>
	}
}
 8003582:	bf00      	nop
 8003584:	bf00      	nop
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	20000724 	.word	0x20000724

08003594 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	4603      	mov	r3, r0
 800359c:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800359e:	4b1d      	ldr	r3, [pc, #116]	; (8003614 <STM32446RccLSelect+0x80>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035a4:	4b1b      	ldr	r3, [pc, #108]	; (8003614 <STM32446RccLSelect+0x80>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80035ac:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d017      	beq.n	80035e4 <STM32446RccLSelect+0x50>
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	dc1e      	bgt.n	80035f6 <STM32446RccLSelect+0x62>
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d00a      	beq.n	80035d2 <STM32446RccLSelect+0x3e>
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d11a      	bne.n	80035f6 <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 80035c0:	4b14      	ldr	r3, [pc, #80]	; (8003614 <STM32446RccLSelect+0x80>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035c6:	4b13      	ldr	r3, [pc, #76]	; (8003614 <STM32446RccLSelect+0x80>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ce:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035d0:	e01a      	b.n	8003608 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80035d2:	4b10      	ldr	r3, [pc, #64]	; (8003614 <STM32446RccLSelect+0x80>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035d8:	4b0e      	ldr	r3, [pc, #56]	; (8003614 <STM32446RccLSelect+0x80>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035e0:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035e2:	e011      	b.n	8003608 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <STM32446RccLSelect+0x80>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035ea:	4b0a      	ldr	r3, [pc, #40]	; (8003614 <STM32446RccLSelect+0x80>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80035f2:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80035f4:	e008      	b.n	8003608 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80035f6:	4b07      	ldr	r3, [pc, #28]	; (8003614 <STM32446RccLSelect+0x80>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035fc:	4b05      	ldr	r3, [pc, #20]	; (8003614 <STM32446RccLSelect+0x80>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003604:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8003606:	bf00      	nop
	}
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	20000724 	.word	0x20000724

08003618 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 8003618:	b480      	push	{r7}
 800361a:	b087      	sub	sp, #28
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 8003626:	4ba2      	ldr	r3, [pc, #648]	; (80038b0 <STM32446Prescaler+0x298>)
 8003628:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 800362a:	4ba2      	ldr	r3, [pc, #648]	; (80038b4 <STM32446Prescaler+0x29c>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	6899      	ldr	r1, [r3, #8]
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	43da      	mvns	r2, r3
 8003634:	4b9f      	ldr	r3, [pc, #636]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	400a      	ands	r2, r1
 800363a:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d90b      	bls.n	800365a <STM32446Prescaler+0x42>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b1f      	cmp	r3, #31
 8003646:	d808      	bhi.n	800365a <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 8003648:	4b9a      	ldr	r3, [pc, #616]	; (80038b4 <STM32446Prescaler+0x29c>)
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	6899      	ldr	r1, [r3, #8]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	041a      	lsls	r2, r3, #16
 8003652:	4b98      	ldr	r3, [pc, #608]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	430a      	orrs	r2, r1
 8003658:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3b02      	subs	r3, #2
 800365e:	2b0e      	cmp	r3, #14
 8003660:	d844      	bhi.n	80036ec <STM32446Prescaler+0xd4>
 8003662:	a201      	add	r2, pc, #4	; (adr r2, 8003668 <STM32446Prescaler+0x50>)
 8003664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003668:	080036a5 	.word	0x080036a5
 800366c:	080036ed 	.word	0x080036ed
 8003670:	080036b7 	.word	0x080036b7
 8003674:	080036ed 	.word	0x080036ed
 8003678:	080036ed 	.word	0x080036ed
 800367c:	080036ed 	.word	0x080036ed
 8003680:	080036c9 	.word	0x080036c9
 8003684:	080036ed 	.word	0x080036ed
 8003688:	080036ed 	.word	0x080036ed
 800368c:	080036ed 	.word	0x080036ed
 8003690:	080036ed 	.word	0x080036ed
 8003694:	080036ed 	.word	0x080036ed
 8003698:	080036ed 	.word	0x080036ed
 800369c:	080036ed 	.word	0x080036ed
 80036a0:	080036db 	.word	0x080036db
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 80036a4:	4b83      	ldr	r3, [pc, #524]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	4b82      	ldr	r3, [pc, #520]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036b2:	609a      	str	r2, [r3, #8]
			break;
 80036b4:	e01b      	b.n	80036ee <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 80036b6:	4b7f      	ldr	r3, [pc, #508]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	4b7d      	ldr	r3, [pc, #500]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 80036c4:	609a      	str	r2, [r3, #8]
			break;
 80036c6:	e012      	b.n	80036ee <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 80036c8:	4b7a      	ldr	r3, [pc, #488]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	4b79      	ldr	r3, [pc, #484]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80036d6:	609a      	str	r2, [r3, #8]
			break;
 80036d8:	e009      	b.n	80036ee <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 80036da:	4b76      	ldr	r3, [pc, #472]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	4b74      	ldr	r3, [pc, #464]	; (80038b4 <STM32446Prescaler+0x29c>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80036e8:	609a      	str	r2, [r3, #8]
			break;
 80036ea:	e000      	b.n	80036ee <STM32446Prescaler+0xd6>
		default:
			break;
 80036ec:	bf00      	nop
	}

	switch(ppre1){ // 10
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	3b02      	subs	r3, #2
 80036f2:	2b0e      	cmp	r3, #14
 80036f4:	d844      	bhi.n	8003780 <STM32446Prescaler+0x168>
 80036f6:	a201      	add	r2, pc, #4	; (adr r2, 80036fc <STM32446Prescaler+0xe4>)
 80036f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fc:	08003739 	.word	0x08003739
 8003700:	08003781 	.word	0x08003781
 8003704:	0800374b 	.word	0x0800374b
 8003708:	08003781 	.word	0x08003781
 800370c:	08003781 	.word	0x08003781
 8003710:	08003781 	.word	0x08003781
 8003714:	0800375d 	.word	0x0800375d
 8003718:	08003781 	.word	0x08003781
 800371c:	08003781 	.word	0x08003781
 8003720:	08003781 	.word	0x08003781
 8003724:	08003781 	.word	0x08003781
 8003728:	08003781 	.word	0x08003781
 800372c:	08003781 	.word	0x08003781
 8003730:	08003781 	.word	0x08003781
 8003734:	0800376f 	.word	0x0800376f
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8003738:	4b5e      	ldr	r3, [pc, #376]	; (80038b4 <STM32446Prescaler+0x29c>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	4b5d      	ldr	r3, [pc, #372]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003746:	609a      	str	r2, [r3, #8]
		break;
 8003748:	e01b      	b.n	8003782 <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 800374a:	4b5a      	ldr	r3, [pc, #360]	; (80038b4 <STM32446Prescaler+0x29c>)
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	4b58      	ldr	r3, [pc, #352]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8003758:	609a      	str	r2, [r3, #8]
		break;
 800375a:	e012      	b.n	8003782 <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 800375c:	4b55      	ldr	r3, [pc, #340]	; (80038b4 <STM32446Prescaler+0x29c>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	4b54      	ldr	r3, [pc, #336]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800376a:	609a      	str	r2, [r3, #8]
		break;
 800376c:	e009      	b.n	8003782 <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 800376e:	4b51      	ldr	r3, [pc, #324]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	4b4f      	ldr	r3, [pc, #316]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800377c:	609a      	str	r2, [r3, #8]
		break;
 800377e:	e000      	b.n	8003782 <STM32446Prescaler+0x16a>
	default:
		break;
 8003780:	bf00      	nop
	}

	switch(ahbpre){ // 4
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003788:	f000 8081 	beq.w	800388e <STM32446Prescaler+0x276>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003792:	f200 8085 	bhi.w	80038a0 <STM32446Prescaler+0x288>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800379c:	d06e      	beq.n	800387c <STM32446Prescaler+0x264>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037a4:	d87c      	bhi.n	80038a0 <STM32446Prescaler+0x288>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2b80      	cmp	r3, #128	; 0x80
 80037aa:	d05e      	beq.n	800386a <STM32446Prescaler+0x252>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b80      	cmp	r3, #128	; 0x80
 80037b0:	d876      	bhi.n	80038a0 <STM32446Prescaler+0x288>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2b10      	cmp	r3, #16
 80037b6:	d827      	bhi.n	8003808 <STM32446Prescaler+0x1f0>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d370      	bcc.n	80038a0 <STM32446Prescaler+0x288>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	3b02      	subs	r3, #2
 80037c2:	2b0e      	cmp	r3, #14
 80037c4:	d86c      	bhi.n	80038a0 <STM32446Prescaler+0x288>
 80037c6:	a201      	add	r2, pc, #4	; (adr r2, 80037cc <STM32446Prescaler+0x1b4>)
 80037c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037cc:	08003811 	.word	0x08003811
 80037d0:	080038a1 	.word	0x080038a1
 80037d4:	08003823 	.word	0x08003823
 80037d8:	080038a1 	.word	0x080038a1
 80037dc:	080038a1 	.word	0x080038a1
 80037e0:	080038a1 	.word	0x080038a1
 80037e4:	08003835 	.word	0x08003835
 80037e8:	080038a1 	.word	0x080038a1
 80037ec:	080038a1 	.word	0x080038a1
 80037f0:	080038a1 	.word	0x080038a1
 80037f4:	080038a1 	.word	0x080038a1
 80037f8:	080038a1 	.word	0x080038a1
 80037fc:	080038a1 	.word	0x080038a1
 8003800:	080038a1 	.word	0x080038a1
 8003804:	08003847 	.word	0x08003847
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b40      	cmp	r3, #64	; 0x40
 800380c:	d024      	beq.n	8003858 <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 800380e:	e047      	b.n	80038a0 <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 8003810:	4b28      	ldr	r3, [pc, #160]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800381e:	609a      	str	r2, [r3, #8]
		break;
 8003820:	e03f      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 8003822:	4b24      	ldr	r3, [pc, #144]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	4b22      	ldr	r3, [pc, #136]	; (80038b4 <STM32446Prescaler+0x29c>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8003830:	609a      	str	r2, [r3, #8]
		break;
 8003832:	e036      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 8003834:	4b1f      	ldr	r3, [pc, #124]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	689a      	ldr	r2, [r3, #8]
 800383a:	4b1e      	ldr	r3, [pc, #120]	; (80038b4 <STM32446Prescaler+0x29c>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8003842:	609a      	str	r2, [r3, #8]
		break;
 8003844:	e02d      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 8003846:	4b1b      	ldr	r3, [pc, #108]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	4b19      	ldr	r3, [pc, #100]	; (80038b4 <STM32446Prescaler+0x29c>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8003854:	609a      	str	r2, [r3, #8]
		break;
 8003856:	e024      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 8003858:	4b16      	ldr	r3, [pc, #88]	; (80038b4 <STM32446Prescaler+0x29c>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	4b15      	ldr	r3, [pc, #84]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003866:	609a      	str	r2, [r3, #8]
		break;
 8003868:	e01b      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 800386a:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <STM32446Prescaler+0x29c>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	4b10      	ldr	r3, [pc, #64]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8003878:	609a      	str	r2, [r3, #8]
		break;
 800387a:	e012      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 800387c:	4b0d      	ldr	r3, [pc, #52]	; (80038b4 <STM32446Prescaler+0x29c>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800388a:	609a      	str	r2, [r3, #8]
		break;
 800388c:	e009      	b.n	80038a2 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 800388e:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	4b07      	ldr	r3, [pc, #28]	; (80038b4 <STM32446Prescaler+0x29c>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800389c:	609a      	str	r2, [r3, #8]
		break;
 800389e:	e000      	b.n	80038a2 <STM32446Prescaler+0x28a>
		break;
 80038a0:	bf00      	nop
	}
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	001ffcf0 	.word	0x001ffcf0
 80038b4:	20000724 	.word	0x20000724

080038b8 <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b087      	sub	sp, #28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 80038c6:	4b52      	ldr	r3, [pc, #328]	; (8003a10 <STM32446PLLDivision+0x158>)
 80038c8:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 80038ca:	4b52      	ldr	r3, [pc, #328]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	6859      	ldr	r1, [r3, #4]
 80038d0:	4b50      	ldr	r3, [pc, #320]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	605a      	str	r2, [r3, #4]

	if(pllr > 1 && pllr < 8) // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d90d      	bls.n	80038fc <STM32446PLLDivision+0x44>
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	2b07      	cmp	r3, #7
 80038e4:	d80a      	bhi.n	80038fc <STM32446PLLDivision+0x44>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 80038e6:	4b4b      	ldr	r3, [pc, #300]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	6859      	ldr	r1, [r3, #4]
 80038ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ee:	071b      	lsls	r3, r3, #28
 80038f0:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 80038f4:	4b47      	ldr	r3, [pc, #284]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	400a      	ands	r2, r1
 80038fa:	605a      	str	r2, [r3, #4]

	if(pllq > 1 && pllq < 16) // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d90d      	bls.n	800391e <STM32446PLLDivision+0x66>
 8003902:	6a3b      	ldr	r3, [r7, #32]
 8003904:	2b0f      	cmp	r3, #15
 8003906:	d80a      	bhi.n	800391e <STM32446PLLDivision+0x66>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 8003908:	4b42      	ldr	r3, [pc, #264]	; (8003a14 <STM32446PLLDivision+0x15c>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	6859      	ldr	r1, [r3, #4]
 800390e:	6a3b      	ldr	r3, [r7, #32]
 8003910:	061b      	lsls	r3, r3, #24
 8003912:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 8003916:	4b3f      	ldr	r3, [pc, #252]	; (8003a14 <STM32446PLLDivision+0x15c>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	400a      	ands	r2, r1
 800391c:	605a      	str	r2, [r3, #4]

	if(pllsrc == 1) // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d10b      	bne.n	800393c <STM32446PLLDivision+0x84>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 8003924:	4b3b      	ldr	r3, [pc, #236]	; (8003a14 <STM32446PLLDivision+0x15c>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	059b      	lsls	r3, r3, #22
 800392e:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 8003932:	4b38      	ldr	r3, [pc, #224]	; (8003a14 <STM32446PLLDivision+0x15c>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	400a      	ands	r2, r1
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	e007      	b.n	800394c <STM32446PLLDivision+0x94>
	else
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 800393c:	4b35      	ldr	r3, [pc, #212]	; (8003a14 <STM32446PLLDivision+0x15c>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	4b34      	ldr	r3, [pc, #208]	; (8003a14 <STM32446PLLDivision+0x15c>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800394a:	605a      	str	r2, [r3, #4]

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	3b02      	subs	r3, #2
 8003950:	2b06      	cmp	r3, #6
 8003952:	d833      	bhi.n	80039bc <STM32446PLLDivision+0x104>
 8003954:	a201      	add	r2, pc, #4	; (adr r2, 800395c <STM32446PLLDivision+0xa4>)
 8003956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395a:	bf00      	nop
 800395c:	08003979 	.word	0x08003979
 8003960:	080039bd 	.word	0x080039bd
 8003964:	0800398b 	.word	0x0800398b
 8003968:	080039bd 	.word	0x080039bd
 800396c:	0800399d 	.word	0x0800399d
 8003970:	080039bd 	.word	0x080039bd
 8003974:	080039af 	.word	0x080039af
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 8003978:	4b26      	ldr	r3, [pc, #152]	; (8003a14 <STM32446PLLDivision+0x15c>)
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	4b25      	ldr	r3, [pc, #148]	; (8003a14 <STM32446PLLDivision+0x15c>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003986:	605a      	str	r2, [r3, #4]
			break;
 8003988:	e019      	b.n	80039be <STM32446PLLDivision+0x106>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 800398a:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <STM32446PLLDivision+0x15c>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	4b20      	ldr	r3, [pc, #128]	; (8003a14 <STM32446PLLDivision+0x15c>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003998:	605a      	str	r2, [r3, #4]
			break;
 800399a:	e010      	b.n	80039be <STM32446PLLDivision+0x106>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 800399c:	4b1d      	ldr	r3, [pc, #116]	; (8003a14 <STM32446PLLDivision+0x15c>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	4b1c      	ldr	r3, [pc, #112]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80039aa:	605a      	str	r2, [r3, #4]
			break;
 80039ac:	e007      	b.n	80039be <STM32446PLLDivision+0x106>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 80039ae:	4b19      	ldr	r3, [pc, #100]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	4b18      	ldr	r3, [pc, #96]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	6852      	ldr	r2, [r2, #4]
 80039b8:	605a      	str	r2, [r3, #4]
			break;
 80039ba:	e000      	b.n	80039be <STM32446PLLDivision+0x106>
		default:
			break;
 80039bc:	bf00      	nop
	}

	if(plln > 49 && plln < 433) // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b31      	cmp	r3, #49	; 0x31
 80039c2:	d90e      	bls.n	80039e2 <STM32446PLLDivision+0x12a>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80039ca:	d80a      	bhi.n	80039e2 <STM32446PLLDivision+0x12a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 80039cc:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	6859      	ldr	r1, [r3, #4]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	019a      	lsls	r2, r3, #6
 80039d6:	4b10      	ldr	r3, [pc, #64]	; (8003a18 <STM32446PLLDivision+0x160>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	4a0e      	ldr	r2, [pc, #56]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039dc:	68d2      	ldr	r2, [r2, #12]
 80039de:	400b      	ands	r3, r1
 80039e0:	6053      	str	r3, [r2, #4]

	if(pllm > 1 && pllm < 64) // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d90c      	bls.n	8003a02 <STM32446PLLDivision+0x14a>
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b3f      	cmp	r3, #63	; 0x3f
 80039ec:	d809      	bhi.n	8003a02 <STM32446PLLDivision+0x14a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 80039ee:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f063 023f 	orn	r2, r3, #63	; 0x3f
 80039fa:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <STM32446PLLDivision+0x15c>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	400a      	ands	r2, r1
 8003a00:	605a      	str	r2, [r3, #4]
}
 8003a02:	bf00      	nop
 8003a04:	371c      	adds	r7, #28
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	7f437fff 	.word	0x7f437fff
 8003a14:	20000724 	.word	0x20000724
 8003a18:	ffff803f 	.word	0xffff803f

08003a1c <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d010      	beq.n	8003a4e <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	; (8003a6c <STM32446RccPLLCLKEnable+0x50>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <STM32446RccPLLCLKEnable+0x50>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	bf00      	nop
 8003a3e:	4b0b      	ldr	r3, [pc, #44]	; (8003a6c <STM32446RccPLLCLKEnable+0x50>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0f8      	beq.n	8003a3e <STM32446RccPLLCLKEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
}
 8003a4c:	e007      	b.n	8003a5e <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 8003a4e:	4b07      	ldr	r3, [pc, #28]	; (8003a6c <STM32446RccPLLCLKEnable+0x50>)
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <STM32446RccPLLCLKEnable+0x50>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003a5c:	601a      	str	r2, [r3, #0]
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	20000724 	.word	0x20000724

08003a70 <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d010      	beq.n	8003aa2 <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 8003a80:	4b0f      	ldr	r3, [pc, #60]	; (8003ac0 <STM32446RccPLLI2SEnable+0x50>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	4b0e      	ldr	r3, [pc, #56]	; (8003ac0 <STM32446RccPLLI2SEnable+0x50>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	bf00      	nop
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <STM32446RccPLLI2SEnable+0x50>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0f8      	beq.n	8003a92 <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 8003aa0:	e007      	b.n	8003ab2 <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <STM32446RccPLLI2SEnable+0x50>)
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <STM32446RccPLLI2SEnable+0x50>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003ab0:	601a      	str	r2, [r3, #0]
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000724 	.word	0x20000724

08003ac4 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003ace:	79fb      	ldrb	r3, [r7, #7]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d010      	beq.n	8003af6 <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 8003ad4:	4b0f      	ldr	r3, [pc, #60]	; (8003b14 <STM32446RccPLLSAIEnable+0x50>)
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	4b0e      	ldr	r3, [pc, #56]	; (8003b14 <STM32446RccPLLSAIEnable+0x50>)
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	bf00      	nop
 8003ae6:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <STM32446RccPLLSAIEnable+0x50>)
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0f8      	beq.n	8003ae6 <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 8003af4:	e007      	b.n	8003b06 <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 8003af6:	4b07      	ldr	r3, [pc, #28]	; (8003b14 <STM32446RccPLLSAIEnable+0x50>)
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <STM32446RccPLLSAIEnable+0x50>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003b04:	601a      	str	r2, [r3, #0]
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	20000724 	.word	0x20000724

08003b18 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 8003b18:	b40e      	push	{r1, r2, r3}
 8003b1a:	b480      	push	{r7}
 8003b1c:	b084      	sub	sp, #16
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	dd19      	ble.n	8003b5c <STM32446GpioSetpins+0x44>
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	dc16      	bgt.n	8003b5c <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 8003b2e:	f107 0318 	add.w	r3, r7, #24
 8003b32:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003b34:	2300      	movs	r3, #0
 8003b36:	73fb      	strb	r3, [r7, #15]
 8003b38:	e00c      	b.n	8003b54 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1d1a      	adds	r2, r3, #4
 8003b3e:	60ba      	str	r2, [r7, #8]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2201      	movs	r2, #1
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	461a      	mov	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	3301      	adds	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	dcee      	bgt.n	8003b3a <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8003b5c:	bf00      	nop
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	b003      	add	sp, #12
 8003b68:	4770      	bx	lr

08003b6a <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
 8003b72:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8003b74:	2201      	movs	r2, #1
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	619a      	str	r2, [r3, #24]
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
 8003b96:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	619a      	str	r2, [r3, #24]
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 8003baa:	b40e      	push	{r1, r2, r3}
 8003bac:	b480      	push	{r7}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	dd1a      	ble.n	8003bf0 <STM32446GpioResetpins+0x46>
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	dc17      	bgt.n	8003bf0 <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 8003bc0:	f107 0318 	add.w	r3, r7, #24
 8003bc4:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	73fb      	strb	r3, [r7, #15]
 8003bca:	e00d      	b.n	8003be8 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	1d1a      	adds	r2, r3, #4
 8003bd0:	60ba      	str	r2, [r7, #8]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	041b      	lsls	r3, r3, #16
 8003bdc:	461a      	mov	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003be2:	7bfb      	ldrb	r3, [r7, #15]
 8003be4:	3301      	adds	r3, #1
 8003be6:	73fb      	strb	r3, [r7, #15]
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	dced      	bgt.n	8003bcc <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 8003bf0:	bf00      	nop
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	b003      	add	sp, #12
 8003bfc:	4770      	bx	lr

08003bfe <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
 8003c06:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8003c08:	2201      	movs	r2, #1
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	041b      	lsls	r3, r3, #16
 8003c12:	461a      	mov	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	619a      	str	r2, [r3, #24]
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	041b      	lsls	r3, r3, #16
 8003c32:	461a      	mov	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	619a      	str	r2, [r3, #24]
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	0000      	movs	r0, r0
	...

08003c48 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 8003c56:	68b8      	ldr	r0, [r7, #8]
 8003c58:	f7fc fc74 	bl	8000544 <__aeabi_ui2d>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	ec43 2b11 	vmov	d1, r2, r3
 8003c64:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8003cd8 <STM32446Gpiosetupreg+0x90>
 8003c68:	f007 f9a8 	bl	800afbc <pow>
 8003c6c:	ec51 0b10 	vmov	r0, r1, d0
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	4b1a      	ldr	r3, [pc, #104]	; (8003ce0 <STM32446Gpiosetupreg+0x98>)
 8003c76:	f7fc fb27 	bl	80002c8 <__aeabi_dsub>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4610      	mov	r0, r2
 8003c80:	4619      	mov	r1, r3
 8003c82:	f7fc ffb1 	bl	8000be8 <__aeabi_d2uiz>
 8003c86:	4603      	mov	r3, r0
 8003c88:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	fb01 f303 	mul.w	r3, r1, r3
 8003c9e:	6979      	ldr	r1, [r7, #20]
 8003ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	401a      	ands	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	fb01 f303 	mul.w	r3, r1, r3
 8003cb8:	6879      	ldr	r1, [r7, #4]
 8003cba:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	601a      	str	r2, [r3, #0]
}
 8003ccc:	bf00      	nop
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	f3af 8000 	nop.w
 8003cd8:	00000000 	.word	0x00000000
 8003cdc:	40000000 	.word	0x40000000
 8003ce0:	3ff00000 	.word	0x3ff00000
 8003ce4:	00000000 	.word	0x00000000

08003ce8 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b088      	sub	sp, #32
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8003cf6:	2320      	movs	r3, #32
 8003cf8:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8003cfa:	68b8      	ldr	r0, [r7, #8]
 8003cfc:	f7fc fc22 	bl	8000544 <__aeabi_ui2d>
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	ec43 2b11 	vmov	d1, r2, r3
 8003d08:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8003dc0 <STM32446GpioSetup+0xd8>
 8003d0c:	f007 f956 	bl	800afbc <pow>
 8003d10:	ec51 0b10 	vmov	r0, r1, d0
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	4b2b      	ldr	r3, [pc, #172]	; (8003dc8 <STM32446GpioSetup+0xe0>)
 8003d1a:	f7fc fad5 	bl	80002c8 <__aeabi_dsub>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	460b      	mov	r3, r1
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
 8003d26:	f7fc ff5f 	bl	8000be8 <__aeabi_d2uiz>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	fb03 f202 	mul.w	r2, r3, r2
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3c:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	4013      	ands	r3, r2
 8003d44:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	6819      	ldr	r1, [r3, #0]
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	fb03 f202 	mul.w	r2, r3, r2
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	69f8      	ldr	r0, [r7, #28]
 8003d5c:	fb00 f303 	mul.w	r3, r0, r3
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	43da      	mvns	r2, r3
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	4403      	add	r3, r0
 8003d72:	400a      	ands	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	6819      	ldr	r1, [r3, #0]
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	fb03 f202 	mul.w	r2, r3, r2
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	69f8      	ldr	r0, [r7, #28]
 8003d8c:	fb00 f303 	mul.w	r3, r0, r3
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	409a      	lsls	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	4403      	add	r3, r0
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	441a      	add	r2, r3
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	68f9      	ldr	r1, [r7, #12]
 8003db0:	440b      	add	r3, r1
 8003db2:	6812      	ldr	r2, [r2, #0]
 8003db4:	601a      	str	r2, [r3, #0]
}
 8003db6:	bf00      	nop
 8003db8:	3720      	adds	r7, #32
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	00000000 	.word	0x00000000
 8003dc4:	40000000 	.word	0x40000000
 8003dc8:	3ff00000 	.word	0x3ff00000
 8003dcc:	00000000 	.word	0x00000000

08003dd0 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003dda:	2302      	movs	r3, #2
 8003ddc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f7fc fbb0 	bl	8000544 <__aeabi_ui2d>
 8003de4:	4602      	mov	r2, r0
 8003de6:	460b      	mov	r3, r1
 8003de8:	ec43 2b11 	vmov	d1, r2, r3
 8003dec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003e68 <STM32446GpioAmoder+0x98>
 8003df0:	f007 f8e4 	bl	800afbc <pow>
 8003df4:	ec51 0b10 	vmov	r0, r1, d0
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	4b1c      	ldr	r3, [pc, #112]	; (8003e70 <STM32446GpioAmoder+0xa0>)
 8003dfe:	f7fc fa63 	bl	80002c8 <__aeabi_dsub>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f7fc feed 	bl	8000be8 <__aeabi_d2uiz>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	4013      	ands	r3, r2
 8003e18:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8003e1a:	4b16      	ldr	r3, [pc, #88]	; (8003e74 <STM32446GpioAmoder+0xa4>)
 8003e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1e:	6819      	ldr	r1, [r3, #0]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	fb02 f303 	mul.w	r3, r2, r3
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	4b10      	ldr	r3, [pc, #64]	; (8003e74 <STM32446GpioAmoder+0xa4>)
 8003e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e34:	400a      	ands	r2, r1
 8003e36:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8003e38:	4b0e      	ldr	r3, [pc, #56]	; (8003e74 <STM32446GpioAmoder+0xa4>)
 8003e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3c:	6819      	ldr	r1, [r3, #0]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	fb02 f303 	mul.w	r3, r2, r3
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	; (8003e74 <STM32446GpioAmoder+0xa4>)
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 8003e52:	4b08      	ldr	r3, [pc, #32]	; (8003e74 <STM32446GpioAmoder+0xa4>)
 8003e54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e56:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <STM32446GpioAmoder+0xa4>)
 8003e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	601a      	str	r2, [r3, #0]
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	00000000 	.word	0x00000000
 8003e6c:	40000000 	.word	0x40000000
 8003e70:	3ff00000 	.word	0x3ff00000
 8003e74:	20000724 	.word	0x20000724

08003e78 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003e82:	2302      	movs	r3, #2
 8003e84:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f7fc fb5c 	bl	8000544 <__aeabi_ui2d>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	ec43 2b11 	vmov	d1, r2, r3
 8003e94:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003f10 <STM32446GpioAospeedr+0x98>
 8003e98:	f007 f890 	bl	800afbc <pow>
 8003e9c:	ec51 0b10 	vmov	r0, r1, d0
 8003ea0:	f04f 0200 	mov.w	r2, #0
 8003ea4:	4b1c      	ldr	r3, [pc, #112]	; (8003f18 <STM32446GpioAospeedr+0xa0>)
 8003ea6:	f7fc fa0f 	bl	80002c8 <__aeabi_dsub>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	4610      	mov	r0, r2
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	f7fc fe99 	bl	8000be8 <__aeabi_d2uiz>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8003ec2:	4b16      	ldr	r3, [pc, #88]	; (8003f1c <STM32446GpioAospeedr+0xa4>)
 8003ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec6:	6899      	ldr	r1, [r3, #8]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	fb02 f303 	mul.w	r3, r2, r3
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	43da      	mvns	r2, r3
 8003ed8:	4b10      	ldr	r3, [pc, #64]	; (8003f1c <STM32446GpioAospeedr+0xa4>)
 8003eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003edc:	400a      	ands	r2, r1
 8003ede:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8003ee0:	4b0e      	ldr	r3, [pc, #56]	; (8003f1c <STM32446GpioAospeedr+0xa4>)
 8003ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee4:	6899      	ldr	r1, [r3, #8]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	409a      	lsls	r2, r3
 8003ef2:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <STM32446GpioAospeedr+0xa4>)
 8003ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8003efa:	4b08      	ldr	r3, [pc, #32]	; (8003f1c <STM32446GpioAospeedr+0xa4>)
 8003efc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003efe:	4b07      	ldr	r3, [pc, #28]	; (8003f1c <STM32446GpioAospeedr+0xa4>)
 8003f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f02:	6892      	ldr	r2, [r2, #8]
 8003f04:	609a      	str	r2, [r3, #8]
}
 8003f06:	bf00      	nop
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	00000000 	.word	0x00000000
 8003f14:	40000000 	.word	0x40000000
 8003f18:	3ff00000 	.word	0x3ff00000
 8003f1c:	20000724 	.word	0x20000724

08003f20 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f7fc fb08 	bl	8000544 <__aeabi_ui2d>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	ec43 2b11 	vmov	d1, r2, r3
 8003f3c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003fb8 <STM32446GpioApupdr+0x98>
 8003f40:	f007 f83c 	bl	800afbc <pow>
 8003f44:	ec51 0b10 	vmov	r0, r1, d0
 8003f48:	f04f 0200 	mov.w	r2, #0
 8003f4c:	4b1c      	ldr	r3, [pc, #112]	; (8003fc0 <STM32446GpioApupdr+0xa0>)
 8003f4e:	f7fc f9bb 	bl	80002c8 <__aeabi_dsub>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4610      	mov	r0, r2
 8003f58:	4619      	mov	r1, r3
 8003f5a:	f7fc fe45 	bl	8000be8 <__aeabi_d2uiz>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	4013      	ands	r3, r2
 8003f68:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8003f6a:	4b16      	ldr	r3, [pc, #88]	; (8003fc4 <STM32446GpioApupdr+0xa4>)
 8003f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6e:	68d9      	ldr	r1, [r3, #12]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	fb02 f303 	mul.w	r3, r2, r3
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7e:	43da      	mvns	r2, r3
 8003f80:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <STM32446GpioApupdr+0xa4>)
 8003f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f84:	400a      	ands	r2, r1
 8003f86:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8003f88:	4b0e      	ldr	r3, [pc, #56]	; (8003fc4 <STM32446GpioApupdr+0xa4>)
 8003f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f8c:	68d9      	ldr	r1, [r3, #12]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	fb02 f303 	mul.w	r3, r2, r3
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <STM32446GpioApupdr+0xa4>)
 8003f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 8003fa2:	4b08      	ldr	r3, [pc, #32]	; (8003fc4 <STM32446GpioApupdr+0xa4>)
 8003fa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fa6:	4b07      	ldr	r3, [pc, #28]	; (8003fc4 <STM32446GpioApupdr+0xa4>)
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003faa:	68d2      	ldr	r2, [r2, #12]
 8003fac:	60da      	str	r2, [r3, #12]
}
 8003fae:	bf00      	nop
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	00000000 	.word	0x00000000
 8003fbc:	40000000 	.word	0x40000000
 8003fc0:	3ff00000 	.word	0x3ff00000
 8003fc4:	20000724 	.word	0x20000724

08003fc8 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8003fd0:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <STM32446GpioAreset+0x20>)
 8003fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	0412      	lsls	r2, r2, #16
 8003fd8:	619a      	str	r2, [r3, #24]
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	20000724 	.word	0x20000724

08003fec <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8003ff4:	4b04      	ldr	r3, [pc, #16]	; (8004008 <STM32446GpioAset+0x1c>)
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	619a      	str	r2, [r3, #24]
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	20000724 	.word	0x20000724
 800400c:	00000000 	.word	0x00000000

08004010 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800401a:	2304      	movs	r3, #4
 800401c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800401e:	2320      	movs	r3, #32
 8004020:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004022:	6978      	ldr	r0, [r7, #20]
 8004024:	f7fc fa8e 	bl	8000544 <__aeabi_ui2d>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	ec43 2b11 	vmov	d1, r2, r3
 8004030:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80040f8 <STM32446GpioAafr+0xe8>
 8004034:	f006 ffc2 	bl	800afbc <pow>
 8004038:	ec51 0b10 	vmov	r0, r1, d0
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	4b2f      	ldr	r3, [pc, #188]	; (8004100 <STM32446GpioAafr+0xf0>)
 8004042:	f7fc f941 	bl	80002c8 <__aeabi_dsub>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4610      	mov	r0, r2
 800404c:	4619      	mov	r1, r3
 800404e:	f7fc fdcb 	bl	8000be8 <__aeabi_d2uiz>
 8004052:	4603      	mov	r3, r0
 8004054:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	697a      	ldr	r2, [r7, #20]
 800405a:	fb03 f202 	mul.w	r2, r3, r2
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	fbb2 f3f3 	udiv	r3, r2, r3
 8004064:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4013      	ands	r3, r2
 800406c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d83d      	bhi.n	80040f0 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004074:	4b23      	ldr	r3, [pc, #140]	; (8004104 <STM32446GpioAafr+0xf4>)
 8004076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	3208      	adds	r2, #8
 800407c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	fb03 f202 	mul.w	r2, r3, r2
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	6938      	ldr	r0, [r7, #16]
 800408c:	fb00 f303 	mul.w	r3, r0, r3
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	43da      	mvns	r2, r3
 800409a:	4b1a      	ldr	r3, [pc, #104]	; (8004104 <STM32446GpioAafr+0xf4>)
 800409c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409e:	4011      	ands	r1, r2
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	3208      	adds	r2, #8
 80040a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80040a8:	4b16      	ldr	r3, [pc, #88]	; (8004104 <STM32446GpioAafr+0xf4>)
 80040aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	3208      	adds	r2, #8
 80040b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	fb03 f202 	mul.w	r2, r3, r2
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	6938      	ldr	r0, [r7, #16]
 80040c0:	fb00 f303 	mul.w	r3, r0, r3
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	409a      	lsls	r2, r3
 80040ca:	4b0e      	ldr	r3, [pc, #56]	; (8004104 <STM32446GpioAafr+0xf4>)
 80040cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ce:	4311      	orrs	r1, r2
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	3208      	adds	r2, #8
 80040d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 80040d8:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <STM32446GpioAafr+0xf4>)
 80040da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040dc:	4b09      	ldr	r3, [pc, #36]	; (8004104 <STM32446GpioAafr+0xf4>)
 80040de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e0:	68b9      	ldr	r1, [r7, #8]
 80040e2:	3108      	adds	r1, #8
 80040e4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80040e8:	68ba      	ldr	r2, [r7, #8]
 80040ea:	3208      	adds	r2, #8
 80040ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80040f0:	bf00      	nop
 80040f2:	3718      	adds	r7, #24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	00000000 	.word	0x00000000
 80040fc:	40000000 	.word	0x40000000
 8004100:	3ff00000 	.word	0x3ff00000
 8004104:	20000724 	.word	0x20000724

08004108 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004112:	2302      	movs	r3, #2
 8004114:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f7fc fa14 	bl	8000544 <__aeabi_ui2d>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	ec43 2b11 	vmov	d1, r2, r3
 8004124:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80041a0 <STM32446GpioBmoder+0x98>
 8004128:	f006 ff48 	bl	800afbc <pow>
 800412c:	ec51 0b10 	vmov	r0, r1, d0
 8004130:	f04f 0200 	mov.w	r2, #0
 8004134:	4b1c      	ldr	r3, [pc, #112]	; (80041a8 <STM32446GpioBmoder+0xa0>)
 8004136:	f7fc f8c7 	bl	80002c8 <__aeabi_dsub>
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4610      	mov	r0, r2
 8004140:	4619      	mov	r1, r3
 8004142:	f7fc fd51 	bl	8000be8 <__aeabi_d2uiz>
 8004146:	4603      	mov	r3, r0
 8004148:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4013      	ands	r3, r2
 8004150:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 8004152:	4b16      	ldr	r3, [pc, #88]	; (80041ac <STM32446GpioBmoder+0xa4>)
 8004154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004156:	6819      	ldr	r1, [r3, #0]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43da      	mvns	r2, r3
 8004168:	4b10      	ldr	r3, [pc, #64]	; (80041ac <STM32446GpioBmoder+0xa4>)
 800416a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800416c:	400a      	ands	r2, r1
 800416e:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004170:	4b0e      	ldr	r3, [pc, #56]	; (80041ac <STM32446GpioBmoder+0xa4>)
 8004172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004174:	6819      	ldr	r1, [r3, #0]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	fb02 f303 	mul.w	r3, r2, r3
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	409a      	lsls	r2, r3
 8004182:	4b0a      	ldr	r3, [pc, #40]	; (80041ac <STM32446GpioBmoder+0xa4>)
 8004184:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004186:	430a      	orrs	r2, r1
 8004188:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 800418a:	4b08      	ldr	r3, [pc, #32]	; (80041ac <STM32446GpioBmoder+0xa4>)
 800418c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800418e:	4b07      	ldr	r3, [pc, #28]	; (80041ac <STM32446GpioBmoder+0xa4>)
 8004190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004192:	6812      	ldr	r2, [r2, #0]
 8004194:	601a      	str	r2, [r3, #0]
}
 8004196:	bf00      	nop
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	00000000 	.word	0x00000000
 80041a4:	40000000 	.word	0x40000000
 80041a8:	3ff00000 	.word	0x3ff00000
 80041ac:	20000724 	.word	0x20000724

080041b0 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80041ba:	2302      	movs	r3, #2
 80041bc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f7fc f9c0 	bl	8000544 <__aeabi_ui2d>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	ec43 2b11 	vmov	d1, r2, r3
 80041cc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004248 <STM32446GpioBospeedr+0x98>
 80041d0:	f006 fef4 	bl	800afbc <pow>
 80041d4:	ec51 0b10 	vmov	r0, r1, d0
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	4b1c      	ldr	r3, [pc, #112]	; (8004250 <STM32446GpioBospeedr+0xa0>)
 80041de:	f7fc f873 	bl	80002c8 <__aeabi_dsub>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	f7fc fcfd 	bl	8000be8 <__aeabi_d2uiz>
 80041ee:	4603      	mov	r3, r0
 80041f0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4013      	ands	r3, r2
 80041f8:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80041fa:	4b16      	ldr	r3, [pc, #88]	; (8004254 <STM32446GpioBospeedr+0xa4>)
 80041fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fe:	6899      	ldr	r1, [r3, #8]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	fb02 f303 	mul.w	r3, r2, r3
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	fa02 f303 	lsl.w	r3, r2, r3
 800420e:	43da      	mvns	r2, r3
 8004210:	4b10      	ldr	r3, [pc, #64]	; (8004254 <STM32446GpioBospeedr+0xa4>)
 8004212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004214:	400a      	ands	r2, r1
 8004216:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004218:	4b0e      	ldr	r3, [pc, #56]	; (8004254 <STM32446GpioBospeedr+0xa4>)
 800421a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421c:	6899      	ldr	r1, [r3, #8]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	409a      	lsls	r2, r3
 800422a:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <STM32446GpioBospeedr+0xa4>)
 800422c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800422e:	430a      	orrs	r2, r1
 8004230:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 8004232:	4b08      	ldr	r3, [pc, #32]	; (8004254 <STM32446GpioBospeedr+0xa4>)
 8004234:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004236:	4b07      	ldr	r3, [pc, #28]	; (8004254 <STM32446GpioBospeedr+0xa4>)
 8004238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800423a:	6892      	ldr	r2, [r2, #8]
 800423c:	609a      	str	r2, [r3, #8]
}
 800423e:	bf00      	nop
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	00000000 	.word	0x00000000
 800424c:	40000000 	.word	0x40000000
 8004250:	3ff00000 	.word	0x3ff00000
 8004254:	20000724 	.word	0x20000724

08004258 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004262:	2302      	movs	r3, #2
 8004264:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f7fc f96c 	bl	8000544 <__aeabi_ui2d>
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	ec43 2b11 	vmov	d1, r2, r3
 8004274:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80042f0 <STM32446GpioBpupdr+0x98>
 8004278:	f006 fea0 	bl	800afbc <pow>
 800427c:	ec51 0b10 	vmov	r0, r1, d0
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	4b1c      	ldr	r3, [pc, #112]	; (80042f8 <STM32446GpioBpupdr+0xa0>)
 8004286:	f7fc f81f 	bl	80002c8 <__aeabi_dsub>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4610      	mov	r0, r2
 8004290:	4619      	mov	r1, r3
 8004292:	f7fc fca9 	bl	8000be8 <__aeabi_d2uiz>
 8004296:	4603      	mov	r3, r0
 8004298:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4013      	ands	r3, r2
 80042a0:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 80042a2:	4b16      	ldr	r3, [pc, #88]	; (80042fc <STM32446GpioBpupdr+0xa4>)
 80042a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042a6:	68d9      	ldr	r1, [r3, #12]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	fb02 f303 	mul.w	r3, r2, r3
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	43da      	mvns	r2, r3
 80042b8:	4b10      	ldr	r3, [pc, #64]	; (80042fc <STM32446GpioBpupdr+0xa4>)
 80042ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042bc:	400a      	ands	r2, r1
 80042be:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 80042c0:	4b0e      	ldr	r3, [pc, #56]	; (80042fc <STM32446GpioBpupdr+0xa4>)
 80042c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042c4:	68d9      	ldr	r1, [r3, #12]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	fb02 f303 	mul.w	r3, r2, r3
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	409a      	lsls	r2, r3
 80042d2:	4b0a      	ldr	r3, [pc, #40]	; (80042fc <STM32446GpioBpupdr+0xa4>)
 80042d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042d6:	430a      	orrs	r2, r1
 80042d8:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 80042da:	4b08      	ldr	r3, [pc, #32]	; (80042fc <STM32446GpioBpupdr+0xa4>)
 80042dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042de:	4b07      	ldr	r3, [pc, #28]	; (80042fc <STM32446GpioBpupdr+0xa4>)
 80042e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e2:	68d2      	ldr	r2, [r2, #12]
 80042e4:	60da      	str	r2, [r3, #12]
}
 80042e6:	bf00      	nop
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	00000000 	.word	0x00000000
 80042f4:	40000000 	.word	0x40000000
 80042f8:	3ff00000 	.word	0x3ff00000
 80042fc:	20000724 	.word	0x20000724

08004300 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8004308:	4b05      	ldr	r3, [pc, #20]	; (8004320 <STM32446GpioBreset+0x20>)
 800430a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	0412      	lsls	r2, r2, #16
 8004310:	619a      	str	r2, [r3, #24]
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	20000724 	.word	0x20000724

08004324 <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 800432c:	4b04      	ldr	r3, [pc, #16]	; (8004340 <STM32446GpioBset+0x1c>)
 800432e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	619a      	str	r2, [r3, #24]
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	20000724 	.word	0x20000724
 8004344:	00000000 	.word	0x00000000

08004348 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004352:	2304      	movs	r3, #4
 8004354:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004356:	2320      	movs	r3, #32
 8004358:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800435a:	6978      	ldr	r0, [r7, #20]
 800435c:	f7fc f8f2 	bl	8000544 <__aeabi_ui2d>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	ec43 2b11 	vmov	d1, r2, r3
 8004368:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004430 <STM32446GpioBafr+0xe8>
 800436c:	f006 fe26 	bl	800afbc <pow>
 8004370:	ec51 0b10 	vmov	r0, r1, d0
 8004374:	f04f 0200 	mov.w	r2, #0
 8004378:	4b2f      	ldr	r3, [pc, #188]	; (8004438 <STM32446GpioBafr+0xf0>)
 800437a:	f7fb ffa5 	bl	80002c8 <__aeabi_dsub>
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	4610      	mov	r0, r2
 8004384:	4619      	mov	r1, r3
 8004386:	f7fc fc2f 	bl	8000be8 <__aeabi_d2uiz>
 800438a:	4603      	mov	r3, r0
 800438c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	fb03 f202 	mul.w	r2, r3, r2
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	fbb2 f3f3 	udiv	r3, r2, r3
 800439c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	4013      	ands	r3, r2
 80043a4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d83d      	bhi.n	8004428 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80043ac:	4b23      	ldr	r3, [pc, #140]	; (800443c <STM32446GpioBafr+0xf4>)
 80043ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	3208      	adds	r2, #8
 80043b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	fb03 f202 	mul.w	r2, r3, r2
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	6938      	ldr	r0, [r7, #16]
 80043c4:	fb00 f303 	mul.w	r3, r0, r3
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	43da      	mvns	r2, r3
 80043d2:	4b1a      	ldr	r3, [pc, #104]	; (800443c <STM32446GpioBafr+0xf4>)
 80043d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043d6:	4011      	ands	r1, r2
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	3208      	adds	r2, #8
 80043dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80043e0:	4b16      	ldr	r3, [pc, #88]	; (800443c <STM32446GpioBafr+0xf4>)
 80043e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	3208      	adds	r2, #8
 80043e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	fb03 f202 	mul.w	r2, r3, r2
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	6938      	ldr	r0, [r7, #16]
 80043f8:	fb00 f303 	mul.w	r3, r0, r3
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	409a      	lsls	r2, r3
 8004402:	4b0e      	ldr	r3, [pc, #56]	; (800443c <STM32446GpioBafr+0xf4>)
 8004404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004406:	4311      	orrs	r1, r2
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	3208      	adds	r2, #8
 800440c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 8004410:	4b0a      	ldr	r3, [pc, #40]	; (800443c <STM32446GpioBafr+0xf4>)
 8004412:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004414:	4b09      	ldr	r3, [pc, #36]	; (800443c <STM32446GpioBafr+0xf4>)
 8004416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	3108      	adds	r1, #8
 800441c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	3208      	adds	r2, #8
 8004424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004428:	bf00      	nop
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	00000000 	.word	0x00000000
 8004434:	40000000 	.word	0x40000000
 8004438:	3ff00000 	.word	0x3ff00000
 800443c:	20000724 	.word	0x20000724

08004440 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800444a:	2302      	movs	r3, #2
 800444c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f7fc f878 	bl	8000544 <__aeabi_ui2d>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	ec43 2b11 	vmov	d1, r2, r3
 800445c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80044d8 <STM32446GpioCmoder+0x98>
 8004460:	f006 fdac 	bl	800afbc <pow>
 8004464:	ec51 0b10 	vmov	r0, r1, d0
 8004468:	f04f 0200 	mov.w	r2, #0
 800446c:	4b1c      	ldr	r3, [pc, #112]	; (80044e0 <STM32446GpioCmoder+0xa0>)
 800446e:	f7fb ff2b 	bl	80002c8 <__aeabi_dsub>
 8004472:	4602      	mov	r2, r0
 8004474:	460b      	mov	r3, r1
 8004476:	4610      	mov	r0, r2
 8004478:	4619      	mov	r1, r3
 800447a:	f7fc fbb5 	bl	8000be8 <__aeabi_d2uiz>
 800447e:	4603      	mov	r3, r0
 8004480:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	4013      	ands	r3, r2
 8004488:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 800448a:	4b16      	ldr	r3, [pc, #88]	; (80044e4 <STM32446GpioCmoder+0xa4>)
 800448c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800448e:	6819      	ldr	r1, [r3, #0]
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	fb02 f303 	mul.w	r3, r2, r3
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	43da      	mvns	r2, r3
 80044a0:	4b10      	ldr	r3, [pc, #64]	; (80044e4 <STM32446GpioCmoder+0xa4>)
 80044a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044a4:	400a      	ands	r2, r1
 80044a6:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 80044a8:	4b0e      	ldr	r3, [pc, #56]	; (80044e4 <STM32446GpioCmoder+0xa4>)
 80044aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044ac:	6819      	ldr	r1, [r3, #0]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	fb02 f303 	mul.w	r3, r2, r3
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	409a      	lsls	r2, r3
 80044ba:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <STM32446GpioCmoder+0xa4>)
 80044bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 80044c2:	4b08      	ldr	r3, [pc, #32]	; (80044e4 <STM32446GpioCmoder+0xa4>)
 80044c4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80044c6:	4b07      	ldr	r3, [pc, #28]	; (80044e4 <STM32446GpioCmoder+0xa4>)
 80044c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044ca:	6812      	ldr	r2, [r2, #0]
 80044cc:	601a      	str	r2, [r3, #0]
}
 80044ce:	bf00      	nop
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	00000000 	.word	0x00000000
 80044dc:	40000000 	.word	0x40000000
 80044e0:	3ff00000 	.word	0x3ff00000
 80044e4:	20000724 	.word	0x20000724

080044e8 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80044f2:	2302      	movs	r3, #2
 80044f4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f7fc f824 	bl	8000544 <__aeabi_ui2d>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	ec43 2b11 	vmov	d1, r2, r3
 8004504:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004580 <STM32446GpioCospeedr+0x98>
 8004508:	f006 fd58 	bl	800afbc <pow>
 800450c:	ec51 0b10 	vmov	r0, r1, d0
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	4b1c      	ldr	r3, [pc, #112]	; (8004588 <STM32446GpioCospeedr+0xa0>)
 8004516:	f7fb fed7 	bl	80002c8 <__aeabi_dsub>
 800451a:	4602      	mov	r2, r0
 800451c:	460b      	mov	r3, r1
 800451e:	4610      	mov	r0, r2
 8004520:	4619      	mov	r1, r3
 8004522:	f7fc fb61 	bl	8000be8 <__aeabi_d2uiz>
 8004526:	4603      	mov	r3, r0
 8004528:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004532:	4b16      	ldr	r3, [pc, #88]	; (800458c <STM32446GpioCospeedr+0xa4>)
 8004534:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004536:	6899      	ldr	r1, [r3, #8]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	fb02 f303 	mul.w	r3, r2, r3
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	fa02 f303 	lsl.w	r3, r2, r3
 8004546:	43da      	mvns	r2, r3
 8004548:	4b10      	ldr	r3, [pc, #64]	; (800458c <STM32446GpioCospeedr+0xa4>)
 800454a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800454c:	400a      	ands	r2, r1
 800454e:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8004550:	4b0e      	ldr	r3, [pc, #56]	; (800458c <STM32446GpioCospeedr+0xa4>)
 8004552:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004554:	6899      	ldr	r1, [r3, #8]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	fb02 f303 	mul.w	r3, r2, r3
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	409a      	lsls	r2, r3
 8004562:	4b0a      	ldr	r3, [pc, #40]	; (800458c <STM32446GpioCospeedr+0xa4>)
 8004564:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004566:	430a      	orrs	r2, r1
 8004568:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 800456a:	4b08      	ldr	r3, [pc, #32]	; (800458c <STM32446GpioCospeedr+0xa4>)
 800456c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800456e:	4b07      	ldr	r3, [pc, #28]	; (800458c <STM32446GpioCospeedr+0xa4>)
 8004570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004572:	6892      	ldr	r2, [r2, #8]
 8004574:	609a      	str	r2, [r3, #8]
}
 8004576:	bf00      	nop
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	00000000 	.word	0x00000000
 8004584:	40000000 	.word	0x40000000
 8004588:	3ff00000 	.word	0x3ff00000
 800458c:	20000724 	.word	0x20000724

08004590 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800459a:	2302      	movs	r3, #2
 800459c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f7fb ffd0 	bl	8000544 <__aeabi_ui2d>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	ec43 2b11 	vmov	d1, r2, r3
 80045ac:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004628 <STM32446GpioCpupdr+0x98>
 80045b0:	f006 fd04 	bl	800afbc <pow>
 80045b4:	ec51 0b10 	vmov	r0, r1, d0
 80045b8:	f04f 0200 	mov.w	r2, #0
 80045bc:	4b1c      	ldr	r3, [pc, #112]	; (8004630 <STM32446GpioCpupdr+0xa0>)
 80045be:	f7fb fe83 	bl	80002c8 <__aeabi_dsub>
 80045c2:	4602      	mov	r2, r0
 80045c4:	460b      	mov	r3, r1
 80045c6:	4610      	mov	r0, r2
 80045c8:	4619      	mov	r1, r3
 80045ca:	f7fc fb0d 	bl	8000be8 <__aeabi_d2uiz>
 80045ce:	4603      	mov	r3, r0
 80045d0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	4013      	ands	r3, r2
 80045d8:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 80045da:	4b16      	ldr	r3, [pc, #88]	; (8004634 <STM32446GpioCpupdr+0xa4>)
 80045dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045de:	68d9      	ldr	r1, [r3, #12]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	fb02 f303 	mul.w	r3, r2, r3
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	43da      	mvns	r2, r3
 80045f0:	4b10      	ldr	r3, [pc, #64]	; (8004634 <STM32446GpioCpupdr+0xa4>)
 80045f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045f4:	400a      	ands	r2, r1
 80045f6:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 80045f8:	4b0e      	ldr	r3, [pc, #56]	; (8004634 <STM32446GpioCpupdr+0xa4>)
 80045fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045fc:	68d9      	ldr	r1, [r3, #12]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	fb02 f303 	mul.w	r3, r2, r3
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	409a      	lsls	r2, r3
 800460a:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <STM32446GpioCpupdr+0xa4>)
 800460c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800460e:	430a      	orrs	r2, r1
 8004610:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 8004612:	4b08      	ldr	r3, [pc, #32]	; (8004634 <STM32446GpioCpupdr+0xa4>)
 8004614:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004616:	4b07      	ldr	r3, [pc, #28]	; (8004634 <STM32446GpioCpupdr+0xa4>)
 8004618:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800461a:	68d2      	ldr	r2, [r2, #12]
 800461c:	60da      	str	r2, [r3, #12]
}
 800461e:	bf00      	nop
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	00000000 	.word	0x00000000
 800462c:	40000000 	.word	0x40000000
 8004630:	3ff00000 	.word	0x3ff00000
 8004634:	20000724 	.word	0x20000724

08004638 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8004640:	4b05      	ldr	r3, [pc, #20]	; (8004658 <STM32446GpioCreset+0x20>)
 8004642:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	0412      	lsls	r2, r2, #16
 8004648:	619a      	str	r2, [r3, #24]
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	20000724 	.word	0x20000724

0800465c <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 8004664:	4b04      	ldr	r3, [pc, #16]	; (8004678 <STM32446GpioCset+0x1c>)
 8004666:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	619a      	str	r2, [r3, #24]
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	20000724 	.word	0x20000724
 800467c:	00000000 	.word	0x00000000

08004680 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800468a:	2304      	movs	r3, #4
 800468c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800468e:	2320      	movs	r3, #32
 8004690:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004692:	6978      	ldr	r0, [r7, #20]
 8004694:	f7fb ff56 	bl	8000544 <__aeabi_ui2d>
 8004698:	4602      	mov	r2, r0
 800469a:	460b      	mov	r3, r1
 800469c:	ec43 2b11 	vmov	d1, r2, r3
 80046a0:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004768 <STM32446GpioCafr+0xe8>
 80046a4:	f006 fc8a 	bl	800afbc <pow>
 80046a8:	ec51 0b10 	vmov	r0, r1, d0
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	4b2f      	ldr	r3, [pc, #188]	; (8004770 <STM32446GpioCafr+0xf0>)
 80046b2:	f7fb fe09 	bl	80002c8 <__aeabi_dsub>
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4610      	mov	r0, r2
 80046bc:	4619      	mov	r1, r3
 80046be:	f7fc fa93 	bl	8000be8 <__aeabi_d2uiz>
 80046c2:	4603      	mov	r3, r0
 80046c4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	fb03 f202 	mul.w	r2, r3, r2
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4013      	ands	r3, r2
 80046dc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d83d      	bhi.n	8004760 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80046e4:	4b23      	ldr	r3, [pc, #140]	; (8004774 <STM32446GpioCafr+0xf4>)
 80046e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	3208      	adds	r2, #8
 80046ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	fb03 f202 	mul.w	r2, r3, r2
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	6938      	ldr	r0, [r7, #16]
 80046fc:	fb00 f303 	mul.w	r3, r0, r3
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	43da      	mvns	r2, r3
 800470a:	4b1a      	ldr	r3, [pc, #104]	; (8004774 <STM32446GpioCafr+0xf4>)
 800470c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800470e:	4011      	ands	r1, r2
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	3208      	adds	r2, #8
 8004714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004718:	4b16      	ldr	r3, [pc, #88]	; (8004774 <STM32446GpioCafr+0xf4>)
 800471a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	3208      	adds	r2, #8
 8004720:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	fb03 f202 	mul.w	r2, r3, r2
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	6938      	ldr	r0, [r7, #16]
 8004730:	fb00 f303 	mul.w	r3, r0, r3
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	409a      	lsls	r2, r3
 800473a:	4b0e      	ldr	r3, [pc, #56]	; (8004774 <STM32446GpioCafr+0xf4>)
 800473c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800473e:	4311      	orrs	r1, r2
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	3208      	adds	r2, #8
 8004744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 8004748:	4b0a      	ldr	r3, [pc, #40]	; (8004774 <STM32446GpioCafr+0xf4>)
 800474a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800474c:	4b09      	ldr	r3, [pc, #36]	; (8004774 <STM32446GpioCafr+0xf4>)
 800474e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004750:	68b9      	ldr	r1, [r7, #8]
 8004752:	3108      	adds	r1, #8
 8004754:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	3208      	adds	r2, #8
 800475c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004760:	bf00      	nop
 8004762:	3718      	adds	r7, #24
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	00000000 	.word	0x00000000
 800476c:	40000000 	.word	0x40000000
 8004770:	3ff00000 	.word	0x3ff00000
 8004774:	20000724 	.word	0x20000724

08004778 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004782:	2302      	movs	r3, #2
 8004784:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f7fb fedc 	bl	8000544 <__aeabi_ui2d>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	ec43 2b11 	vmov	d1, r2, r3
 8004794:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004820 <STM32446GpioDmoder+0xa8>
 8004798:	f006 fc10 	bl	800afbc <pow>
 800479c:	ec51 0b10 	vmov	r0, r1, d0
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	4b20      	ldr	r3, [pc, #128]	; (8004828 <STM32446GpioDmoder+0xb0>)
 80047a6:	f7fb fd8f 	bl	80002c8 <__aeabi_dsub>
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	4610      	mov	r0, r2
 80047b0:	4619      	mov	r1, r3
 80047b2:	f7fc fa19 	bl	8000be8 <__aeabi_d2uiz>
 80047b6:	4603      	mov	r3, r0
 80047b8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	4013      	ands	r3, r2
 80047c0:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 80047c2:	4b1a      	ldr	r3, [pc, #104]	; (800482c <STM32446GpioDmoder+0xb4>)
 80047c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c8:	6819      	ldr	r1, [r3, #0]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	fb02 f303 	mul.w	r3, r2, r3
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43da      	mvns	r2, r3
 80047da:	4b14      	ldr	r3, [pc, #80]	; (800482c <STM32446GpioDmoder+0xb4>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e0:	400a      	ands	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 80047e4:	4b11      	ldr	r3, [pc, #68]	; (800482c <STM32446GpioDmoder+0xb4>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ea:	6819      	ldr	r1, [r3, #0]
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	fb02 f303 	mul.w	r3, r2, r3
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	409a      	lsls	r2, r3
 80047f8:	4b0c      	ldr	r3, [pc, #48]	; (800482c <STM32446GpioDmoder+0xb4>)
 80047fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047fe:	430a      	orrs	r2, r1
 8004800:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 8004802:	4b0a      	ldr	r3, [pc, #40]	; (800482c <STM32446GpioDmoder+0xb4>)
 8004804:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004808:	4b08      	ldr	r3, [pc, #32]	; (800482c <STM32446GpioDmoder+0xb4>)
 800480a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	601a      	str	r2, [r3, #0]
}
 8004812:	bf00      	nop
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	f3af 8000 	nop.w
 8004820:	00000000 	.word	0x00000000
 8004824:	40000000 	.word	0x40000000
 8004828:	3ff00000 	.word	0x3ff00000
 800482c:	20000724 	.word	0x20000724

08004830 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800483a:	2302      	movs	r3, #2
 800483c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f7fb fe80 	bl	8000544 <__aeabi_ui2d>
 8004844:	4602      	mov	r2, r0
 8004846:	460b      	mov	r3, r1
 8004848:	ec43 2b11 	vmov	d1, r2, r3
 800484c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80048d8 <STM32446GpioDospeedr+0xa8>
 8004850:	f006 fbb4 	bl	800afbc <pow>
 8004854:	ec51 0b10 	vmov	r0, r1, d0
 8004858:	f04f 0200 	mov.w	r2, #0
 800485c:	4b20      	ldr	r3, [pc, #128]	; (80048e0 <STM32446GpioDospeedr+0xb0>)
 800485e:	f7fb fd33 	bl	80002c8 <__aeabi_dsub>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	4610      	mov	r0, r2
 8004868:	4619      	mov	r1, r3
 800486a:	f7fc f9bd 	bl	8000be8 <__aeabi_d2uiz>
 800486e:	4603      	mov	r3, r0
 8004870:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800487a:	4b1a      	ldr	r3, [pc, #104]	; (80048e4 <STM32446GpioDospeedr+0xb4>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004880:	6899      	ldr	r1, [r3, #8]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	fb02 f303 	mul.w	r3, r2, r3
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	43da      	mvns	r2, r3
 8004892:	4b14      	ldr	r3, [pc, #80]	; (80048e4 <STM32446GpioDospeedr+0xb4>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004898:	400a      	ands	r2, r1
 800489a:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 800489c:	4b11      	ldr	r3, [pc, #68]	; (80048e4 <STM32446GpioDospeedr+0xb4>)
 800489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a2:	6899      	ldr	r1, [r3, #8]
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	409a      	lsls	r2, r3
 80048b0:	4b0c      	ldr	r3, [pc, #48]	; (80048e4 <STM32446GpioDospeedr+0xb4>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b6:	430a      	orrs	r2, r1
 80048b8:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <STM32446GpioDospeedr+0xb4>)
 80048bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80048c0:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <STM32446GpioDospeedr+0xb4>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c6:	6892      	ldr	r2, [r2, #8]
 80048c8:	609a      	str	r2, [r3, #8]
}
 80048ca:	bf00      	nop
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	f3af 8000 	nop.w
 80048d8:	00000000 	.word	0x00000000
 80048dc:	40000000 	.word	0x40000000
 80048e0:	3ff00000 	.word	0x3ff00000
 80048e4:	20000724 	.word	0x20000724

080048e8 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80048f2:	2302      	movs	r3, #2
 80048f4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f7fb fe24 	bl	8000544 <__aeabi_ui2d>
 80048fc:	4602      	mov	r2, r0
 80048fe:	460b      	mov	r3, r1
 8004900:	ec43 2b11 	vmov	d1, r2, r3
 8004904:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004990 <STM32446GpioDpupdr+0xa8>
 8004908:	f006 fb58 	bl	800afbc <pow>
 800490c:	ec51 0b10 	vmov	r0, r1, d0
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	4b20      	ldr	r3, [pc, #128]	; (8004998 <STM32446GpioDpupdr+0xb0>)
 8004916:	f7fb fcd7 	bl	80002c8 <__aeabi_dsub>
 800491a:	4602      	mov	r2, r0
 800491c:	460b      	mov	r3, r1
 800491e:	4610      	mov	r0, r2
 8004920:	4619      	mov	r1, r3
 8004922:	f7fc f961 	bl	8000be8 <__aeabi_d2uiz>
 8004926:	4603      	mov	r3, r0
 8004928:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	4013      	ands	r3, r2
 8004930:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004932:	4b1a      	ldr	r3, [pc, #104]	; (800499c <STM32446GpioDpupdr+0xb4>)
 8004934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004938:	68d9      	ldr	r1, [r3, #12]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	fb02 f303 	mul.w	r3, r2, r3
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	43da      	mvns	r2, r3
 800494a:	4b14      	ldr	r3, [pc, #80]	; (800499c <STM32446GpioDpupdr+0xb4>)
 800494c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004950:	400a      	ands	r2, r1
 8004952:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 8004954:	4b11      	ldr	r3, [pc, #68]	; (800499c <STM32446GpioDpupdr+0xb4>)
 8004956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800495a:	68d9      	ldr	r1, [r3, #12]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	fb02 f303 	mul.w	r3, r2, r3
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	409a      	lsls	r2, r3
 8004968:	4b0c      	ldr	r3, [pc, #48]	; (800499c <STM32446GpioDpupdr+0xb4>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496e:	430a      	orrs	r2, r1
 8004970:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 8004972:	4b0a      	ldr	r3, [pc, #40]	; (800499c <STM32446GpioDpupdr+0xb4>)
 8004974:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004978:	4b08      	ldr	r3, [pc, #32]	; (800499c <STM32446GpioDpupdr+0xb4>)
 800497a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497e:	68d2      	ldr	r2, [r2, #12]
 8004980:	60da      	str	r2, [r3, #12]
}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	f3af 8000 	nop.w
 8004990:	00000000 	.word	0x00000000
 8004994:	40000000 	.word	0x40000000
 8004998:	3ff00000 	.word	0x3ff00000
 800499c:	20000724 	.word	0x20000724

080049a0 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 80049a8:	4b05      	ldr	r3, [pc, #20]	; (80049c0 <STM32446GpioDreset+0x20>)
 80049aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	0412      	lsls	r2, r2, #16
 80049b2:	619a      	str	r2, [r3, #24]
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	20000724 	.word	0x20000724

080049c4 <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 80049cc:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <STM32446GpioDset+0x20>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	619a      	str	r2, [r3, #24]
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	20000724 	.word	0x20000724

080049e8 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80049f2:	2304      	movs	r3, #4
 80049f4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80049f6:	2320      	movs	r3, #32
 80049f8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80049fa:	6978      	ldr	r0, [r7, #20]
 80049fc:	f7fb fda2 	bl	8000544 <__aeabi_ui2d>
 8004a00:	4602      	mov	r2, r0
 8004a02:	460b      	mov	r3, r1
 8004a04:	ec43 2b11 	vmov	d1, r2, r3
 8004a08:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8004ae0 <STM32446GpioDafr+0xf8>
 8004a0c:	f006 fad6 	bl	800afbc <pow>
 8004a10:	ec51 0b10 	vmov	r0, r1, d0
 8004a14:	f04f 0200 	mov.w	r2, #0
 8004a18:	4b33      	ldr	r3, [pc, #204]	; (8004ae8 <STM32446GpioDafr+0x100>)
 8004a1a:	f7fb fc55 	bl	80002c8 <__aeabi_dsub>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	460b      	mov	r3, r1
 8004a22:	4610      	mov	r0, r2
 8004a24:	4619      	mov	r1, r3
 8004a26:	f7fc f8df 	bl	8000be8 <__aeabi_d2uiz>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	fb03 f202 	mul.w	r2, r3, r2
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a3c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4013      	ands	r3, r2
 8004a44:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d843      	bhi.n	8004ad4 <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004a4c:	4b27      	ldr	r3, [pc, #156]	; (8004aec <STM32446GpioDafr+0x104>)
 8004a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	3208      	adds	r2, #8
 8004a56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	fb03 f202 	mul.w	r2, r3, r2
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	6938      	ldr	r0, [r7, #16]
 8004a66:	fb00 f303 	mul.w	r3, r0, r3
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a72:	43da      	mvns	r2, r3
 8004a74:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <STM32446GpioDafr+0x104>)
 8004a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7a:	4011      	ands	r1, r2
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	3208      	adds	r2, #8
 8004a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004a84:	4b19      	ldr	r3, [pc, #100]	; (8004aec <STM32446GpioDafr+0x104>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	3208      	adds	r2, #8
 8004a8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	fb03 f202 	mul.w	r2, r3, r2
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	6938      	ldr	r0, [r7, #16]
 8004a9e:	fb00 f303 	mul.w	r3, r0, r3
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	409a      	lsls	r2, r3
 8004aa8:	4b10      	ldr	r3, [pc, #64]	; (8004aec <STM32446GpioDafr+0x104>)
 8004aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aae:	4311      	orrs	r1, r2
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	3208      	adds	r2, #8
 8004ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 8004ab8:	4b0c      	ldr	r3, [pc, #48]	; (8004aec <STM32446GpioDafr+0x104>)
 8004aba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004abe:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <STM32446GpioDafr+0x104>)
 8004ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	3108      	adds	r1, #8
 8004ac8:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	3208      	adds	r2, #8
 8004ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004ad4:	bf00      	nop
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	f3af 8000 	nop.w
 8004ae0:	00000000 	.word	0x00000000
 8004ae4:	40000000 	.word	0x40000000
 8004ae8:	3ff00000 	.word	0x3ff00000
 8004aec:	20000724 	.word	0x20000724

08004af0 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004afa:	2302      	movs	r3, #2
 8004afc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	f7fb fd20 	bl	8000544 <__aeabi_ui2d>
 8004b04:	4602      	mov	r2, r0
 8004b06:	460b      	mov	r3, r1
 8004b08:	ec43 2b11 	vmov	d1, r2, r3
 8004b0c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004b98 <STM32446GpioEmoder+0xa8>
 8004b10:	f006 fa54 	bl	800afbc <pow>
 8004b14:	ec51 0b10 	vmov	r0, r1, d0
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	4b20      	ldr	r3, [pc, #128]	; (8004ba0 <STM32446GpioEmoder+0xb0>)
 8004b1e:	f7fb fbd3 	bl	80002c8 <__aeabi_dsub>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4610      	mov	r0, r2
 8004b28:	4619      	mov	r1, r3
 8004b2a:	f7fc f85d 	bl	8000be8 <__aeabi_d2uiz>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4013      	ands	r3, r2
 8004b38:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8004b3a:	4b1a      	ldr	r3, [pc, #104]	; (8004ba4 <STM32446GpioEmoder+0xb4>)
 8004b3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	43da      	mvns	r2, r3
 8004b52:	4b14      	ldr	r3, [pc, #80]	; (8004ba4 <STM32446GpioEmoder+0xb4>)
 8004b54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b58:	400a      	ands	r2, r1
 8004b5a:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8004b5c:	4b11      	ldr	r3, [pc, #68]	; (8004ba4 <STM32446GpioEmoder+0xb4>)
 8004b5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b62:	6819      	ldr	r1, [r3, #0]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	4b0c      	ldr	r3, [pc, #48]	; (8004ba4 <STM32446GpioEmoder+0xb4>)
 8004b72:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b76:	430a      	orrs	r2, r1
 8004b78:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 8004b7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <STM32446GpioEmoder+0xb4>)
 8004b7c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004b80:	4b08      	ldr	r3, [pc, #32]	; (8004ba4 <STM32446GpioEmoder+0xb4>)
 8004b82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b86:	6812      	ldr	r2, [r2, #0]
 8004b88:	601a      	str	r2, [r3, #0]
}
 8004b8a:	bf00      	nop
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	f3af 8000 	nop.w
 8004b98:	00000000 	.word	0x00000000
 8004b9c:	40000000 	.word	0x40000000
 8004ba0:	3ff00000 	.word	0x3ff00000
 8004ba4:	20000724 	.word	0x20000724

08004ba8 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f7fb fcc4 	bl	8000544 <__aeabi_ui2d>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	ec43 2b11 	vmov	d1, r2, r3
 8004bc4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004c50 <STM32446GpioEospeedr+0xa8>
 8004bc8:	f006 f9f8 	bl	800afbc <pow>
 8004bcc:	ec51 0b10 	vmov	r0, r1, d0
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	4b20      	ldr	r3, [pc, #128]	; (8004c58 <STM32446GpioEospeedr+0xb0>)
 8004bd6:	f7fb fb77 	bl	80002c8 <__aeabi_dsub>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	460b      	mov	r3, r1
 8004bde:	4610      	mov	r0, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	f7fc f801 	bl	8000be8 <__aeabi_d2uiz>
 8004be6:	4603      	mov	r3, r0
 8004be8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004bf2:	4b1a      	ldr	r3, [pc, #104]	; (8004c5c <STM32446GpioEospeedr+0xb4>)
 8004bf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004bf8:	6899      	ldr	r1, [r3, #8]
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	fb02 f303 	mul.w	r3, r2, r3
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43da      	mvns	r2, r3
 8004c0a:	4b14      	ldr	r3, [pc, #80]	; (8004c5c <STM32446GpioEospeedr+0xb4>)
 8004c0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c10:	400a      	ands	r2, r1
 8004c12:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 8004c14:	4b11      	ldr	r3, [pc, #68]	; (8004c5c <STM32446GpioEospeedr+0xb4>)
 8004c16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c1a:	6899      	ldr	r1, [r3, #8]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	fb02 f303 	mul.w	r3, r2, r3
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	409a      	lsls	r2, r3
 8004c28:	4b0c      	ldr	r3, [pc, #48]	; (8004c5c <STM32446GpioEospeedr+0xb4>)
 8004c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 8004c32:	4b0a      	ldr	r3, [pc, #40]	; (8004c5c <STM32446GpioEospeedr+0xb4>)
 8004c34:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004c38:	4b08      	ldr	r3, [pc, #32]	; (8004c5c <STM32446GpioEospeedr+0xb4>)
 8004c3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c3e:	6892      	ldr	r2, [r2, #8]
 8004c40:	609a      	str	r2, [r3, #8]
}
 8004c42:	bf00      	nop
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	f3af 8000 	nop.w
 8004c50:	00000000 	.word	0x00000000
 8004c54:	40000000 	.word	0x40000000
 8004c58:	3ff00000 	.word	0x3ff00000
 8004c5c:	20000724 	.word	0x20000724

08004c60 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f7fb fc68 	bl	8000544 <__aeabi_ui2d>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	ec43 2b11 	vmov	d1, r2, r3
 8004c7c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004d08 <STM32446GpioEpupdr+0xa8>
 8004c80:	f006 f99c 	bl	800afbc <pow>
 8004c84:	ec51 0b10 	vmov	r0, r1, d0
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	4b20      	ldr	r3, [pc, #128]	; (8004d10 <STM32446GpioEpupdr+0xb0>)
 8004c8e:	f7fb fb1b 	bl	80002c8 <__aeabi_dsub>
 8004c92:	4602      	mov	r2, r0
 8004c94:	460b      	mov	r3, r1
 8004c96:	4610      	mov	r0, r2
 8004c98:	4619      	mov	r1, r3
 8004c9a:	f7fb ffa5 	bl	8000be8 <__aeabi_d2uiz>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004caa:	4b1a      	ldr	r3, [pc, #104]	; (8004d14 <STM32446GpioEpupdr+0xb4>)
 8004cac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cb0:	68d9      	ldr	r1, [r3, #12]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	fb02 f303 	mul.w	r3, r2, r3
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	43da      	mvns	r2, r3
 8004cc2:	4b14      	ldr	r3, [pc, #80]	; (8004d14 <STM32446GpioEpupdr+0xb4>)
 8004cc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cc8:	400a      	ands	r2, r1
 8004cca:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8004ccc:	4b11      	ldr	r3, [pc, #68]	; (8004d14 <STM32446GpioEpupdr+0xb4>)
 8004cce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cd2:	68d9      	ldr	r1, [r3, #12]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	fb02 f303 	mul.w	r3, r2, r3
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	409a      	lsls	r2, r3
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	; (8004d14 <STM32446GpioEpupdr+0xb4>)
 8004ce2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 8004cea:	4b0a      	ldr	r3, [pc, #40]	; (8004d14 <STM32446GpioEpupdr+0xb4>)
 8004cec:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004cf0:	4b08      	ldr	r3, [pc, #32]	; (8004d14 <STM32446GpioEpupdr+0xb4>)
 8004cf2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cf6:	68d2      	ldr	r2, [r2, #12]
 8004cf8:	60da      	str	r2, [r3, #12]
}
 8004cfa:	bf00      	nop
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	f3af 8000 	nop.w
 8004d08:	00000000 	.word	0x00000000
 8004d0c:	40000000 	.word	0x40000000
 8004d10:	3ff00000 	.word	0x3ff00000
 8004d14:	20000724 	.word	0x20000724

08004d18 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8004d20:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <STM32446GpioEreset+0x20>)
 8004d22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	0412      	lsls	r2, r2, #16
 8004d2a:	619a      	str	r2, [r3, #24]
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr
 8004d38:	20000724 	.word	0x20000724

08004d3c <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 8004d44:	4b05      	ldr	r3, [pc, #20]	; (8004d5c <STM32446GpioEset+0x20>)
 8004d46:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	619a      	str	r2, [r3, #24]
}
 8004d4e:	bf00      	nop
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	20000724 	.word	0x20000724

08004d60 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004d6a:	2304      	movs	r3, #4
 8004d6c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004d6e:	2320      	movs	r3, #32
 8004d70:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004d72:	6978      	ldr	r0, [r7, #20]
 8004d74:	f7fb fbe6 	bl	8000544 <__aeabi_ui2d>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	ec43 2b11 	vmov	d1, r2, r3
 8004d80:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8004e58 <STM32446GpioEafr+0xf8>
 8004d84:	f006 f91a 	bl	800afbc <pow>
 8004d88:	ec51 0b10 	vmov	r0, r1, d0
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	4b33      	ldr	r3, [pc, #204]	; (8004e60 <STM32446GpioEafr+0x100>)
 8004d92:	f7fb fa99 	bl	80002c8 <__aeabi_dsub>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4610      	mov	r0, r2
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	f7fb ff23 	bl	8000be8 <__aeabi_d2uiz>
 8004da2:	4603      	mov	r3, r0
 8004da4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	fb03 f202 	mul.w	r2, r3, r2
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d843      	bhi.n	8004e4c <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004dc4:	4b27      	ldr	r3, [pc, #156]	; (8004e64 <STM32446GpioEafr+0x104>)
 8004dc6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	3208      	adds	r2, #8
 8004dce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	fb03 f202 	mul.w	r2, r3, r2
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	6938      	ldr	r0, [r7, #16]
 8004dde:	fb00 f303 	mul.w	r3, r0, r3
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	43da      	mvns	r2, r3
 8004dec:	4b1d      	ldr	r3, [pc, #116]	; (8004e64 <STM32446GpioEafr+0x104>)
 8004dee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004df2:	4011      	ands	r1, r2
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	3208      	adds	r2, #8
 8004df8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004dfc:	4b19      	ldr	r3, [pc, #100]	; (8004e64 <STM32446GpioEafr+0x104>)
 8004dfe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	3208      	adds	r2, #8
 8004e06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	fb03 f202 	mul.w	r2, r3, r2
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	6938      	ldr	r0, [r7, #16]
 8004e16:	fb00 f303 	mul.w	r3, r0, r3
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	4b10      	ldr	r3, [pc, #64]	; (8004e64 <STM32446GpioEafr+0x104>)
 8004e22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e26:	4311      	orrs	r1, r2
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	3208      	adds	r2, #8
 8004e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 8004e30:	4b0c      	ldr	r3, [pc, #48]	; (8004e64 <STM32446GpioEafr+0x104>)
 8004e32:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004e36:	4b0b      	ldr	r3, [pc, #44]	; (8004e64 <STM32446GpioEafr+0x104>)
 8004e38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e3c:	68b9      	ldr	r1, [r7, #8]
 8004e3e:	3108      	adds	r1, #8
 8004e40:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	3208      	adds	r2, #8
 8004e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004e4c:	bf00      	nop
 8004e4e:	3718      	adds	r7, #24
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	f3af 8000 	nop.w
 8004e58:	00000000 	.word	0x00000000
 8004e5c:	40000000 	.word	0x40000000
 8004e60:	3ff00000 	.word	0x3ff00000
 8004e64:	20000724 	.word	0x20000724

08004e68 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004e72:	2302      	movs	r3, #2
 8004e74:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f7fb fb64 	bl	8000544 <__aeabi_ui2d>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	ec43 2b11 	vmov	d1, r2, r3
 8004e84:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004f10 <STM32446GpioHmoder+0xa8>
 8004e88:	f006 f898 	bl	800afbc <pow>
 8004e8c:	ec51 0b10 	vmov	r0, r1, d0
 8004e90:	f04f 0200 	mov.w	r2, #0
 8004e94:	4b20      	ldr	r3, [pc, #128]	; (8004f18 <STM32446GpioHmoder+0xb0>)
 8004e96:	f7fb fa17 	bl	80002c8 <__aeabi_dsub>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4610      	mov	r0, r2
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	f7fb fea1 	bl	8000be8 <__aeabi_d2uiz>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	4013      	ands	r3, r2
 8004eb0:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 8004eb2:	4b1a      	ldr	r3, [pc, #104]	; (8004f1c <STM32446GpioHmoder+0xb4>)
 8004eb4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004eb8:	6819      	ldr	r1, [r3, #0]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	fb02 f303 	mul.w	r3, r2, r3
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	43da      	mvns	r2, r3
 8004eca:	4b14      	ldr	r3, [pc, #80]	; (8004f1c <STM32446GpioHmoder+0xb4>)
 8004ecc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004ed0:	400a      	ands	r2, r1
 8004ed2:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8004ed4:	4b11      	ldr	r3, [pc, #68]	; (8004f1c <STM32446GpioHmoder+0xb4>)
 8004ed6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004eda:	6819      	ldr	r1, [r3, #0]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	fb02 f303 	mul.w	r3, r2, r3
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	409a      	lsls	r2, r3
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	; (8004f1c <STM32446GpioHmoder+0xb4>)
 8004eea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 8004ef2:	4b0a      	ldr	r3, [pc, #40]	; (8004f1c <STM32446GpioHmoder+0xb4>)
 8004ef4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004ef8:	4b08      	ldr	r3, [pc, #32]	; (8004f1c <STM32446GpioHmoder+0xb4>)
 8004efa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004efe:	6812      	ldr	r2, [r2, #0]
 8004f00:	601a      	str	r2, [r3, #0]
}
 8004f02:	bf00      	nop
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	f3af 8000 	nop.w
 8004f10:	00000000 	.word	0x00000000
 8004f14:	40000000 	.word	0x40000000
 8004f18:	3ff00000 	.word	0x3ff00000
 8004f1c:	20000724 	.word	0x20000724

08004f20 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f7fb fb08 	bl	8000544 <__aeabi_ui2d>
 8004f34:	4602      	mov	r2, r0
 8004f36:	460b      	mov	r3, r1
 8004f38:	ec43 2b11 	vmov	d1, r2, r3
 8004f3c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004fc8 <STM32446GpioHospeedr+0xa8>
 8004f40:	f006 f83c 	bl	800afbc <pow>
 8004f44:	ec51 0b10 	vmov	r0, r1, d0
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	4b20      	ldr	r3, [pc, #128]	; (8004fd0 <STM32446GpioHospeedr+0xb0>)
 8004f4e:	f7fb f9bb 	bl	80002c8 <__aeabi_dsub>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f7fb fe45 	bl	8000be8 <__aeabi_d2uiz>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4013      	ands	r3, r2
 8004f68:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004f6a:	4b1a      	ldr	r3, [pc, #104]	; (8004fd4 <STM32446GpioHospeedr+0xb4>)
 8004f6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f70:	6899      	ldr	r1, [r3, #8]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	fb02 f303 	mul.w	r3, r2, r3
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	43da      	mvns	r2, r3
 8004f82:	4b14      	ldr	r3, [pc, #80]	; (8004fd4 <STM32446GpioHospeedr+0xb4>)
 8004f84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f88:	400a      	ands	r2, r1
 8004f8a:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8004f8c:	4b11      	ldr	r3, [pc, #68]	; (8004fd4 <STM32446GpioHospeedr+0xb4>)
 8004f8e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f92:	6899      	ldr	r1, [r3, #8]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	fb02 f303 	mul.w	r3, r2, r3
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	409a      	lsls	r2, r3
 8004fa0:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <STM32446GpioHospeedr+0xb4>)
 8004fa2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8004faa:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <STM32446GpioHospeedr+0xb4>)
 8004fac:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004fb0:	4b08      	ldr	r3, [pc, #32]	; (8004fd4 <STM32446GpioHospeedr+0xb4>)
 8004fb2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004fb6:	6892      	ldr	r2, [r2, #8]
 8004fb8:	609a      	str	r2, [r3, #8]
}
 8004fba:	bf00      	nop
 8004fbc:	3710      	adds	r7, #16
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	f3af 8000 	nop.w
 8004fc8:	00000000 	.word	0x00000000
 8004fcc:	40000000 	.word	0x40000000
 8004fd0:	3ff00000 	.word	0x3ff00000
 8004fd4:	20000724 	.word	0x20000724

08004fd8 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f7fb faac 	bl	8000544 <__aeabi_ui2d>
 8004fec:	4602      	mov	r2, r0
 8004fee:	460b      	mov	r3, r1
 8004ff0:	ec43 2b11 	vmov	d1, r2, r3
 8004ff4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005080 <STM32446GpioHpupdr+0xa8>
 8004ff8:	f005 ffe0 	bl	800afbc <pow>
 8004ffc:	ec51 0b10 	vmov	r0, r1, d0
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	4b20      	ldr	r3, [pc, #128]	; (8005088 <STM32446GpioHpupdr+0xb0>)
 8005006:	f7fb f95f 	bl	80002c8 <__aeabi_dsub>
 800500a:	4602      	mov	r2, r0
 800500c:	460b      	mov	r3, r1
 800500e:	4610      	mov	r0, r2
 8005010:	4619      	mov	r1, r3
 8005012:	f7fb fde9 	bl	8000be8 <__aeabi_d2uiz>
 8005016:	4603      	mov	r3, r0
 8005018:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	4013      	ands	r3, r2
 8005020:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005022:	4b1a      	ldr	r3, [pc, #104]	; (800508c <STM32446GpioHpupdr+0xb4>)
 8005024:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005028:	68d9      	ldr	r1, [r3, #12]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	fb02 f303 	mul.w	r3, r2, r3
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	43da      	mvns	r2, r3
 800503a:	4b14      	ldr	r3, [pc, #80]	; (800508c <STM32446GpioHpupdr+0xb4>)
 800503c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005040:	400a      	ands	r2, r1
 8005042:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 8005044:	4b11      	ldr	r3, [pc, #68]	; (800508c <STM32446GpioHpupdr+0xb4>)
 8005046:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800504a:	68d9      	ldr	r1, [r3, #12]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	fb02 f303 	mul.w	r3, r2, r3
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	409a      	lsls	r2, r3
 8005058:	4b0c      	ldr	r3, [pc, #48]	; (800508c <STM32446GpioHpupdr+0xb4>)
 800505a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800505e:	430a      	orrs	r2, r1
 8005060:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 8005062:	4b0a      	ldr	r3, [pc, #40]	; (800508c <STM32446GpioHpupdr+0xb4>)
 8005064:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005068:	4b08      	ldr	r3, [pc, #32]	; (800508c <STM32446GpioHpupdr+0xb4>)
 800506a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800506e:	68d2      	ldr	r2, [r2, #12]
 8005070:	60da      	str	r2, [r3, #12]
}
 8005072:	bf00      	nop
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	f3af 8000 	nop.w
 8005080:	00000000 	.word	0x00000000
 8005084:	40000000 	.word	0x40000000
 8005088:	3ff00000 	.word	0x3ff00000
 800508c:	20000724 	.word	0x20000724

08005090 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005098:	4b05      	ldr	r3, [pc, #20]	; (80050b0 <STM32446GpioHreset+0x20>)
 800509a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	0412      	lsls	r2, r2, #16
 80050a2:	619a      	str	r2, [r3, #24]
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	20000724 	.word	0x20000724

080050b4 <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 80050bc:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <STM32446GpioHset+0x20>)
 80050be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	619a      	str	r2, [r3, #24]
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	20000724 	.word	0x20000724

080050d8 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80050e2:	2304      	movs	r3, #4
 80050e4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80050e6:	2320      	movs	r3, #32
 80050e8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80050ea:	6978      	ldr	r0, [r7, #20]
 80050ec:	f7fb fa2a 	bl	8000544 <__aeabi_ui2d>
 80050f0:	4602      	mov	r2, r0
 80050f2:	460b      	mov	r3, r1
 80050f4:	ec43 2b11 	vmov	d1, r2, r3
 80050f8:	ed9f 0b35 	vldr	d0, [pc, #212]	; 80051d0 <STM32446GpioHafr+0xf8>
 80050fc:	f005 ff5e 	bl	800afbc <pow>
 8005100:	ec51 0b10 	vmov	r0, r1, d0
 8005104:	f04f 0200 	mov.w	r2, #0
 8005108:	4b33      	ldr	r3, [pc, #204]	; (80051d8 <STM32446GpioHafr+0x100>)
 800510a:	f7fb f8dd 	bl	80002c8 <__aeabi_dsub>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	f7fb fd67 	bl	8000be8 <__aeabi_d2uiz>
 800511a:	4603      	mov	r3, r0
 800511c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	fb03 f202 	mul.w	r2, r3, r2
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	fbb2 f3f3 	udiv	r3, r2, r3
 800512c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	4013      	ands	r3, r2
 8005134:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d843      	bhi.n	80051c4 <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800513c:	4b27      	ldr	r3, [pc, #156]	; (80051dc <STM32446GpioHafr+0x104>)
 800513e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	3208      	adds	r2, #8
 8005146:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	fb03 f202 	mul.w	r2, r3, r2
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	6938      	ldr	r0, [r7, #16]
 8005156:	fb00 f303 	mul.w	r3, r0, r3
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	fa02 f303 	lsl.w	r3, r2, r3
 8005162:	43da      	mvns	r2, r3
 8005164:	4b1d      	ldr	r3, [pc, #116]	; (80051dc <STM32446GpioHafr+0x104>)
 8005166:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800516a:	4011      	ands	r1, r2
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	3208      	adds	r2, #8
 8005170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005174:	4b19      	ldr	r3, [pc, #100]	; (80051dc <STM32446GpioHafr+0x104>)
 8005176:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	3208      	adds	r2, #8
 800517e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	fb03 f202 	mul.w	r2, r3, r2
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	6938      	ldr	r0, [r7, #16]
 800518e:	fb00 f303 	mul.w	r3, r0, r3
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	409a      	lsls	r2, r3
 8005198:	4b10      	ldr	r3, [pc, #64]	; (80051dc <STM32446GpioHafr+0x104>)
 800519a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800519e:	4311      	orrs	r1, r2
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	3208      	adds	r2, #8
 80051a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 80051a8:	4b0c      	ldr	r3, [pc, #48]	; (80051dc <STM32446GpioHafr+0x104>)
 80051aa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80051ae:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <STM32446GpioHafr+0x104>)
 80051b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80051b4:	68b9      	ldr	r1, [r7, #8]
 80051b6:	3108      	adds	r1, #8
 80051b8:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	3208      	adds	r2, #8
 80051c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80051c4:	bf00      	nop
 80051c6:	3718      	adds	r7, #24
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	f3af 8000 	nop.w
 80051d0:	00000000 	.word	0x00000000
 80051d4:	40000000 	.word	0x40000000
 80051d8:	3ff00000 	.word	0x3ff00000
 80051dc:	20000724 	.word	0x20000724

080051e0 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	4603      	mov	r3, r0
 80051e8:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 80051ea:	23ff      	movs	r3, #255	; 0xff
 80051ec:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 80051ee:	4b32      	ldr	r3, [pc, #200]	; (80052b8 <STM32446RtcInic+0xd8>)
 80051f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a31      	ldr	r2, [pc, #196]	; (80052bc <STM32446RtcInic+0xdc>)
 80051f8:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 80051fa:	4b2f      	ldr	r3, [pc, #188]	; (80052b8 <STM32446RtcInic+0xd8>)
 80051fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	4a2f      	ldr	r2, [pc, #188]	; (80052c0 <STM32446RtcInic+0xe0>)
 8005204:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8005206:	79fb      	ldrb	r3, [r7, #7]
 8005208:	4618      	mov	r0, r3
 800520a:	f001 f86f 	bl	80062ec <STM32446RtcAccess>
 800520e:	4603      	mov	r3, r0
 8005210:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 8005212:	4b29      	ldr	r3, [pc, #164]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005218:	4b27      	ldr	r3, [pc, #156]	; (80052b8 <STM32446RtcInic+0xd8>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005220:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 8005222:	4b25      	ldr	r3, [pc, #148]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005224:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005228:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800522a:	4b23      	ldr	r3, [pc, #140]	; (80052b8 <STM32446RtcInic+0xd8>)
 800522c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005230:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005234:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005236:	4b20      	ldr	r3, [pc, #128]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005238:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800523c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800523e:	4b1e      	ldr	r3, [pc, #120]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005240:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005244:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005248:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 800524a:	4b1b      	ldr	r3, [pc, #108]	; (80052b8 <STM32446RtcInic+0xd8>)
 800524c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005250:	68da      	ldr	r2, [r3, #12]
 8005252:	4b19      	ldr	r3, [pc, #100]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005254:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005258:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800525c:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 800525e:	bf00      	nop
 8005260:	4b15      	ldr	r3, [pc, #84]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005262:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0f7      	beq.n	8005260 <STM32446RtcInic+0x80>
	status = 6;
 8005270:	2306      	movs	r3, #6
 8005272:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 8005274:	4b10      	ldr	r3, [pc, #64]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005276:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <STM32446RtcInic+0xd8>)
 800527e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005282:	f022 0220 	bic.w	r2, r2, #32
 8005286:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8005288:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <STM32446RtcInic+0xd8>)
 800528a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	4b09      	ldr	r3, [pc, #36]	; (80052b8 <STM32446RtcInic+0xd8>)
 8005292:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005296:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800529a:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 800529c:	4b06      	ldr	r3, [pc, #24]	; (80052b8 <STM32446RtcInic+0xd8>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	4b05      	ldr	r3, [pc, #20]	; (80052b8 <STM32446RtcInic+0xd8>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052aa:	601a      	str	r2, [r3, #0]

	return status;
 80052ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000724 	.word	0x20000724
 80052bc:	200008cc 	.word	0x200008cc
 80052c0:	200008d0 	.word	0x200008d0

080052c4 <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	4603      	mov	r3, r0
 80052cc:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 80052ce:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 80052d2:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 80052d4:	79fb      	ldrb	r3, [r7, #7]
 80052d6:	4a1c      	ldr	r2, [pc, #112]	; (8005348 <STM32446RtcHour+0x84>)
 80052d8:	fba2 2303 	umull	r2, r3, r2, r3
 80052dc:	08db      	lsrs	r3, r3, #3
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fe21 	bl	8005f28 <STM32446dec2bcd>
 80052e6:	4603      	mov	r3, r0
 80052e8:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 80052ea:	79fa      	ldrb	r2, [r7, #7]
 80052ec:	4b16      	ldr	r3, [pc, #88]	; (8005348 <STM32446RtcHour+0x84>)
 80052ee:	fba3 1302 	umull	r1, r3, r3, r2
 80052f2:	08d9      	lsrs	r1, r3, #3
 80052f4:	460b      	mov	r3, r1
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	440b      	add	r3, r1
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	4618      	mov	r0, r3
 8005302:	f000 fe11 	bl	8005f28 <STM32446dec2bcd>
 8005306:	4603      	mov	r3, r0
 8005308:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 800530a:	4b10      	ldr	r3, [pc, #64]	; (800534c <STM32446RtcHour+0x88>)
 800530c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a0f      	ldr	r2, [pc, #60]	; (8005350 <STM32446RtcHour+0x8c>)
 8005314:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	43da      	mvns	r2, r3
 800531a:	4b0d      	ldr	r3, [pc, #52]	; (8005350 <STM32446RtcHour+0x8c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4013      	ands	r3, r2
 8005320:	4a0b      	ldr	r2, [pc, #44]	; (8005350 <STM32446RtcHour+0x8c>)
 8005322:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 8005324:	7abb      	ldrb	r3, [r7, #10]
 8005326:	041a      	lsls	r2, r3, #16
 8005328:	7afb      	ldrb	r3, [r7, #11]
 800532a:	051b      	lsls	r3, r3, #20
 800532c:	4313      	orrs	r3, r2
 800532e:	461a      	mov	r2, r3
 8005330:	4b07      	ldr	r3, [pc, #28]	; (8005350 <STM32446RtcHour+0x8c>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4313      	orrs	r3, r2
 8005336:	4a06      	ldr	r2, [pc, #24]	; (8005350 <STM32446RtcHour+0x8c>)
 8005338:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 800533a:	f000 ff33 	bl	80061a4 <STM32446RtcSetTr>
}
 800533e:	bf00      	nop
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	cccccccd 	.word	0xcccccccd
 800534c:	20000724 	.word	0x20000724
 8005350:	200008cc 	.word	0x200008cc

08005354 <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 800535e:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8005362:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 8005364:	79fb      	ldrb	r3, [r7, #7]
 8005366:	4a1c      	ldr	r2, [pc, #112]	; (80053d8 <STM32446RtcMinute+0x84>)
 8005368:	fba2 2303 	umull	r2, r3, r2, r3
 800536c:	08db      	lsrs	r3, r3, #3
 800536e:	b2db      	uxtb	r3, r3
 8005370:	4618      	mov	r0, r3
 8005372:	f000 fdd9 	bl	8005f28 <STM32446dec2bcd>
 8005376:	4603      	mov	r3, r0
 8005378:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 800537a:	79fa      	ldrb	r2, [r7, #7]
 800537c:	4b16      	ldr	r3, [pc, #88]	; (80053d8 <STM32446RtcMinute+0x84>)
 800537e:	fba3 1302 	umull	r1, r3, r3, r2
 8005382:	08d9      	lsrs	r1, r3, #3
 8005384:	460b      	mov	r3, r1
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	440b      	add	r3, r1
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	b2db      	uxtb	r3, r3
 8005390:	4618      	mov	r0, r3
 8005392:	f000 fdc9 	bl	8005f28 <STM32446dec2bcd>
 8005396:	4603      	mov	r3, r0
 8005398:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 800539a:	4b10      	ldr	r3, [pc, #64]	; (80053dc <STM32446RtcMinute+0x88>)
 800539c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a0f      	ldr	r2, [pc, #60]	; (80053e0 <STM32446RtcMinute+0x8c>)
 80053a4:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	43da      	mvns	r2, r3
 80053aa:	4b0d      	ldr	r3, [pc, #52]	; (80053e0 <STM32446RtcMinute+0x8c>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4013      	ands	r3, r2
 80053b0:	4a0b      	ldr	r2, [pc, #44]	; (80053e0 <STM32446RtcMinute+0x8c>)
 80053b2:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 80053b4:	7abb      	ldrb	r3, [r7, #10]
 80053b6:	021a      	lsls	r2, r3, #8
 80053b8:	7afb      	ldrb	r3, [r7, #11]
 80053ba:	031b      	lsls	r3, r3, #12
 80053bc:	4313      	orrs	r3, r2
 80053be:	461a      	mov	r2, r3
 80053c0:	4b07      	ldr	r3, [pc, #28]	; (80053e0 <STM32446RtcMinute+0x8c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	4a06      	ldr	r2, [pc, #24]	; (80053e0 <STM32446RtcMinute+0x8c>)
 80053c8:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80053ca:	f000 feeb 	bl	80061a4 <STM32446RtcSetTr>
}
 80053ce:	bf00      	nop
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	cccccccd 	.word	0xcccccccd
 80053dc:	20000724 	.word	0x20000724
 80053e0:	200008cc 	.word	0x200008cc

080053e4 <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	4603      	mov	r3, r0
 80053ec:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 80053ee:	237f      	movs	r3, #127	; 0x7f
 80053f0:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	4a1b      	ldr	r2, [pc, #108]	; (8005464 <STM32446RtcSecond+0x80>)
 80053f6:	fba2 2303 	umull	r2, r3, r2, r3
 80053fa:	08db      	lsrs	r3, r3, #3
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 fd92 	bl	8005f28 <STM32446dec2bcd>
 8005404:	4603      	mov	r3, r0
 8005406:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8005408:	79fa      	ldrb	r2, [r7, #7]
 800540a:	4b16      	ldr	r3, [pc, #88]	; (8005464 <STM32446RtcSecond+0x80>)
 800540c:	fba3 1302 	umull	r1, r3, r3, r2
 8005410:	08d9      	lsrs	r1, r3, #3
 8005412:	460b      	mov	r3, r1
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	440b      	add	r3, r1
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	b2db      	uxtb	r3, r3
 800541e:	4618      	mov	r0, r3
 8005420:	f000 fd82 	bl	8005f28 <STM32446dec2bcd>
 8005424:	4603      	mov	r3, r0
 8005426:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005428:	4b0f      	ldr	r3, [pc, #60]	; (8005468 <STM32446RtcSecond+0x84>)
 800542a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a0e      	ldr	r2, [pc, #56]	; (800546c <STM32446RtcSecond+0x88>)
 8005432:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	43da      	mvns	r2, r3
 8005438:	4b0c      	ldr	r3, [pc, #48]	; (800546c <STM32446RtcSecond+0x88>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4013      	ands	r3, r2
 800543e:	4a0b      	ldr	r2, [pc, #44]	; (800546c <STM32446RtcSecond+0x88>)
 8005440:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 8005442:	7aba      	ldrb	r2, [r7, #10]
 8005444:	7afb      	ldrb	r3, [r7, #11]
 8005446:	011b      	lsls	r3, r3, #4
 8005448:	4313      	orrs	r3, r2
 800544a:	461a      	mov	r2, r3
 800544c:	4b07      	ldr	r3, [pc, #28]	; (800546c <STM32446RtcSecond+0x88>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4313      	orrs	r3, r2
 8005452:	4a06      	ldr	r2, [pc, #24]	; (800546c <STM32446RtcSecond+0x88>)
 8005454:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005456:	f000 fea5 	bl	80061a4 <STM32446RtcSetTr>
}
 800545a:	bf00      	nop
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	cccccccd 	.word	0xcccccccd
 8005468:	20000724 	.word	0x20000724
 800546c:	200008cc 	.word	0x200008cc

08005470 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	4603      	mov	r3, r0
 8005478:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 800547a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 800547e:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8005480:	79fb      	ldrb	r3, [r7, #7]
 8005482:	4a19      	ldr	r2, [pc, #100]	; (80054e8 <STM32446RtcYear+0x78>)
 8005484:	fba2 2303 	umull	r2, r3, r2, r3
 8005488:	08db      	lsrs	r3, r3, #3
 800548a:	b2db      	uxtb	r3, r3
 800548c:	4618      	mov	r0, r3
 800548e:	f000 fd4b 	bl	8005f28 <STM32446dec2bcd>
 8005492:	4603      	mov	r3, r0
 8005494:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 8005496:	79fa      	ldrb	r2, [r7, #7]
 8005498:	4b13      	ldr	r3, [pc, #76]	; (80054e8 <STM32446RtcYear+0x78>)
 800549a:	fba3 1302 	umull	r1, r3, r3, r2
 800549e:	08d9      	lsrs	r1, r3, #3
 80054a0:	460b      	mov	r3, r1
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	4618      	mov	r0, r3
 80054ae:	f000 fd3b 	bl	8005f28 <STM32446dec2bcd>
 80054b2:	4603      	mov	r3, r0
 80054b4:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	43da      	mvns	r2, r3
 80054ba:	4b0c      	ldr	r3, [pc, #48]	; (80054ec <STM32446RtcYear+0x7c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4013      	ands	r3, r2
 80054c0:	4a0a      	ldr	r2, [pc, #40]	; (80054ec <STM32446RtcYear+0x7c>)
 80054c2:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 80054c4:	7abb      	ldrb	r3, [r7, #10]
 80054c6:	041a      	lsls	r2, r3, #16
 80054c8:	7afb      	ldrb	r3, [r7, #11]
 80054ca:	051b      	lsls	r3, r3, #20
 80054cc:	4313      	orrs	r3, r2
 80054ce:	461a      	mov	r2, r3
 80054d0:	4b06      	ldr	r3, [pc, #24]	; (80054ec <STM32446RtcYear+0x7c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	4a05      	ldr	r2, [pc, #20]	; (80054ec <STM32446RtcYear+0x7c>)
 80054d8:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80054da:	f000 feb5 	bl	8006248 <STM32446RtcSetDr>
}
 80054de:	bf00      	nop
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	cccccccd 	.word	0xcccccccd
 80054ec:	200008d0 	.word	0x200008d0

080054f0 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	4603      	mov	r3, r0
 80054f8:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 80054fa:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80054fe:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 8005500:	79fa      	ldrb	r2, [r7, #7]
 8005502:	4b12      	ldr	r3, [pc, #72]	; (800554c <STM32446RtcWeekDay+0x5c>)
 8005504:	fba3 1302 	umull	r1, r3, r3, r2
 8005508:	08d9      	lsrs	r1, r3, #3
 800550a:	460b      	mov	r3, r1
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	440b      	add	r3, r1
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	b2db      	uxtb	r3, r3
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fd06 	bl	8005f28 <STM32446dec2bcd>
 800551c:	4603      	mov	r3, r0
 800551e:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	43da      	mvns	r2, r3
 8005524:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <STM32446RtcWeekDay+0x60>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4013      	ands	r3, r2
 800552a:	4a09      	ldr	r2, [pc, #36]	; (8005550 <STM32446RtcWeekDay+0x60>)
 800552c:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 800552e:	7afb      	ldrb	r3, [r7, #11]
 8005530:	035b      	lsls	r3, r3, #13
 8005532:	461a      	mov	r2, r3
 8005534:	4b06      	ldr	r3, [pc, #24]	; (8005550 <STM32446RtcWeekDay+0x60>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4313      	orrs	r3, r2
 800553a:	4a05      	ldr	r2, [pc, #20]	; (8005550 <STM32446RtcWeekDay+0x60>)
 800553c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 800553e:	f000 fe83 	bl	8006248 <STM32446RtcSetDr>
}
 8005542:	bf00      	nop
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	cccccccd 	.word	0xcccccccd
 8005550:	200008d0 	.word	0x200008d0

08005554 <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	4603      	mov	r3, r0
 800555c:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 800555e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005562:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 8005564:	79fb      	ldrb	r3, [r7, #7]
 8005566:	4a19      	ldr	r2, [pc, #100]	; (80055cc <STM32446RtcMonth+0x78>)
 8005568:	fba2 2303 	umull	r2, r3, r2, r3
 800556c:	08db      	lsrs	r3, r3, #3
 800556e:	b2db      	uxtb	r3, r3
 8005570:	4618      	mov	r0, r3
 8005572:	f000 fcd9 	bl	8005f28 <STM32446dec2bcd>
 8005576:	4603      	mov	r3, r0
 8005578:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 800557a:	79fa      	ldrb	r2, [r7, #7]
 800557c:	4b13      	ldr	r3, [pc, #76]	; (80055cc <STM32446RtcMonth+0x78>)
 800557e:	fba3 1302 	umull	r1, r3, r3, r2
 8005582:	08d9      	lsrs	r1, r3, #3
 8005584:	460b      	mov	r3, r1
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	440b      	add	r3, r1
 800558a:	005b      	lsls	r3, r3, #1
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	b2db      	uxtb	r3, r3
 8005590:	4618      	mov	r0, r3
 8005592:	f000 fcc9 	bl	8005f28 <STM32446dec2bcd>
 8005596:	4603      	mov	r3, r0
 8005598:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	43da      	mvns	r2, r3
 800559e:	4b0c      	ldr	r3, [pc, #48]	; (80055d0 <STM32446RtcMonth+0x7c>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4013      	ands	r3, r2
 80055a4:	4a0a      	ldr	r2, [pc, #40]	; (80055d0 <STM32446RtcMonth+0x7c>)
 80055a6:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 80055a8:	7abb      	ldrb	r3, [r7, #10]
 80055aa:	021a      	lsls	r2, r3, #8
 80055ac:	7afb      	ldrb	r3, [r7, #11]
 80055ae:	031b      	lsls	r3, r3, #12
 80055b0:	4313      	orrs	r3, r2
 80055b2:	461a      	mov	r2, r3
 80055b4:	4b06      	ldr	r3, [pc, #24]	; (80055d0 <STM32446RtcMonth+0x7c>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	4a05      	ldr	r2, [pc, #20]	; (80055d0 <STM32446RtcMonth+0x7c>)
 80055bc:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80055be:	f000 fe43 	bl	8006248 <STM32446RtcSetDr>
}
 80055c2:	bf00      	nop
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	cccccccd 	.word	0xcccccccd
 80055d0:	200008d0 	.word	0x200008d0

080055d4 <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	4603      	mov	r3, r0
 80055dc:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 80055de:	233f      	movs	r3, #63	; 0x3f
 80055e0:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 80055e2:	79fb      	ldrb	r3, [r7, #7]
 80055e4:	4a18      	ldr	r2, [pc, #96]	; (8005648 <STM32446RtcDay+0x74>)
 80055e6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ea:	08db      	lsrs	r3, r3, #3
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 fc9a 	bl	8005f28 <STM32446dec2bcd>
 80055f4:	4603      	mov	r3, r0
 80055f6:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 80055f8:	79fa      	ldrb	r2, [r7, #7]
 80055fa:	4b13      	ldr	r3, [pc, #76]	; (8005648 <STM32446RtcDay+0x74>)
 80055fc:	fba3 1302 	umull	r1, r3, r3, r2
 8005600:	08d9      	lsrs	r1, r3, #3
 8005602:	460b      	mov	r3, r1
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	440b      	add	r3, r1
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	b2db      	uxtb	r3, r3
 800560e:	4618      	mov	r0, r3
 8005610:	f000 fc8a 	bl	8005f28 <STM32446dec2bcd>
 8005614:	4603      	mov	r3, r0
 8005616:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	43da      	mvns	r2, r3
 800561c:	4b0b      	ldr	r3, [pc, #44]	; (800564c <STM32446RtcDay+0x78>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4013      	ands	r3, r2
 8005622:	4a0a      	ldr	r2, [pc, #40]	; (800564c <STM32446RtcDay+0x78>)
 8005624:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 8005626:	7aba      	ldrb	r2, [r7, #10]
 8005628:	7afb      	ldrb	r3, [r7, #11]
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	4313      	orrs	r3, r2
 800562e:	461a      	mov	r2, r3
 8005630:	4b06      	ldr	r3, [pc, #24]	; (800564c <STM32446RtcDay+0x78>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4313      	orrs	r3, r2
 8005636:	4a05      	ldr	r2, [pc, #20]	; (800564c <STM32446RtcDay+0x78>)
 8005638:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 800563a:	f000 fe05 	bl	8006248 <STM32446RtcSetDr>
}
 800563e:	bf00      	nop
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	cccccccd 	.word	0xcccccccd
 800564c:	200008d0 	.word	0x200008d0

08005650 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 800565a:	4b16      	ldr	r3, [pc, #88]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	4b14      	ldr	r3, [pc, #80]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005668:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 800566a:	4b12      	ldr	r3, [pc, #72]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 800566c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005670:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005672:	4b10      	ldr	r3, [pc, #64]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 8005674:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005678:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800567c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800567e:	4b0d      	ldr	r3, [pc, #52]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 8005680:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005684:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005686:	4b0b      	ldr	r3, [pc, #44]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 8005688:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800568c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005690:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005698:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	4b05      	ldr	r3, [pc, #20]	; (80056b4 <STM32446RtcRegWrite+0x64>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056a6:	601a      	str	r2, [r3, #0]
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	20000724 	.word	0x20000724

080056b8 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 80056b8:	b590      	push	{r4, r7, lr}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 80056c0:	4b46      	ldr	r3, [pc, #280]	; (80057dc <STM32446Rtcdr2vec+0x124>)
 80056c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	0d1b      	lsrs	r3, r3, #20
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	f003 030f 	and.w	r3, r3, #15
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fc08 	bl	8005ef4 <STM32446bcd2dec>
 80056e4:	4603      	mov	r3, r0
 80056e6:	461a      	mov	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	0c1b      	lsrs	r3, r3, #16
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	3301      	adds	r3, #1
 80056f6:	f002 020f 	and.w	r2, r2, #15
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	3301      	adds	r3, #1
 8005702:	781a      	ldrb	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	1c5c      	adds	r4, r3, #1
 8005708:	4610      	mov	r0, r2
 800570a:	f000 fbf3 	bl	8005ef4 <STM32446bcd2dec>
 800570e:	4603      	mov	r3, r0
 8005710:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	0b5b      	lsrs	r3, r3, #13
 8005716:	b2da      	uxtb	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	3302      	adds	r3, #2
 800571c:	f002 0207 	and.w	r2, r2, #7
 8005720:	b2d2      	uxtb	r2, r2
 8005722:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	3302      	adds	r3, #2
 8005728:	781a      	ldrb	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	1c9c      	adds	r4, r3, #2
 800572e:	4610      	mov	r0, r2
 8005730:	f000 fbe0 	bl	8005ef4 <STM32446bcd2dec>
 8005734:	4603      	mov	r3, r0
 8005736:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	0b1b      	lsrs	r3, r3, #12
 800573c:	b2da      	uxtb	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	3303      	adds	r3, #3
 8005742:	f002 0201 	and.w	r2, r2, #1
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	3303      	adds	r3, #3
 800574e:	781a      	ldrb	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	1cdc      	adds	r4, r3, #3
 8005754:	4610      	mov	r0, r2
 8005756:	f000 fbcd 	bl	8005ef4 <STM32446bcd2dec>
 800575a:	4603      	mov	r3, r0
 800575c:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	0a1b      	lsrs	r3, r3, #8
 8005762:	b2da      	uxtb	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3304      	adds	r3, #4
 8005768:	f002 020f 	and.w	r2, r2, #15
 800576c:	b2d2      	uxtb	r2, r2
 800576e:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3304      	adds	r3, #4
 8005774:	781a      	ldrb	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	1d1c      	adds	r4, r3, #4
 800577a:	4610      	mov	r0, r2
 800577c:	f000 fbba 	bl	8005ef4 <STM32446bcd2dec>
 8005780:	4603      	mov	r3, r0
 8005782:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	091b      	lsrs	r3, r3, #4
 8005788:	b2da      	uxtb	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	3305      	adds	r3, #5
 800578e:	f002 0203 	and.w	r2, r2, #3
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3305      	adds	r3, #5
 800579a:	781a      	ldrb	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	1d5c      	adds	r4, r3, #5
 80057a0:	4610      	mov	r0, r2
 80057a2:	f000 fba7 	bl	8005ef4 <STM32446bcd2dec>
 80057a6:	4603      	mov	r3, r0
 80057a8:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	b2da      	uxtb	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	3306      	adds	r3, #6
 80057b2:	f002 020f 	and.w	r2, r2, #15
 80057b6:	b2d2      	uxtb	r2, r2
 80057b8:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	3306      	adds	r3, #6
 80057be:	781a      	ldrb	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	1d9c      	adds	r4, r3, #6
 80057c4:	4610      	mov	r0, r2
 80057c6:	f000 fb95 	bl	8005ef4 <STM32446bcd2dec>
 80057ca:	4603      	mov	r3, r0
 80057cc:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 80057ce:	4a04      	ldr	r2, [pc, #16]	; (80057e0 <STM32446Rtcdr2vec+0x128>)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6013      	str	r3, [r2, #0]
}
 80057d4:	bf00      	nop
 80057d6:	3714      	adds	r7, #20
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd90      	pop	{r4, r7, pc}
 80057dc:	20000724 	.word	0x20000724
 80057e0:	200008d0 	.word	0x200008d0

080057e4 <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 80057e4:	b590      	push	{r4, r7, lr}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 80057ec:	4b46      	ldr	r3, [pc, #280]	; (8005908 <STM32446Rtctr2vec+0x124>)
 80057ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 80057f6:	4b44      	ldr	r3, [pc, #272]	; (8005908 <STM32446Rtctr2vec+0x124>)
 80057f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f003 0320 	and.w	r3, r3, #32
 8005802:	2b00      	cmp	r3, #0
 8005804:	d07b      	beq.n	80058fe <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	0d1b      	lsrs	r3, r3, #20
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	b2da      	uxtb	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	4618      	mov	r0, r3
 800581c:	f000 fb6a 	bl	8005ef4 <STM32446bcd2dec>
 8005820:	4603      	mov	r3, r0
 8005822:	461a      	mov	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	0c1b      	lsrs	r3, r3, #16
 800582c:	b2da      	uxtb	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	3301      	adds	r3, #1
 8005832:	f002 020f 	and.w	r2, r2, #15
 8005836:	b2d2      	uxtb	r2, r2
 8005838:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	3301      	adds	r3, #1
 800583e:	781a      	ldrb	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	1c5c      	adds	r4, r3, #1
 8005844:	4610      	mov	r0, r2
 8005846:	f000 fb55 	bl	8005ef4 <STM32446bcd2dec>
 800584a:	4603      	mov	r3, r0
 800584c:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	0b1b      	lsrs	r3, r3, #12
 8005852:	b2da      	uxtb	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	3302      	adds	r3, #2
 8005858:	f002 0207 	and.w	r2, r2, #7
 800585c:	b2d2      	uxtb	r2, r2
 800585e:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3302      	adds	r3, #2
 8005864:	781a      	ldrb	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	1c9c      	adds	r4, r3, #2
 800586a:	4610      	mov	r0, r2
 800586c:	f000 fb42 	bl	8005ef4 <STM32446bcd2dec>
 8005870:	4603      	mov	r3, r0
 8005872:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	0a1b      	lsrs	r3, r3, #8
 8005878:	b2da      	uxtb	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	3303      	adds	r3, #3
 800587e:	f002 020f 	and.w	r2, r2, #15
 8005882:	b2d2      	uxtb	r2, r2
 8005884:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	3303      	adds	r3, #3
 800588a:	781a      	ldrb	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	1cdc      	adds	r4, r3, #3
 8005890:	4610      	mov	r0, r2
 8005892:	f000 fb2f 	bl	8005ef4 <STM32446bcd2dec>
 8005896:	4603      	mov	r3, r0
 8005898:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	091b      	lsrs	r3, r3, #4
 800589e:	b2da      	uxtb	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3304      	adds	r3, #4
 80058a4:	f002 0207 	and.w	r2, r2, #7
 80058a8:	b2d2      	uxtb	r2, r2
 80058aa:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3304      	adds	r3, #4
 80058b0:	781a      	ldrb	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	1d1c      	adds	r4, r3, #4
 80058b6:	4610      	mov	r0, r2
 80058b8:	f000 fb1c 	bl	8005ef4 <STM32446bcd2dec>
 80058bc:	4603      	mov	r3, r0
 80058be:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	3305      	adds	r3, #5
 80058c8:	f002 020f 	and.w	r2, r2, #15
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	3305      	adds	r3, #5
 80058d4:	781a      	ldrb	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	1d5c      	adds	r4, r3, #5
 80058da:	4610      	mov	r0, r2
 80058dc:	f000 fb0a 	bl	8005ef4 <STM32446bcd2dec>
 80058e0:	4603      	mov	r3, r0
 80058e2:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 80058e4:	4a09      	ldr	r2, [pc, #36]	; (800590c <STM32446Rtctr2vec+0x128>)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 80058ea:	4b07      	ldr	r3, [pc, #28]	; (8005908 <STM32446Rtctr2vec+0x124>)
 80058ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80058f0:	68da      	ldr	r2, [r3, #12]
 80058f2:	4b05      	ldr	r3, [pc, #20]	; (8005908 <STM32446Rtctr2vec+0x124>)
 80058f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80058f8:	f022 0220 	bic.w	r2, r2, #32
 80058fc:	60da      	str	r2, [r3, #12]
	}
}
 80058fe:	bf00      	nop
 8005900:	3714      	adds	r7, #20
 8005902:	46bd      	mov	sp, r7
 8005904:	bd90      	pop	{r4, r7, pc}
 8005906:	bf00      	nop
 8005908:	20000724 	.word	0x20000724
 800590c:	200008cc 	.word	0x200008cc

08005910 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 8005910:	b480      	push	{r7}
 8005912:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 8005914:	4b1f      	ldr	r3, [pc, #124]	; (8005994 <STM32446Adc1Inic+0x84>)
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800591a:	4b1e      	ldr	r3, [pc, #120]	; (8005994 <STM32446Adc1Inic+0x84>)
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005922:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 8005924:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <STM32446Adc1Inic+0x84>)
 8005926:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	4b19      	ldr	r3, [pc, #100]	; (8005994 <STM32446Adc1Inic+0x84>)
 800592e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005932:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005936:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8005938:	4b16      	ldr	r3, [pc, #88]	; (8005994 <STM32446Adc1Inic+0x84>)
 800593a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	4b14      	ldr	r3, [pc, #80]	; (8005994 <STM32446Adc1Inic+0x84>)
 8005942:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005946:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800594a:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 800594c:	4b11      	ldr	r3, [pc, #68]	; (8005994 <STM32446Adc1Inic+0x84>)
 800594e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	4b0f      	ldr	r3, [pc, #60]	; (8005994 <STM32446Adc1Inic+0x84>)
 8005956:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800595a:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 800595e:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8005960:	4b0c      	ldr	r3, [pc, #48]	; (8005994 <STM32446Adc1Inic+0x84>)
 8005962:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	4b0a      	ldr	r3, [pc, #40]	; (8005994 <STM32446Adc1Inic+0x84>)
 800596a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800596e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005972:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 8005974:	4b07      	ldr	r3, [pc, #28]	; (8005994 <STM32446Adc1Inic+0x84>)
 8005976:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800597a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800597c:	4b05      	ldr	r3, [pc, #20]	; (8005994 <STM32446Adc1Inic+0x84>)
 800597e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005982:	f042 0212 	orr.w	r2, r2, #18
 8005986:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005988:	bf00      	nop
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	20000724 	.word	0x20000724

08005998 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8005998:	b480      	push	{r7}
 800599a:	af00      	add	r7, sp, #0
	ret.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 800599c:	4b07      	ldr	r3, [pc, #28]	; (80059bc <STM32446Adc1VBAT+0x24>)
 800599e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	4b05      	ldr	r3, [pc, #20]	; (80059bc <STM32446Adc1VBAT+0x24>)
 80059a6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80059aa:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80059ae:	605a      	str	r2, [r3, #4]
}
 80059b0:	bf00      	nop
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	20000724 	.word	0x20000724

080059c0 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 80059c4:	4b07      	ldr	r3, [pc, #28]	; (80059e4 <STM32446Adc1TEMP+0x24>)
 80059c6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	4b05      	ldr	r3, [pc, #20]	; (80059e4 <STM32446Adc1TEMP+0x24>)
 80059ce:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80059d2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80059d6:	605a      	str	r2, [r3, #4]
}
 80059d8:	bf00      	nop
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	20000724 	.word	0x20000724

080059e8 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 80059ec:	4b0c      	ldr	r3, [pc, #48]	; (8005a20 <STM32446Adc1Start+0x38>)
 80059ee:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	4b0a      	ldr	r3, [pc, #40]	; (8005a20 <STM32446Adc1Start+0x38>)
 80059f6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80059fa:	f042 0201 	orr.w	r2, r2, #1
 80059fe:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 8005a00:	4b07      	ldr	r3, [pc, #28]	; (8005a20 <STM32446Adc1Start+0x38>)
 8005a02:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	4b05      	ldr	r3, [pc, #20]	; (8005a20 <STM32446Adc1Start+0x38>)
 8005a0a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005a12:	609a      	str	r2, [r3, #8]
}
 8005a14:	bf00      	nop
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	20000724 	.word	0x20000724

08005a24 <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8005a28:	4b13      	ldr	r3, [pc, #76]	; (8005a78 <STM32446Adc1Read+0x54>)
 8005a2a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d015      	beq.n	8005a64 <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8005a38:	4b0f      	ldr	r3, [pc, #60]	; (8005a78 <STM32446Adc1Read+0x54>)
 8005a3a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fa fd7f 	bl	8000544 <__aeabi_ui2d>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	490c      	ldr	r1, [pc, #48]	; (8005a7c <STM32446Adc1Read+0x58>)
 8005a4c:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8005a50:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <STM32446Adc1Read+0x54>)
 8005a52:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	4b07      	ldr	r3, [pc, #28]	; (8005a78 <STM32446Adc1Read+0x54>)
 8005a5a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a5e:	f022 0210 	bic.w	r2, r2, #16
 8005a62:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 8005a64:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <STM32446Adc1Read+0x58>)
 8005a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6a:	ec43 2b17 	vmov	d7, r2, r3
}
 8005a6e:	eeb0 0a47 	vmov.f32	s0, s14
 8005a72:	eef0 0a67 	vmov.f32	s1, s15
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20000724 	.word	0x20000724
 8005a7c:	200008f8 	.word	0x200008f8

08005a80 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8005a80:	b480      	push	{r7}
 8005a82:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 8005a84:	4b0b      	ldr	r3, [pc, #44]	; (8005ab4 <STM32446Adc1Restart+0x34>)
 8005a86:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0310 	and.w	r3, r3, #16
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d109      	bne.n	8005aa8 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 8005a94:	4b07      	ldr	r3, [pc, #28]	; (8005ab4 <STM32446Adc1Restart+0x34>)
 8005a96:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	4b05      	ldr	r3, [pc, #20]	; (8005ab4 <STM32446Adc1Restart+0x34>)
 8005a9e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005aa2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005aa6:	609a      	str	r2, [r3, #8]
}
 8005aa8:	bf00      	nop
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	20000724 	.word	0x20000724

08005ab8 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8005abc:	4b07      	ldr	r3, [pc, #28]	; (8005adc <STM32446Adc1Stop+0x24>)
 8005abe:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005ac2:	689a      	ldr	r2, [r3, #8]
 8005ac4:	4b05      	ldr	r3, [pc, #20]	; (8005adc <STM32446Adc1Stop+0x24>)
 8005ac6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005aca:	f042 0201 	orr.w	r2, r2, #1
 8005ace:	609a      	str	r2, [r3, #8]
}
 8005ad0:	bf00      	nop
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	20000724 	.word	0x20000724

08005ae0 <STM32446usart1transmitsetup>:

//USART1
void STM32446usart1transmitsetup(void) //RM0390 pg801
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	af00      	add	r7, sp, #0
   that the transmission of the last frame is complete. This is required for instance when
   the USART is disabled or enters the Halt mode to avoid corrupting the last
   transmission.
*******************************************************************************/
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8005ae4:	4b24      	ldr	r3, [pc, #144]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005aea:	4b23      	ldr	r3, [pc, #140]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f042 0210 	orr.w	r2, r2, #16
 8005af2:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therfore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 8005af4:	4b20      	ldr	r3, [pc, #128]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	2109      	movs	r1, #9
 8005afa:	2002      	movs	r0, #2
 8005afc:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 8005afe:	4b1e      	ldr	r3, [pc, #120]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b02:	2109      	movs	r1, #9
 8005b04:	2007      	movs	r0, #7
 8005b06:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 8005b08:	4b1b      	ldr	r3, [pc, #108]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0c:	210a      	movs	r1, #10
 8005b0e:	2007      	movs	r0, #7
 8005b10:	4798      	blx	r3
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8005b12:	4b19      	ldr	r3, [pc, #100]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b14:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	4b17      	ldr	r3, [pc, #92]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b1c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b24:	60da      	str	r2, [r3, #12]
	ret.usart1.parameters( 8, 16, 1, 9600 ); // Default
 8005b26:	4b14      	ldr	r3, [pc, #80]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b28:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005b2c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005b30:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8005b70 <STM32446usart1transmitsetup+0x90>
 8005b34:	2110      	movs	r1, #16
 8005b36:	2008      	movs	r0, #8
 8005b38:	4798      	blx	r3
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8005b3a:	4b0f      	ldr	r3, [pc, #60]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b3c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b40:	695a      	ldr	r2, [r3, #20]
 8005b42:	4b0d      	ldr	r3, [pc, #52]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b44:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b4c:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8005b4e:	4b0a      	ldr	r3, [pc, #40]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b50:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	4b08      	ldr	r3, [pc, #32]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b58:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b5c:	f042 0208 	orr.w	r2, r2, #8
 8005b60:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->DR = 'A';
 8005b62:	4b05      	ldr	r3, [pc, #20]	; (8005b78 <STM32446usart1transmitsetup+0x98>)
 8005b64:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005b68:	2241      	movs	r2, #65	; 0x41
 8005b6a:	605a      	str	r2, [r3, #4]
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable


}
 8005b6c:	bf00      	nop
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	00000000 	.word	0x00000000
 8005b74:	3ff00000 	.word	0x3ff00000
 8005b78:	20000724 	.word	0x20000724
 8005b7c:	00000000 	.word	0x00000000

08005b80 <STM32446usart1parameters>:

void STM32446usart1parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 8005b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b84:	b08e      	sub	sp, #56	; 0x38
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	4603      	mov	r3, r0
 8005b8a:	ed87 0b02 	vstr	d0, [r7, #8]
 8005b8e:	613a      	str	r2, [r7, #16]
 8005b90:	75fb      	strb	r3, [r7, #23]
 8005b92:	460b      	mov	r3, r1
 8005b94:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 8005b96:	7dfb      	ldrb	r3, [r7, #23]
 8005b98:	2b09      	cmp	r3, #9
 8005b9a:	d10a      	bne.n	8005bb2 <STM32446usart1parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 8005b9c:	4bb4      	ldr	r3, [pc, #720]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005b9e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005ba2:	68da      	ldr	r2, [r3, #12]
 8005ba4:	4bb2      	ldr	r3, [pc, #712]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005ba6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005baa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bae:	60da      	str	r2, [r3, #12]
 8005bb0:	e017      	b.n	8005be2 <STM32446usart1parameters+0x62>
	else if(wordlength == 8)
 8005bb2:	7dfb      	ldrb	r3, [r7, #23]
 8005bb4:	2b08      	cmp	r3, #8
 8005bb6:	d10a      	bne.n	8005bce <STM32446usart1parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 8005bb8:	4bad      	ldr	r3, [pc, #692]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005bba:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bbe:	68da      	ldr	r2, [r3, #12]
 8005bc0:	4bab      	ldr	r3, [pc, #684]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005bc2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005bca:	60da      	str	r2, [r3, #12]
 8005bcc:	e009      	b.n	8005be2 <STM32446usart1parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8005bce:	4ba8      	ldr	r3, [pc, #672]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005bd0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	4ba6      	ldr	r3, [pc, #664]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005bd8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bdc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005be0:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 8005be2:	7dbb      	ldrb	r3, [r7, #22]
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d10d      	bne.n	8005c04 <STM32446usart1parameters+0x84>
		sampling = 8;
 8005be8:	2308      	movs	r3, #8
 8005bea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8005bee:	4ba0      	ldr	r3, [pc, #640]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005bf0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	4b9e      	ldr	r3, [pc, #632]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005bf8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005bfc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c00:	60da      	str	r2, [r3, #12]
 8005c02:	e01d      	b.n	8005c40 <STM32446usart1parameters+0xc0>
	}else if(samplingmode == 16){
 8005c04:	7dbb      	ldrb	r3, [r7, #22]
 8005c06:	2b10      	cmp	r3, #16
 8005c08:	d10d      	bne.n	8005c26 <STM32446usart1parameters+0xa6>
		sampling = 16;
 8005c0a:	2310      	movs	r3, #16
 8005c0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8005c10:	4b97      	ldr	r3, [pc, #604]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c12:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c16:	68da      	ldr	r2, [r3, #12]
 8005c18:	4b95      	ldr	r3, [pc, #596]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c1a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c22:	60da      	str	r2, [r3, #12]
 8005c24:	e00c      	b.n	8005c40 <STM32446usart1parameters+0xc0>
	}else{
		sampling = 16;
 8005c26:	2310      	movs	r3, #16
 8005c28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8005c2c:	4b90      	ldr	r3, [pc, #576]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c2e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c32:	68da      	ldr	r2, [r3, #12]
 8005c34:	4b8e      	ldr	r3, [pc, #568]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c36:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c3e:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8005c40:	4b8b      	ldr	r3, [pc, #556]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c42:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c46:	691a      	ldr	r2, [r3, #16]
 8005c48:	4b89      	ldr	r3, [pc, #548]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c4a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c4e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005c52:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 8005c54:	f04f 0200 	mov.w	r2, #0
 8005c58:	4b86      	ldr	r3, [pc, #536]	; (8005e74 <STM32446usart1parameters+0x2f4>)
 8005c5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c5e:	f7fa fb33 	bl	80002c8 <__aeabi_dsub>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	603a      	str	r2, [r7, #0]
 8005c68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c6c:	607b      	str	r3, [r7, #4]
 8005c6e:	a37e      	add	r3, pc, #504	; (adr r3, 8005e68 <STM32446usart1parameters+0x2e8>)
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c78:	f7fa ff50 	bl	8000b1c <__aeabi_dcmplt>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d00a      	beq.n	8005c98 <STM32446usart1parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 8005c82:	4b7b      	ldr	r3, [pc, #492]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c84:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c88:	691a      	ldr	r2, [r3, #16]
 8005c8a:	4b79      	ldr	r3, [pc, #484]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005c8c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005c90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c94:	611a      	str	r2, [r3, #16]
 8005c96:	e062      	b.n	8005d5e <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 8005c98:	f04f 0200 	mov.w	r2, #0
 8005c9c:	4b76      	ldr	r3, [pc, #472]	; (8005e78 <STM32446usart1parameters+0x2f8>)
 8005c9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ca2:	f7fa fb11 	bl	80002c8 <__aeabi_dsub>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	4692      	mov	sl, r2
 8005cac:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8005cb0:	a36d      	add	r3, pc, #436	; (adr r3, 8005e68 <STM32446usart1parameters+0x2e8>)
 8005cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb6:	4650      	mov	r0, sl
 8005cb8:	4659      	mov	r1, fp
 8005cba:	f7fa ff2f 	bl	8000b1c <__aeabi_dcmplt>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00a      	beq.n	8005cda <STM32446usart1parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 8005cc4:	4b6a      	ldr	r3, [pc, #424]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005cc6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cca:	691a      	ldr	r2, [r3, #16]
 8005ccc:	4b68      	ldr	r3, [pc, #416]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005cce:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cd2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005cd6:	611a      	str	r2, [r3, #16]
 8005cd8:	e041      	b.n	8005d5e <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8005cda:	f04f 0200 	mov.w	r2, #0
 8005cde:	4b67      	ldr	r3, [pc, #412]	; (8005e7c <STM32446usart1parameters+0x2fc>)
 8005ce0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ce4:	f7fa faf0 	bl	80002c8 <__aeabi_dsub>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	4690      	mov	r8, r2
 8005cee:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8005cf2:	a35d      	add	r3, pc, #372	; (adr r3, 8005e68 <STM32446usart1parameters+0x2e8>)
 8005cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	f7fa ff0e 	bl	8000b1c <__aeabi_dcmplt>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00a      	beq.n	8005d1c <STM32446usart1parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 8005d06:	4b5a      	ldr	r3, [pc, #360]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005d08:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d0c:	691a      	ldr	r2, [r3, #16]
 8005d0e:	4b58      	ldr	r3, [pc, #352]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005d10:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d14:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005d18:	611a      	str	r2, [r3, #16]
 8005d1a:	e020      	b.n	8005d5e <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d28:	f7fa face 	bl	80002c8 <__aeabi_dsub>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	460b      	mov	r3, r1
 8005d30:	4614      	mov	r4, r2
 8005d32:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005d36:	a34c      	add	r3, pc, #304	; (adr r3, 8005e68 <STM32446usart1parameters+0x2e8>)
 8005d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	4629      	mov	r1, r5
 8005d40:	f7fa feec 	bl	8000b1c <__aeabi_dcmplt>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d009      	beq.n	8005d5e <STM32446usart1parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8005d4a:	4b49      	ldr	r3, [pc, #292]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005d4c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d50:	691a      	ldr	r2, [r3, #16]
 8005d52:	4b47      	ldr	r3, [pc, #284]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005d54:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005d58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d5c:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemCoreClock / ( sampling * baudrate );
 8005d5e:	4b48      	ldr	r3, [pc, #288]	; (8005e80 <STM32446usart1parameters+0x300>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7fa fbee 	bl	8000544 <__aeabi_ui2d>
 8005d68:	4604      	mov	r4, r0
 8005d6a:	460d      	mov	r5, r1
 8005d6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	fb02 f303 	mul.w	r3, r2, r3
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fa fbe4 	bl	8000544 <__aeabi_ui2d>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4620      	mov	r0, r4
 8005d82:	4629      	mov	r1, r5
 8005d84:	f7fa fd82 	bl	800088c <__aeabi_ddiv>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	460b      	mov	r3, r1
 8005d8c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 8005d90:	f107 0318 	add.w	r3, r7, #24
 8005d94:	4618      	mov	r0, r3
 8005d96:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8005d9a:	f001 fa2f 	bl	80071fc <modf>
 8005d9e:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 8005da2:	4b33      	ldr	r3, [pc, #204]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005da4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005da8:	2200      	movs	r2, #0
 8005daa:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 8005dac:	7dbb      	ldrb	r3, [r7, #22]
 8005dae:	2b10      	cmp	r3, #16
 8005db0:	d12b      	bne.n	8005e0a <STM32446usart1parameters+0x28a>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	4b33      	ldr	r3, [pc, #204]	; (8005e84 <STM32446usart1parameters+0x304>)
 8005db8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005dbc:	f7fa fc3c 	bl	8000638 <__aeabi_dmul>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	460b      	mov	r3, r1
 8005dc4:	ec43 2b17 	vmov	d7, r2, r3
 8005dc8:	eeb0 0a47 	vmov.f32	s0, s14
 8005dcc:	eef0 0a67 	vmov.f32	s1, s15
 8005dd0:	f005 f8ae 	bl	800af30 <round>
 8005dd4:	ec51 0b10 	vmov	r0, r1, d0
 8005dd8:	4b25      	ldr	r3, [pc, #148]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005dda:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8005dde:	f7fa ff03 	bl	8000be8 <__aeabi_d2uiz>
 8005de2:	4603      	mov	r3, r0
 8005de4:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8005de6:	4b22      	ldr	r3, [pc, #136]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005de8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005dec:	689c      	ldr	r4, [r3, #8]
 8005dee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005df2:	4610      	mov	r0, r2
 8005df4:	4619      	mov	r1, r3
 8005df6:	f7fa fef7 	bl	8000be8 <__aeabi_d2uiz>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	011a      	lsls	r2, r3, #4
 8005dfe:	4b1c      	ldr	r3, [pc, #112]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005e00:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e04:	4322      	orrs	r2, r4
 8005e06:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8005e08:	e06b      	b.n	8005ee2 <STM32446usart1parameters+0x362>
	}else if(samplingmode == 8){
 8005e0a:	7dbb      	ldrb	r3, [r7, #22]
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d13d      	bne.n	8005e8c <STM32446usart1parameters+0x30c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	4b1c      	ldr	r3, [pc, #112]	; (8005e88 <STM32446usart1parameters+0x308>)
 8005e16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005e1a:	f7fa fc0d 	bl	8000638 <__aeabi_dmul>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	ec43 2b17 	vmov	d7, r2, r3
 8005e26:	eeb0 0a47 	vmov.f32	s0, s14
 8005e2a:	eef0 0a67 	vmov.f32	s1, s15
 8005e2e:	f005 f87f 	bl	800af30 <round>
 8005e32:	ec51 0b10 	vmov	r0, r1, d0
 8005e36:	4b0e      	ldr	r3, [pc, #56]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005e38:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8005e3c:	f7fa fed4 	bl	8000be8 <__aeabi_d2uiz>
 8005e40:	4603      	mov	r3, r0
 8005e42:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8005e44:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005e46:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e4a:	689c      	ldr	r4, [r3, #8]
 8005e4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e50:	4610      	mov	r0, r2
 8005e52:	4619      	mov	r1, r3
 8005e54:	f7fa fec8 	bl	8000be8 <__aeabi_d2uiz>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	011a      	lsls	r2, r3, #4
 8005e5c:	4b04      	ldr	r3, [pc, #16]	; (8005e70 <STM32446usart1parameters+0x2f0>)
 8005e5e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e62:	4322      	orrs	r2, r4
 8005e64:	609a      	str	r2, [r3, #8]
}
 8005e66:	e03c      	b.n	8005ee2 <STM32446usart1parameters+0x362>
 8005e68:	88e368f1 	.word	0x88e368f1
 8005e6c:	3ee4f8b5 	.word	0x3ee4f8b5
 8005e70:	20000724 	.word	0x20000724
 8005e74:	3fe00000 	.word	0x3fe00000
 8005e78:	3ff00000 	.word	0x3ff00000
 8005e7c:	3ff80000 	.word	0x3ff80000
 8005e80:	20000004 	.word	0x20000004
 8005e84:	40300000 	.word	0x40300000
 8005e88:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8005e8c:	f04f 0200 	mov.w	r2, #0
 8005e90:	4b16      	ldr	r3, [pc, #88]	; (8005eec <STM32446usart1parameters+0x36c>)
 8005e92:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005e96:	f7fa fbcf 	bl	8000638 <__aeabi_dmul>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	ec43 2b17 	vmov	d7, r2, r3
 8005ea2:	eeb0 0a47 	vmov.f32	s0, s14
 8005ea6:	eef0 0a67 	vmov.f32	s1, s15
 8005eaa:	f005 f841 	bl	800af30 <round>
 8005eae:	ec51 0b10 	vmov	r0, r1, d0
 8005eb2:	4b0f      	ldr	r3, [pc, #60]	; (8005ef0 <STM32446usart1parameters+0x370>)
 8005eb4:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8005eb8:	f7fa fe96 	bl	8000be8 <__aeabi_d2uiz>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8005ec0:	4b0b      	ldr	r3, [pc, #44]	; (8005ef0 <STM32446usart1parameters+0x370>)
 8005ec2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005ec6:	689c      	ldr	r4, [r3, #8]
 8005ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ecc:	4610      	mov	r0, r2
 8005ece:	4619      	mov	r1, r3
 8005ed0:	f7fa fe8a 	bl	8000be8 <__aeabi_d2uiz>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	011a      	lsls	r2, r3, #4
 8005ed8:	4b05      	ldr	r3, [pc, #20]	; (8005ef0 <STM32446usart1parameters+0x370>)
 8005eda:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005ede:	4322      	orrs	r2, r4
 8005ee0:	609a      	str	r2, [r3, #8]
}
 8005ee2:	bf00      	nop
 8005ee4:	3738      	adds	r7, #56	; 0x38
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eec:	40300000 	.word	0x40300000
 8005ef0:	20000724 	.word	0x20000724

08005ef4 <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	4603      	mov	r3, r0
 8005efc:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8005efe:	79fb      	ldrb	r3, [r7, #7]
 8005f00:	091b      	lsrs	r3, r3, #4
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	461a      	mov	r2, r3
 8005f06:	0092      	lsls	r2, r2, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	79fb      	ldrb	r3, [r7, #7]
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	4413      	add	r3, r2
 8005f18:	b2db      	uxtb	r3, r3
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
	...

08005f28 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	4603      	mov	r3, r0
 8005f30:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8005f32:	79fb      	ldrb	r3, [r7, #7]
 8005f34:	4a0c      	ldr	r2, [pc, #48]	; (8005f68 <STM32446dec2bcd+0x40>)
 8005f36:	fba2 2303 	umull	r2, r3, r2, r3
 8005f3a:	08db      	lsrs	r3, r3, #3
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	b2d8      	uxtb	r0, r3
 8005f42:	79fa      	ldrb	r2, [r7, #7]
 8005f44:	4b08      	ldr	r3, [pc, #32]	; (8005f68 <STM32446dec2bcd+0x40>)
 8005f46:	fba3 1302 	umull	r1, r3, r3, r2
 8005f4a:	08d9      	lsrs	r1, r3, #3
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	4403      	add	r3, r0
 8005f5a:	b2db      	uxtb	r3, r3
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr
 8005f68:	cccccccd 	.word	0xcccccccd

08005f6c <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	460b      	mov	r3, r1
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8005f7a:	4b26      	ldr	r3, [pc, #152]	; (8006014 <STM32446triggerA+0xa8>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8005f80:	4b24      	ldr	r3, [pc, #144]	; (8006014 <STM32446triggerA+0xa8>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d002      	beq.n	8005f8e <STM32446triggerA+0x22>
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d010      	beq.n	8005fae <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8005f8c:	e039      	b.n	8006002 <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8005f8e:	7afb      	ldrb	r3, [r7, #11]
 8005f90:	2201      	movs	r2, #1
 8005f92:	fa02 f303 	lsl.w	r3, r2, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d02d      	beq.n	8005ffc <STM32446triggerA+0x90>
				mem[1] = counter;
 8005fa0:	4a1c      	ldr	r2, [pc, #112]	; (8006014 <STM32446triggerA+0xa8>)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8005fa6:	4b1b      	ldr	r3, [pc, #108]	; (8006014 <STM32446triggerA+0xa8>)
 8005fa8:	2201      	movs	r2, #1
 8005faa:	601a      	str	r2, [r3, #0]
			break;
 8005fac:	e026      	b.n	8005ffc <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8005fae:	7afb      	ldrb	r3, [r7, #11]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d01f      	beq.n	8006000 <STM32446triggerA+0x94>
				mem[2] = counter;
 8005fc0:	4a14      	ldr	r2, [pc, #80]	; (8006014 <STM32446triggerA+0xa8>)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8005fc6:	4b13      	ldr	r3, [pc, #76]	; (8006014 <STM32446triggerA+0xa8>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	1c5a      	adds	r2, r3, #1
 8005fcc:	4b11      	ldr	r3, [pc, #68]	; (8006014 <STM32446triggerA+0xa8>)
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d907      	bls.n	8005fe4 <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8005fd4:	4b0f      	ldr	r3, [pc, #60]	; (8006014 <STM32446triggerA+0xa8>)
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	4b0e      	ldr	r3, [pc, #56]	; (8006014 <STM32446triggerA+0xa8>)
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	4a0d      	ldr	r2, [pc, #52]	; (8006014 <STM32446triggerA+0xa8>)
 8005fe0:	60d3      	str	r3, [r2, #12]
 8005fe2:	e007      	b.n	8005ff4 <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8005fe4:	4b0b      	ldr	r3, [pc, #44]	; (8006014 <STM32446triggerA+0xa8>)
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	4b0a      	ldr	r3, [pc, #40]	; (8006014 <STM32446triggerA+0xa8>)
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	4a08      	ldr	r2, [pc, #32]	; (8006014 <STM32446triggerA+0xa8>)
 8005ff2:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8005ff4:	4b07      	ldr	r3, [pc, #28]	; (8006014 <STM32446triggerA+0xa8>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	601a      	str	r2, [r3, #0]
			break;
 8005ffa:	e001      	b.n	8006000 <STM32446triggerA+0x94>
			break;
 8005ffc:	bf00      	nop
 8005ffe:	e000      	b.n	8006002 <STM32446triggerA+0x96>
			break;
 8006000:	bf00      	nop
	}
	return mem[3];
 8006002:	4b04      	ldr	r3, [pc, #16]	; (8006014 <STM32446triggerA+0xa8>)
 8006004:	68db      	ldr	r3, [r3, #12]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	200008d4 	.word	0x200008d4

08006018 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006028:	4b25      	ldr	r3, [pc, #148]	; (80060c0 <STM32446triggerB+0xa8>)
 800602a:	2200      	movs	r2, #0
 800602c:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 800602e:	4b24      	ldr	r3, [pc, #144]	; (80060c0 <STM32446triggerB+0xa8>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <STM32446triggerB+0x24>
 8006036:	2b01      	cmp	r3, #1
 8006038:	d010      	beq.n	800605c <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 800603a:	e039      	b.n	80060b0 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 800603c:	79fb      	ldrb	r3, [r7, #7]
 800603e:	2201      	movs	r2, #1
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	461a      	mov	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	4013      	ands	r3, r2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d02d      	beq.n	80060aa <STM32446triggerB+0x92>
				nen[1] = counter;
 800604e:	4a1c      	ldr	r2, [pc, #112]	; (80060c0 <STM32446triggerB+0xa8>)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006054:	4b1a      	ldr	r3, [pc, #104]	; (80060c0 <STM32446triggerB+0xa8>)
 8006056:	2201      	movs	r2, #1
 8006058:	601a      	str	r2, [r3, #0]
			break;
 800605a:	e026      	b.n	80060aa <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 800605c:	79fb      	ldrb	r3, [r7, #7]
 800605e:	2201      	movs	r2, #1
 8006060:	fa02 f303 	lsl.w	r3, r2, r3
 8006064:	461a      	mov	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	4013      	ands	r3, r2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d01f      	beq.n	80060ae <STM32446triggerB+0x96>
				nen[2] = counter;
 800606e:	4a14      	ldr	r2, [pc, #80]	; (80060c0 <STM32446triggerB+0xa8>)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006074:	4b12      	ldr	r3, [pc, #72]	; (80060c0 <STM32446triggerB+0xa8>)
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	1c5a      	adds	r2, r3, #1
 800607a:	4b11      	ldr	r3, [pc, #68]	; (80060c0 <STM32446triggerB+0xa8>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	429a      	cmp	r2, r3
 8006080:	d907      	bls.n	8006092 <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006082:	4b0f      	ldr	r3, [pc, #60]	; (80060c0 <STM32446triggerB+0xa8>)
 8006084:	689a      	ldr	r2, [r3, #8]
 8006086:	4b0e      	ldr	r3, [pc, #56]	; (80060c0 <STM32446triggerB+0xa8>)
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	4a0c      	ldr	r2, [pc, #48]	; (80060c0 <STM32446triggerB+0xa8>)
 800608e:	60d3      	str	r3, [r2, #12]
 8006090:	e007      	b.n	80060a2 <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006092:	4b0b      	ldr	r3, [pc, #44]	; (80060c0 <STM32446triggerB+0xa8>)
 8006094:	689a      	ldr	r2, [r3, #8]
 8006096:	4b0a      	ldr	r3, [pc, #40]	; (80060c0 <STM32446triggerB+0xa8>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	3b01      	subs	r3, #1
 800609e:	4a08      	ldr	r2, [pc, #32]	; (80060c0 <STM32446triggerB+0xa8>)
 80060a0:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 80060a2:	4b07      	ldr	r3, [pc, #28]	; (80060c0 <STM32446triggerB+0xa8>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	601a      	str	r2, [r3, #0]
			break;
 80060a8:	e001      	b.n	80060ae <STM32446triggerB+0x96>
			break;
 80060aa:	bf00      	nop
 80060ac:	e000      	b.n	80060b0 <STM32446triggerB+0x98>
			break;
 80060ae:	bf00      	nop
	}
	return nen[3];
 80060b0:	4b03      	ldr	r3, [pc, #12]	; (80060c0 <STM32446triggerB+0xa8>)
 80060b2:	68db      	ldr	r3, [r3, #12]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3714      	adds	r7, #20
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	200008e4 	.word	0x200008e4

080060c4 <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 80060cc:	793b      	ldrb	r3, [r7, #4]
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	021b      	lsls	r3, r3, #8
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	797b      	ldrb	r3, [r7, #5]
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	4313      	orrs	r3, r2
 80060da:	b29b      	uxth	r3, r3
}
 80060dc:	4618      	mov	r0, r3
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 80060f0:	797b      	ldrb	r3, [r7, #5]
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	b29a      	uxth	r2, r3
 80060f8:	793b      	ldrb	r3, [r7, #4]
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	4313      	orrs	r3, r2
 80060fe:	b29b      	uxth	r3, r3
}
 8006100:	4618      	mov	r0, r3
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	4603      	mov	r3, r0
 8006114:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	0a1b      	lsrs	r3, r3, #8
 800611a:	b29b      	uxth	r3, r3
 800611c:	b2db      	uxtb	r3, r3
 800611e:	723b      	strb	r3, [r7, #8]
 8006120:	88fb      	ldrh	r3, [r7, #6]
 8006122:	b2db      	uxtb	r3, r3
 8006124:	727b      	strb	r3, [r7, #9]
	return reg;
 8006126:	893b      	ldrh	r3, [r7, #8]
 8006128:	81bb      	strh	r3, [r7, #12]
 800612a:	2300      	movs	r3, #0
 800612c:	7b3a      	ldrb	r2, [r7, #12]
 800612e:	f362 0307 	bfi	r3, r2, #0, #8
 8006132:	7b7a      	ldrb	r2, [r7, #13]
 8006134:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	4603      	mov	r3, r0
 800614c:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 800614e:	88fb      	ldrh	r3, [r7, #6]
 8006150:	0a1b      	lsrs	r3, r3, #8
 8006152:	b29b      	uxth	r3, r3
 8006154:	b2db      	uxtb	r3, r3
 8006156:	727b      	strb	r3, [r7, #9]
 8006158:	88fb      	ldrh	r3, [r7, #6]
 800615a:	b2db      	uxtb	r3, r3
 800615c:	723b      	strb	r3, [r7, #8]
	return reg;
 800615e:	893b      	ldrh	r3, [r7, #8]
 8006160:	81bb      	strh	r3, [r7, #12]
 8006162:	2300      	movs	r3, #0
 8006164:	7b3a      	ldrb	r2, [r7, #12]
 8006166:	f362 0307 	bfi	r3, r2, #0, #8
 800616a:	7b7a      	ldrb	r2, [r7, #13]
 800616c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006170:	4618      	mov	r0, r3
 8006172:	3714      	adds	r7, #20
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	4603      	mov	r3, r0
 8006184:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006186:	88fb      	ldrh	r3, [r7, #6]
 8006188:	021b      	lsls	r3, r3, #8
 800618a:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 800618c:	88fb      	ldrh	r3, [r7, #6]
 800618e:	0a1b      	lsrs	r3, r3, #8
 8006190:	b29a      	uxth	r2, r3
 8006192:	89fb      	ldrh	r3, [r7, #14]
 8006194:	4313      	orrs	r3, r2
 8006196:	b29b      	uxth	r3, r3
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 80061a4:	b480      	push	{r7}
 80061a6:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80061a8:	4b25      	ldr	r3, [pc, #148]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	4b24      	ldr	r3, [pc, #144]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061b6:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80061b8:	4b21      	ldr	r3, [pc, #132]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061c0:	4b1f      	ldr	r3, [pc, #124]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061c6:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80061ca:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80061cc:	4b1c      	ldr	r3, [pc, #112]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061d4:	4b1a      	ldr	r3, [pc, #104]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061d6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061da:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80061de:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80061e0:	4b17      	ldr	r3, [pc, #92]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061e6:	68da      	ldr	r2, [r3, #12]
 80061e8:	4b15      	ldr	r3, [pc, #84]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061f2:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80061f4:	bf00      	nop
 80061f6:	4b12      	ldr	r3, [pc, #72]	; (8006240 <STM32446RtcSetTr+0x9c>)
 80061f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d0f7      	beq.n	80061f6 <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8006206:	4b0e      	ldr	r3, [pc, #56]	; (8006240 <STM32446RtcSetTr+0x9c>)
 8006208:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800620c:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <STM32446RtcSetTr+0xa0>)
 800620e:	6812      	ldr	r2, [r2, #0]
 8006210:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006212:	4b0b      	ldr	r3, [pc, #44]	; (8006240 <STM32446RtcSetTr+0x9c>)
 8006214:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006218:	68da      	ldr	r2, [r3, #12]
 800621a:	4b09      	ldr	r3, [pc, #36]	; (8006240 <STM32446RtcSetTr+0x9c>)
 800621c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006220:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006224:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006226:	4b06      	ldr	r3, [pc, #24]	; (8006240 <STM32446RtcSetTr+0x9c>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	4b04      	ldr	r3, [pc, #16]	; (8006240 <STM32446RtcSetTr+0x9c>)
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006234:	601a      	str	r2, [r3, #0]
}
 8006236:	bf00      	nop
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	20000724 	.word	0x20000724
 8006244:	200008cc 	.word	0x200008cc

08006248 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 800624c:	4b25      	ldr	r3, [pc, #148]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	4b24      	ldr	r3, [pc, #144]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800625a:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 800625c:	4b21      	ldr	r3, [pc, #132]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 800625e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006262:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006264:	4b1f      	ldr	r3, [pc, #124]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 8006266:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800626a:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800626e:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006270:	4b1c      	ldr	r3, [pc, #112]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 8006272:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006276:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006278:	4b1a      	ldr	r3, [pc, #104]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 800627a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800627e:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006282:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006284:	4b17      	ldr	r3, [pc, #92]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 8006286:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800628a:	68da      	ldr	r2, [r3, #12]
 800628c:	4b15      	ldr	r3, [pc, #84]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 800628e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006292:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006296:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006298:	bf00      	nop
 800629a:	4b12      	ldr	r3, [pc, #72]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 800629c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d0f7      	beq.n	800629a <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 80062aa:	4b0e      	ldr	r3, [pc, #56]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 80062ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80062b0:	4a0d      	ldr	r2, [pc, #52]	; (80062e8 <STM32446RtcSetDr+0xa0>)
 80062b2:	6812      	ldr	r2, [r2, #0]
 80062b4:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80062b6:	4b0b      	ldr	r3, [pc, #44]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 80062b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	4b09      	ldr	r3, [pc, #36]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 80062c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80062c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062c8:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80062ca:	4b06      	ldr	r3, [pc, #24]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	4b04      	ldr	r3, [pc, #16]	; (80062e4 <STM32446RtcSetDr+0x9c>)
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062d8:	601a      	str	r2, [r3, #0]
}
 80062da:	bf00      	nop
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	20000724 	.word	0x20000724
 80062e8:	200008d0 	.word	0x200008d0

080062ec <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	4603      	mov	r3, r0
 80062f4:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 80062f6:	4b10      	ldr	r3, [pc, #64]	; (8006338 <STM32446RtcAccess+0x4c>)
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062fc:	4b0e      	ldr	r3, [pc, #56]	; (8006338 <STM32446RtcAccess+0x4c>)
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006304:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006306:	4b0c      	ldr	r3, [pc, #48]	; (8006338 <STM32446RtcAccess+0x4c>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <STM32446RtcAccess+0x4c>)
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006314:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	4618      	mov	r0, r3
 800631a:	f7fd f8dd 	bl	80034d8 <STM32446RccLEnable>
	status = 1;
 800631e:	2301      	movs	r3, #1
 8006320:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 8006322:	79fb      	ldrb	r3, [r7, #7]
 8006324:	4618      	mov	r0, r3
 8006326:	f7fd f935 	bl	8003594 <STM32446RccLSelect>
	status = 2;
 800632a:	2302      	movs	r3, #2
 800632c:	73fb      	strb	r3, [r7, #15]
	return status;
 800632e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	20000724 	.word	0x20000724

0800633c <SystickInic>:
}
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemCoreClock - 1);
 8006340:	4b0d      	ldr	r3, [pc, #52]	; (8006378 <SystickInic+0x3c>)
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	4b0d      	ldr	r3, [pc, #52]	; (800637c <SystickInic+0x40>)
 8006346:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800634a:	3a01      	subs	r2, #1
 800634c:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 800634e:	4b0b      	ldr	r3, [pc, #44]	; (800637c <SystickInic+0x40>)
 8006350:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006354:	2200      	movs	r2, #0
 8006356:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 8006358:	4b08      	ldr	r3, [pc, #32]	; (800637c <SystickInic+0x40>)
 800635a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	4b06      	ldr	r3, [pc, #24]	; (800637c <SystickInic+0x40>)
 8006362:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006366:	f042 0206 	orr.w	r2, r2, #6
 800636a:	601a      	str	r2, [r3, #0]
}
 800636c:	bf00      	nop
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	20000004 	.word	0x20000004
 800637c:	20000724 	.word	0x20000724

08006380 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000) - 1);
 8006388:	4b16      	ldr	r3, [pc, #88]	; (80063e4 <STM32446delay_ms+0x64>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a16      	ldr	r2, [pc, #88]	; (80063e8 <STM32446delay_ms+0x68>)
 800638e:	fba2 2303 	umull	r2, r3, r2, r3
 8006392:	099a      	lsrs	r2, r3, #6
 8006394:	4b15      	ldr	r3, [pc, #84]	; (80063ec <STM32446delay_ms+0x6c>)
 8006396:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800639a:	3a01      	subs	r2, #1
 800639c:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 800639e:	4b13      	ldr	r3, [pc, #76]	; (80063ec <STM32446delay_ms+0x6c>)
 80063a0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	4b11      	ldr	r3, [pc, #68]	; (80063ec <STM32446delay_ms+0x6c>)
 80063a8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063ac:	f042 0201 	orr.w	r2, r2, #1
 80063b0:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80063b2:	4b0f      	ldr	r3, [pc, #60]	; (80063f0 <STM32446delay_ms+0x70>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 80063b8:	bf00      	nop
 80063ba:	4b0d      	ldr	r3, [pc, #52]	; (80063f0 <STM32446delay_ms+0x70>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d8fa      	bhi.n	80063ba <STM32446delay_ms+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80063c4:	4b09      	ldr	r3, [pc, #36]	; (80063ec <STM32446delay_ms+0x6c>)
 80063c6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	4b07      	ldr	r3, [pc, #28]	; (80063ec <STM32446delay_ms+0x6c>)
 80063ce:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80063d2:	f022 0201 	bic.w	r2, r2, #1
 80063d6:	601a      	str	r2, [r3, #0]
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	20000004 	.word	0x20000004
 80063e8:	10624dd3 	.word	0x10624dd3
 80063ec:	20000724 	.word	0x20000724
 80063f0:	200008c8 	.word	0x200008c8

080063f4 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t us)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 100000) - 1);
 80063fc:	4b17      	ldr	r3, [pc, #92]	; (800645c <STM32446delay_10us+0x68>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	4a17      	ldr	r2, [pc, #92]	; (8006460 <STM32446delay_10us+0x6c>)
 8006404:	fba2 2303 	umull	r2, r3, r2, r3
 8006408:	09da      	lsrs	r2, r3, #7
 800640a:	4b16      	ldr	r3, [pc, #88]	; (8006464 <STM32446delay_10us+0x70>)
 800640c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006410:	3a01      	subs	r2, #1
 8006412:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8006414:	4b13      	ldr	r3, [pc, #76]	; (8006464 <STM32446delay_10us+0x70>)
 8006416:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	4b11      	ldr	r3, [pc, #68]	; (8006464 <STM32446delay_10us+0x70>)
 800641e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006422:	f042 0201 	orr.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8006428:	4b0f      	ldr	r3, [pc, #60]	; (8006468 <STM32446delay_10us+0x74>)
 800642a:	2200      	movs	r2, #0
 800642c:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 800642e:	bf00      	nop
 8006430:	4b0d      	ldr	r3, [pc, #52]	; (8006468 <STM32446delay_10us+0x74>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	429a      	cmp	r2, r3
 8006438:	d8fa      	bhi.n	8006430 <STM32446delay_10us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800643a:	4b0a      	ldr	r3, [pc, #40]	; (8006464 <STM32446delay_10us+0x70>)
 800643c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	4b08      	ldr	r3, [pc, #32]	; (8006464 <STM32446delay_10us+0x70>)
 8006444:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006448:	f022 0201 	bic.w	r2, r2, #1
 800644c:	601a      	str	r2, [r3, #0]
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	20000004 	.word	0x20000004
 8006460:	0a7c5ac5 	.word	0x0a7c5ac5
 8006464:	20000724 	.word	0x20000724
 8006468:	200008c8 	.word	0x200008c8

0800646c <SysTick_Handler>:
/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 800646c:	b480      	push	{r7}
 800646e:	af00      	add	r7, sp, #0
	DelayCounter++;
 8006470:	4b04      	ldr	r3, [pc, #16]	; (8006484 <SysTick_Handler+0x18>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	3301      	adds	r3, #1
 8006476:	4a03      	ldr	r2, [pc, #12]	; (8006484 <SysTick_Handler+0x18>)
 8006478:	6013      	str	r3, [r2, #0]
}
 800647a:	bf00      	nop
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr
 8006484:	200008c8 	.word	0x200008c8

08006488 <__errno>:
 8006488:	4b01      	ldr	r3, [pc, #4]	; (8006490 <__errno+0x8>)
 800648a:	6818      	ldr	r0, [r3, #0]
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	20000008 	.word	0x20000008

08006494 <__libc_init_array>:
 8006494:	b570      	push	{r4, r5, r6, lr}
 8006496:	4d0d      	ldr	r5, [pc, #52]	; (80064cc <__libc_init_array+0x38>)
 8006498:	4c0d      	ldr	r4, [pc, #52]	; (80064d0 <__libc_init_array+0x3c>)
 800649a:	1b64      	subs	r4, r4, r5
 800649c:	10a4      	asrs	r4, r4, #2
 800649e:	2600      	movs	r6, #0
 80064a0:	42a6      	cmp	r6, r4
 80064a2:	d109      	bne.n	80064b8 <__libc_init_array+0x24>
 80064a4:	4d0b      	ldr	r5, [pc, #44]	; (80064d4 <__libc_init_array+0x40>)
 80064a6:	4c0c      	ldr	r4, [pc, #48]	; (80064d8 <__libc_init_array+0x44>)
 80064a8:	f005 fca4 	bl	800bdf4 <_init>
 80064ac:	1b64      	subs	r4, r4, r5
 80064ae:	10a4      	asrs	r4, r4, #2
 80064b0:	2600      	movs	r6, #0
 80064b2:	42a6      	cmp	r6, r4
 80064b4:	d105      	bne.n	80064c2 <__libc_init_array+0x2e>
 80064b6:	bd70      	pop	{r4, r5, r6, pc}
 80064b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064bc:	4798      	blx	r3
 80064be:	3601      	adds	r6, #1
 80064c0:	e7ee      	b.n	80064a0 <__libc_init_array+0xc>
 80064c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c6:	4798      	blx	r3
 80064c8:	3601      	adds	r6, #1
 80064ca:	e7f2      	b.n	80064b2 <__libc_init_array+0x1e>
 80064cc:	0800c3e8 	.word	0x0800c3e8
 80064d0:	0800c3e8 	.word	0x0800c3e8
 80064d4:	0800c3e8 	.word	0x0800c3e8
 80064d8:	0800c3ec 	.word	0x0800c3ec

080064dc <memcpy>:
 80064dc:	440a      	add	r2, r1
 80064de:	4291      	cmp	r1, r2
 80064e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80064e4:	d100      	bne.n	80064e8 <memcpy+0xc>
 80064e6:	4770      	bx	lr
 80064e8:	b510      	push	{r4, lr}
 80064ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064f2:	4291      	cmp	r1, r2
 80064f4:	d1f9      	bne.n	80064ea <memcpy+0xe>
 80064f6:	bd10      	pop	{r4, pc}

080064f8 <memset>:
 80064f8:	4402      	add	r2, r0
 80064fa:	4603      	mov	r3, r0
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d100      	bne.n	8006502 <memset+0xa>
 8006500:	4770      	bx	lr
 8006502:	f803 1b01 	strb.w	r1, [r3], #1
 8006506:	e7f9      	b.n	80064fc <memset+0x4>

08006508 <__cvt>:
 8006508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800650c:	ec55 4b10 	vmov	r4, r5, d0
 8006510:	2d00      	cmp	r5, #0
 8006512:	460e      	mov	r6, r1
 8006514:	4619      	mov	r1, r3
 8006516:	462b      	mov	r3, r5
 8006518:	bfbb      	ittet	lt
 800651a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800651e:	461d      	movlt	r5, r3
 8006520:	2300      	movge	r3, #0
 8006522:	232d      	movlt	r3, #45	; 0x2d
 8006524:	700b      	strb	r3, [r1, #0]
 8006526:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006528:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800652c:	4691      	mov	r9, r2
 800652e:	f023 0820 	bic.w	r8, r3, #32
 8006532:	bfbc      	itt	lt
 8006534:	4622      	movlt	r2, r4
 8006536:	4614      	movlt	r4, r2
 8006538:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800653c:	d005      	beq.n	800654a <__cvt+0x42>
 800653e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006542:	d100      	bne.n	8006546 <__cvt+0x3e>
 8006544:	3601      	adds	r6, #1
 8006546:	2102      	movs	r1, #2
 8006548:	e000      	b.n	800654c <__cvt+0x44>
 800654a:	2103      	movs	r1, #3
 800654c:	ab03      	add	r3, sp, #12
 800654e:	9301      	str	r3, [sp, #4]
 8006550:	ab02      	add	r3, sp, #8
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	ec45 4b10 	vmov	d0, r4, r5
 8006558:	4653      	mov	r3, sl
 800655a:	4632      	mov	r2, r6
 800655c:	f001 fe4c 	bl	80081f8 <_dtoa_r>
 8006560:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006564:	4607      	mov	r7, r0
 8006566:	d102      	bne.n	800656e <__cvt+0x66>
 8006568:	f019 0f01 	tst.w	r9, #1
 800656c:	d022      	beq.n	80065b4 <__cvt+0xac>
 800656e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006572:	eb07 0906 	add.w	r9, r7, r6
 8006576:	d110      	bne.n	800659a <__cvt+0x92>
 8006578:	783b      	ldrb	r3, [r7, #0]
 800657a:	2b30      	cmp	r3, #48	; 0x30
 800657c:	d10a      	bne.n	8006594 <__cvt+0x8c>
 800657e:	2200      	movs	r2, #0
 8006580:	2300      	movs	r3, #0
 8006582:	4620      	mov	r0, r4
 8006584:	4629      	mov	r1, r5
 8006586:	f7fa fabf 	bl	8000b08 <__aeabi_dcmpeq>
 800658a:	b918      	cbnz	r0, 8006594 <__cvt+0x8c>
 800658c:	f1c6 0601 	rsb	r6, r6, #1
 8006590:	f8ca 6000 	str.w	r6, [sl]
 8006594:	f8da 3000 	ldr.w	r3, [sl]
 8006598:	4499      	add	r9, r3
 800659a:	2200      	movs	r2, #0
 800659c:	2300      	movs	r3, #0
 800659e:	4620      	mov	r0, r4
 80065a0:	4629      	mov	r1, r5
 80065a2:	f7fa fab1 	bl	8000b08 <__aeabi_dcmpeq>
 80065a6:	b108      	cbz	r0, 80065ac <__cvt+0xa4>
 80065a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80065ac:	2230      	movs	r2, #48	; 0x30
 80065ae:	9b03      	ldr	r3, [sp, #12]
 80065b0:	454b      	cmp	r3, r9
 80065b2:	d307      	bcc.n	80065c4 <__cvt+0xbc>
 80065b4:	9b03      	ldr	r3, [sp, #12]
 80065b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065b8:	1bdb      	subs	r3, r3, r7
 80065ba:	4638      	mov	r0, r7
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	b004      	add	sp, #16
 80065c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c4:	1c59      	adds	r1, r3, #1
 80065c6:	9103      	str	r1, [sp, #12]
 80065c8:	701a      	strb	r2, [r3, #0]
 80065ca:	e7f0      	b.n	80065ae <__cvt+0xa6>

080065cc <__exponent>:
 80065cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ce:	4603      	mov	r3, r0
 80065d0:	2900      	cmp	r1, #0
 80065d2:	bfb8      	it	lt
 80065d4:	4249      	neglt	r1, r1
 80065d6:	f803 2b02 	strb.w	r2, [r3], #2
 80065da:	bfb4      	ite	lt
 80065dc:	222d      	movlt	r2, #45	; 0x2d
 80065de:	222b      	movge	r2, #43	; 0x2b
 80065e0:	2909      	cmp	r1, #9
 80065e2:	7042      	strb	r2, [r0, #1]
 80065e4:	dd2a      	ble.n	800663c <__exponent+0x70>
 80065e6:	f10d 0407 	add.w	r4, sp, #7
 80065ea:	46a4      	mov	ip, r4
 80065ec:	270a      	movs	r7, #10
 80065ee:	46a6      	mov	lr, r4
 80065f0:	460a      	mov	r2, r1
 80065f2:	fb91 f6f7 	sdiv	r6, r1, r7
 80065f6:	fb07 1516 	mls	r5, r7, r6, r1
 80065fa:	3530      	adds	r5, #48	; 0x30
 80065fc:	2a63      	cmp	r2, #99	; 0x63
 80065fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8006602:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006606:	4631      	mov	r1, r6
 8006608:	dcf1      	bgt.n	80065ee <__exponent+0x22>
 800660a:	3130      	adds	r1, #48	; 0x30
 800660c:	f1ae 0502 	sub.w	r5, lr, #2
 8006610:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006614:	1c44      	adds	r4, r0, #1
 8006616:	4629      	mov	r1, r5
 8006618:	4561      	cmp	r1, ip
 800661a:	d30a      	bcc.n	8006632 <__exponent+0x66>
 800661c:	f10d 0209 	add.w	r2, sp, #9
 8006620:	eba2 020e 	sub.w	r2, r2, lr
 8006624:	4565      	cmp	r5, ip
 8006626:	bf88      	it	hi
 8006628:	2200      	movhi	r2, #0
 800662a:	4413      	add	r3, r2
 800662c:	1a18      	subs	r0, r3, r0
 800662e:	b003      	add	sp, #12
 8006630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006632:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006636:	f804 2f01 	strb.w	r2, [r4, #1]!
 800663a:	e7ed      	b.n	8006618 <__exponent+0x4c>
 800663c:	2330      	movs	r3, #48	; 0x30
 800663e:	3130      	adds	r1, #48	; 0x30
 8006640:	7083      	strb	r3, [r0, #2]
 8006642:	70c1      	strb	r1, [r0, #3]
 8006644:	1d03      	adds	r3, r0, #4
 8006646:	e7f1      	b.n	800662c <__exponent+0x60>

08006648 <_printf_float>:
 8006648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664c:	ed2d 8b02 	vpush	{d8}
 8006650:	b08d      	sub	sp, #52	; 0x34
 8006652:	460c      	mov	r4, r1
 8006654:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006658:	4616      	mov	r6, r2
 800665a:	461f      	mov	r7, r3
 800665c:	4605      	mov	r5, r0
 800665e:	f003 f8df 	bl	8009820 <_localeconv_r>
 8006662:	f8d0 a000 	ldr.w	sl, [r0]
 8006666:	4650      	mov	r0, sl
 8006668:	f7f9 fdd2 	bl	8000210 <strlen>
 800666c:	2300      	movs	r3, #0
 800666e:	930a      	str	r3, [sp, #40]	; 0x28
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	9305      	str	r3, [sp, #20]
 8006674:	f8d8 3000 	ldr.w	r3, [r8]
 8006678:	f894 b018 	ldrb.w	fp, [r4, #24]
 800667c:	3307      	adds	r3, #7
 800667e:	f023 0307 	bic.w	r3, r3, #7
 8006682:	f103 0208 	add.w	r2, r3, #8
 8006686:	f8c8 2000 	str.w	r2, [r8]
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006692:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006696:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800669a:	9307      	str	r3, [sp, #28]
 800669c:	f8cd 8018 	str.w	r8, [sp, #24]
 80066a0:	ee08 0a10 	vmov	s16, r0
 80066a4:	4b9f      	ldr	r3, [pc, #636]	; (8006924 <_printf_float+0x2dc>)
 80066a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066aa:	f04f 32ff 	mov.w	r2, #4294967295
 80066ae:	f7fa fa5d 	bl	8000b6c <__aeabi_dcmpun>
 80066b2:	bb88      	cbnz	r0, 8006718 <_printf_float+0xd0>
 80066b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066b8:	4b9a      	ldr	r3, [pc, #616]	; (8006924 <_printf_float+0x2dc>)
 80066ba:	f04f 32ff 	mov.w	r2, #4294967295
 80066be:	f7fa fa37 	bl	8000b30 <__aeabi_dcmple>
 80066c2:	bb48      	cbnz	r0, 8006718 <_printf_float+0xd0>
 80066c4:	2200      	movs	r2, #0
 80066c6:	2300      	movs	r3, #0
 80066c8:	4640      	mov	r0, r8
 80066ca:	4649      	mov	r1, r9
 80066cc:	f7fa fa26 	bl	8000b1c <__aeabi_dcmplt>
 80066d0:	b110      	cbz	r0, 80066d8 <_printf_float+0x90>
 80066d2:	232d      	movs	r3, #45	; 0x2d
 80066d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066d8:	4b93      	ldr	r3, [pc, #588]	; (8006928 <_printf_float+0x2e0>)
 80066da:	4894      	ldr	r0, [pc, #592]	; (800692c <_printf_float+0x2e4>)
 80066dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066e0:	bf94      	ite	ls
 80066e2:	4698      	movls	r8, r3
 80066e4:	4680      	movhi	r8, r0
 80066e6:	2303      	movs	r3, #3
 80066e8:	6123      	str	r3, [r4, #16]
 80066ea:	9b05      	ldr	r3, [sp, #20]
 80066ec:	f023 0204 	bic.w	r2, r3, #4
 80066f0:	6022      	str	r2, [r4, #0]
 80066f2:	f04f 0900 	mov.w	r9, #0
 80066f6:	9700      	str	r7, [sp, #0]
 80066f8:	4633      	mov	r3, r6
 80066fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80066fc:	4621      	mov	r1, r4
 80066fe:	4628      	mov	r0, r5
 8006700:	f000 f9d8 	bl	8006ab4 <_printf_common>
 8006704:	3001      	adds	r0, #1
 8006706:	f040 8090 	bne.w	800682a <_printf_float+0x1e2>
 800670a:	f04f 30ff 	mov.w	r0, #4294967295
 800670e:	b00d      	add	sp, #52	; 0x34
 8006710:	ecbd 8b02 	vpop	{d8}
 8006714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006718:	4642      	mov	r2, r8
 800671a:	464b      	mov	r3, r9
 800671c:	4640      	mov	r0, r8
 800671e:	4649      	mov	r1, r9
 8006720:	f7fa fa24 	bl	8000b6c <__aeabi_dcmpun>
 8006724:	b140      	cbz	r0, 8006738 <_printf_float+0xf0>
 8006726:	464b      	mov	r3, r9
 8006728:	2b00      	cmp	r3, #0
 800672a:	bfbc      	itt	lt
 800672c:	232d      	movlt	r3, #45	; 0x2d
 800672e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006732:	487f      	ldr	r0, [pc, #508]	; (8006930 <_printf_float+0x2e8>)
 8006734:	4b7f      	ldr	r3, [pc, #508]	; (8006934 <_printf_float+0x2ec>)
 8006736:	e7d1      	b.n	80066dc <_printf_float+0x94>
 8006738:	6863      	ldr	r3, [r4, #4]
 800673a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800673e:	9206      	str	r2, [sp, #24]
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	d13f      	bne.n	80067c4 <_printf_float+0x17c>
 8006744:	2306      	movs	r3, #6
 8006746:	6063      	str	r3, [r4, #4]
 8006748:	9b05      	ldr	r3, [sp, #20]
 800674a:	6861      	ldr	r1, [r4, #4]
 800674c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006750:	2300      	movs	r3, #0
 8006752:	9303      	str	r3, [sp, #12]
 8006754:	ab0a      	add	r3, sp, #40	; 0x28
 8006756:	e9cd b301 	strd	fp, r3, [sp, #4]
 800675a:	ab09      	add	r3, sp, #36	; 0x24
 800675c:	ec49 8b10 	vmov	d0, r8, r9
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	6022      	str	r2, [r4, #0]
 8006764:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006768:	4628      	mov	r0, r5
 800676a:	f7ff fecd 	bl	8006508 <__cvt>
 800676e:	9b06      	ldr	r3, [sp, #24]
 8006770:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006772:	2b47      	cmp	r3, #71	; 0x47
 8006774:	4680      	mov	r8, r0
 8006776:	d108      	bne.n	800678a <_printf_float+0x142>
 8006778:	1cc8      	adds	r0, r1, #3
 800677a:	db02      	blt.n	8006782 <_printf_float+0x13a>
 800677c:	6863      	ldr	r3, [r4, #4]
 800677e:	4299      	cmp	r1, r3
 8006780:	dd41      	ble.n	8006806 <_printf_float+0x1be>
 8006782:	f1ab 0b02 	sub.w	fp, fp, #2
 8006786:	fa5f fb8b 	uxtb.w	fp, fp
 800678a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800678e:	d820      	bhi.n	80067d2 <_printf_float+0x18a>
 8006790:	3901      	subs	r1, #1
 8006792:	465a      	mov	r2, fp
 8006794:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006798:	9109      	str	r1, [sp, #36]	; 0x24
 800679a:	f7ff ff17 	bl	80065cc <__exponent>
 800679e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a0:	1813      	adds	r3, r2, r0
 80067a2:	2a01      	cmp	r2, #1
 80067a4:	4681      	mov	r9, r0
 80067a6:	6123      	str	r3, [r4, #16]
 80067a8:	dc02      	bgt.n	80067b0 <_printf_float+0x168>
 80067aa:	6822      	ldr	r2, [r4, #0]
 80067ac:	07d2      	lsls	r2, r2, #31
 80067ae:	d501      	bpl.n	80067b4 <_printf_float+0x16c>
 80067b0:	3301      	adds	r3, #1
 80067b2:	6123      	str	r3, [r4, #16]
 80067b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d09c      	beq.n	80066f6 <_printf_float+0xae>
 80067bc:	232d      	movs	r3, #45	; 0x2d
 80067be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067c2:	e798      	b.n	80066f6 <_printf_float+0xae>
 80067c4:	9a06      	ldr	r2, [sp, #24]
 80067c6:	2a47      	cmp	r2, #71	; 0x47
 80067c8:	d1be      	bne.n	8006748 <_printf_float+0x100>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1bc      	bne.n	8006748 <_printf_float+0x100>
 80067ce:	2301      	movs	r3, #1
 80067d0:	e7b9      	b.n	8006746 <_printf_float+0xfe>
 80067d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067d6:	d118      	bne.n	800680a <_printf_float+0x1c2>
 80067d8:	2900      	cmp	r1, #0
 80067da:	6863      	ldr	r3, [r4, #4]
 80067dc:	dd0b      	ble.n	80067f6 <_printf_float+0x1ae>
 80067de:	6121      	str	r1, [r4, #16]
 80067e0:	b913      	cbnz	r3, 80067e8 <_printf_float+0x1a0>
 80067e2:	6822      	ldr	r2, [r4, #0]
 80067e4:	07d0      	lsls	r0, r2, #31
 80067e6:	d502      	bpl.n	80067ee <_printf_float+0x1a6>
 80067e8:	3301      	adds	r3, #1
 80067ea:	440b      	add	r3, r1
 80067ec:	6123      	str	r3, [r4, #16]
 80067ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80067f0:	f04f 0900 	mov.w	r9, #0
 80067f4:	e7de      	b.n	80067b4 <_printf_float+0x16c>
 80067f6:	b913      	cbnz	r3, 80067fe <_printf_float+0x1b6>
 80067f8:	6822      	ldr	r2, [r4, #0]
 80067fa:	07d2      	lsls	r2, r2, #31
 80067fc:	d501      	bpl.n	8006802 <_printf_float+0x1ba>
 80067fe:	3302      	adds	r3, #2
 8006800:	e7f4      	b.n	80067ec <_printf_float+0x1a4>
 8006802:	2301      	movs	r3, #1
 8006804:	e7f2      	b.n	80067ec <_printf_float+0x1a4>
 8006806:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800680a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800680c:	4299      	cmp	r1, r3
 800680e:	db05      	blt.n	800681c <_printf_float+0x1d4>
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	6121      	str	r1, [r4, #16]
 8006814:	07d8      	lsls	r0, r3, #31
 8006816:	d5ea      	bpl.n	80067ee <_printf_float+0x1a6>
 8006818:	1c4b      	adds	r3, r1, #1
 800681a:	e7e7      	b.n	80067ec <_printf_float+0x1a4>
 800681c:	2900      	cmp	r1, #0
 800681e:	bfd4      	ite	le
 8006820:	f1c1 0202 	rsble	r2, r1, #2
 8006824:	2201      	movgt	r2, #1
 8006826:	4413      	add	r3, r2
 8006828:	e7e0      	b.n	80067ec <_printf_float+0x1a4>
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	055a      	lsls	r2, r3, #21
 800682e:	d407      	bmi.n	8006840 <_printf_float+0x1f8>
 8006830:	6923      	ldr	r3, [r4, #16]
 8006832:	4642      	mov	r2, r8
 8006834:	4631      	mov	r1, r6
 8006836:	4628      	mov	r0, r5
 8006838:	47b8      	blx	r7
 800683a:	3001      	adds	r0, #1
 800683c:	d12c      	bne.n	8006898 <_printf_float+0x250>
 800683e:	e764      	b.n	800670a <_printf_float+0xc2>
 8006840:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006844:	f240 80e0 	bls.w	8006a08 <_printf_float+0x3c0>
 8006848:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800684c:	2200      	movs	r2, #0
 800684e:	2300      	movs	r3, #0
 8006850:	f7fa f95a 	bl	8000b08 <__aeabi_dcmpeq>
 8006854:	2800      	cmp	r0, #0
 8006856:	d034      	beq.n	80068c2 <_printf_float+0x27a>
 8006858:	4a37      	ldr	r2, [pc, #220]	; (8006938 <_printf_float+0x2f0>)
 800685a:	2301      	movs	r3, #1
 800685c:	4631      	mov	r1, r6
 800685e:	4628      	mov	r0, r5
 8006860:	47b8      	blx	r7
 8006862:	3001      	adds	r0, #1
 8006864:	f43f af51 	beq.w	800670a <_printf_float+0xc2>
 8006868:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800686c:	429a      	cmp	r2, r3
 800686e:	db02      	blt.n	8006876 <_printf_float+0x22e>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	07d8      	lsls	r0, r3, #31
 8006874:	d510      	bpl.n	8006898 <_printf_float+0x250>
 8006876:	ee18 3a10 	vmov	r3, s16
 800687a:	4652      	mov	r2, sl
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f43f af41 	beq.w	800670a <_printf_float+0xc2>
 8006888:	f04f 0800 	mov.w	r8, #0
 800688c:	f104 091a 	add.w	r9, r4, #26
 8006890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006892:	3b01      	subs	r3, #1
 8006894:	4543      	cmp	r3, r8
 8006896:	dc09      	bgt.n	80068ac <_printf_float+0x264>
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	079b      	lsls	r3, r3, #30
 800689c:	f100 8105 	bmi.w	8006aaa <_printf_float+0x462>
 80068a0:	68e0      	ldr	r0, [r4, #12]
 80068a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068a4:	4298      	cmp	r0, r3
 80068a6:	bfb8      	it	lt
 80068a8:	4618      	movlt	r0, r3
 80068aa:	e730      	b.n	800670e <_printf_float+0xc6>
 80068ac:	2301      	movs	r3, #1
 80068ae:	464a      	mov	r2, r9
 80068b0:	4631      	mov	r1, r6
 80068b2:	4628      	mov	r0, r5
 80068b4:	47b8      	blx	r7
 80068b6:	3001      	adds	r0, #1
 80068b8:	f43f af27 	beq.w	800670a <_printf_float+0xc2>
 80068bc:	f108 0801 	add.w	r8, r8, #1
 80068c0:	e7e6      	b.n	8006890 <_printf_float+0x248>
 80068c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	dc39      	bgt.n	800693c <_printf_float+0x2f4>
 80068c8:	4a1b      	ldr	r2, [pc, #108]	; (8006938 <_printf_float+0x2f0>)
 80068ca:	2301      	movs	r3, #1
 80068cc:	4631      	mov	r1, r6
 80068ce:	4628      	mov	r0, r5
 80068d0:	47b8      	blx	r7
 80068d2:	3001      	adds	r0, #1
 80068d4:	f43f af19 	beq.w	800670a <_printf_float+0xc2>
 80068d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068dc:	4313      	orrs	r3, r2
 80068de:	d102      	bne.n	80068e6 <_printf_float+0x29e>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	07d9      	lsls	r1, r3, #31
 80068e4:	d5d8      	bpl.n	8006898 <_printf_float+0x250>
 80068e6:	ee18 3a10 	vmov	r3, s16
 80068ea:	4652      	mov	r2, sl
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f af09 	beq.w	800670a <_printf_float+0xc2>
 80068f8:	f04f 0900 	mov.w	r9, #0
 80068fc:	f104 0a1a 	add.w	sl, r4, #26
 8006900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006902:	425b      	negs	r3, r3
 8006904:	454b      	cmp	r3, r9
 8006906:	dc01      	bgt.n	800690c <_printf_float+0x2c4>
 8006908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800690a:	e792      	b.n	8006832 <_printf_float+0x1ea>
 800690c:	2301      	movs	r3, #1
 800690e:	4652      	mov	r2, sl
 8006910:	4631      	mov	r1, r6
 8006912:	4628      	mov	r0, r5
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	f43f aef7 	beq.w	800670a <_printf_float+0xc2>
 800691c:	f109 0901 	add.w	r9, r9, #1
 8006920:	e7ee      	b.n	8006900 <_printf_float+0x2b8>
 8006922:	bf00      	nop
 8006924:	7fefffff 	.word	0x7fefffff
 8006928:	0800bf0c 	.word	0x0800bf0c
 800692c:	0800bf10 	.word	0x0800bf10
 8006930:	0800bf18 	.word	0x0800bf18
 8006934:	0800bf14 	.word	0x0800bf14
 8006938:	0800bf1c 	.word	0x0800bf1c
 800693c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800693e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006940:	429a      	cmp	r2, r3
 8006942:	bfa8      	it	ge
 8006944:	461a      	movge	r2, r3
 8006946:	2a00      	cmp	r2, #0
 8006948:	4691      	mov	r9, r2
 800694a:	dc37      	bgt.n	80069bc <_printf_float+0x374>
 800694c:	f04f 0b00 	mov.w	fp, #0
 8006950:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006954:	f104 021a 	add.w	r2, r4, #26
 8006958:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800695a:	9305      	str	r3, [sp, #20]
 800695c:	eba3 0309 	sub.w	r3, r3, r9
 8006960:	455b      	cmp	r3, fp
 8006962:	dc33      	bgt.n	80069cc <_printf_float+0x384>
 8006964:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006968:	429a      	cmp	r2, r3
 800696a:	db3b      	blt.n	80069e4 <_printf_float+0x39c>
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	07da      	lsls	r2, r3, #31
 8006970:	d438      	bmi.n	80069e4 <_printf_float+0x39c>
 8006972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006974:	9a05      	ldr	r2, [sp, #20]
 8006976:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006978:	1a9a      	subs	r2, r3, r2
 800697a:	eba3 0901 	sub.w	r9, r3, r1
 800697e:	4591      	cmp	r9, r2
 8006980:	bfa8      	it	ge
 8006982:	4691      	movge	r9, r2
 8006984:	f1b9 0f00 	cmp.w	r9, #0
 8006988:	dc35      	bgt.n	80069f6 <_printf_float+0x3ae>
 800698a:	f04f 0800 	mov.w	r8, #0
 800698e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006992:	f104 0a1a 	add.w	sl, r4, #26
 8006996:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800699a:	1a9b      	subs	r3, r3, r2
 800699c:	eba3 0309 	sub.w	r3, r3, r9
 80069a0:	4543      	cmp	r3, r8
 80069a2:	f77f af79 	ble.w	8006898 <_printf_float+0x250>
 80069a6:	2301      	movs	r3, #1
 80069a8:	4652      	mov	r2, sl
 80069aa:	4631      	mov	r1, r6
 80069ac:	4628      	mov	r0, r5
 80069ae:	47b8      	blx	r7
 80069b0:	3001      	adds	r0, #1
 80069b2:	f43f aeaa 	beq.w	800670a <_printf_float+0xc2>
 80069b6:	f108 0801 	add.w	r8, r8, #1
 80069ba:	e7ec      	b.n	8006996 <_printf_float+0x34e>
 80069bc:	4613      	mov	r3, r2
 80069be:	4631      	mov	r1, r6
 80069c0:	4642      	mov	r2, r8
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	d1c0      	bne.n	800694c <_printf_float+0x304>
 80069ca:	e69e      	b.n	800670a <_printf_float+0xc2>
 80069cc:	2301      	movs	r3, #1
 80069ce:	4631      	mov	r1, r6
 80069d0:	4628      	mov	r0, r5
 80069d2:	9205      	str	r2, [sp, #20]
 80069d4:	47b8      	blx	r7
 80069d6:	3001      	adds	r0, #1
 80069d8:	f43f ae97 	beq.w	800670a <_printf_float+0xc2>
 80069dc:	9a05      	ldr	r2, [sp, #20]
 80069de:	f10b 0b01 	add.w	fp, fp, #1
 80069e2:	e7b9      	b.n	8006958 <_printf_float+0x310>
 80069e4:	ee18 3a10 	vmov	r3, s16
 80069e8:	4652      	mov	r2, sl
 80069ea:	4631      	mov	r1, r6
 80069ec:	4628      	mov	r0, r5
 80069ee:	47b8      	blx	r7
 80069f0:	3001      	adds	r0, #1
 80069f2:	d1be      	bne.n	8006972 <_printf_float+0x32a>
 80069f4:	e689      	b.n	800670a <_printf_float+0xc2>
 80069f6:	9a05      	ldr	r2, [sp, #20]
 80069f8:	464b      	mov	r3, r9
 80069fa:	4442      	add	r2, r8
 80069fc:	4631      	mov	r1, r6
 80069fe:	4628      	mov	r0, r5
 8006a00:	47b8      	blx	r7
 8006a02:	3001      	adds	r0, #1
 8006a04:	d1c1      	bne.n	800698a <_printf_float+0x342>
 8006a06:	e680      	b.n	800670a <_printf_float+0xc2>
 8006a08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a0a:	2a01      	cmp	r2, #1
 8006a0c:	dc01      	bgt.n	8006a12 <_printf_float+0x3ca>
 8006a0e:	07db      	lsls	r3, r3, #31
 8006a10:	d538      	bpl.n	8006a84 <_printf_float+0x43c>
 8006a12:	2301      	movs	r3, #1
 8006a14:	4642      	mov	r2, r8
 8006a16:	4631      	mov	r1, r6
 8006a18:	4628      	mov	r0, r5
 8006a1a:	47b8      	blx	r7
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	f43f ae74 	beq.w	800670a <_printf_float+0xc2>
 8006a22:	ee18 3a10 	vmov	r3, s16
 8006a26:	4652      	mov	r2, sl
 8006a28:	4631      	mov	r1, r6
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	47b8      	blx	r7
 8006a2e:	3001      	adds	r0, #1
 8006a30:	f43f ae6b 	beq.w	800670a <_printf_float+0xc2>
 8006a34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a38:	2200      	movs	r2, #0
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f7fa f864 	bl	8000b08 <__aeabi_dcmpeq>
 8006a40:	b9d8      	cbnz	r0, 8006a7a <_printf_float+0x432>
 8006a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a44:	f108 0201 	add.w	r2, r8, #1
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	47b8      	blx	r7
 8006a50:	3001      	adds	r0, #1
 8006a52:	d10e      	bne.n	8006a72 <_printf_float+0x42a>
 8006a54:	e659      	b.n	800670a <_printf_float+0xc2>
 8006a56:	2301      	movs	r3, #1
 8006a58:	4652      	mov	r2, sl
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	47b8      	blx	r7
 8006a60:	3001      	adds	r0, #1
 8006a62:	f43f ae52 	beq.w	800670a <_printf_float+0xc2>
 8006a66:	f108 0801 	add.w	r8, r8, #1
 8006a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	4543      	cmp	r3, r8
 8006a70:	dcf1      	bgt.n	8006a56 <_printf_float+0x40e>
 8006a72:	464b      	mov	r3, r9
 8006a74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a78:	e6dc      	b.n	8006834 <_printf_float+0x1ec>
 8006a7a:	f04f 0800 	mov.w	r8, #0
 8006a7e:	f104 0a1a 	add.w	sl, r4, #26
 8006a82:	e7f2      	b.n	8006a6a <_printf_float+0x422>
 8006a84:	2301      	movs	r3, #1
 8006a86:	4642      	mov	r2, r8
 8006a88:	e7df      	b.n	8006a4a <_printf_float+0x402>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	464a      	mov	r2, r9
 8006a8e:	4631      	mov	r1, r6
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b8      	blx	r7
 8006a94:	3001      	adds	r0, #1
 8006a96:	f43f ae38 	beq.w	800670a <_printf_float+0xc2>
 8006a9a:	f108 0801 	add.w	r8, r8, #1
 8006a9e:	68e3      	ldr	r3, [r4, #12]
 8006aa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006aa2:	1a5b      	subs	r3, r3, r1
 8006aa4:	4543      	cmp	r3, r8
 8006aa6:	dcf0      	bgt.n	8006a8a <_printf_float+0x442>
 8006aa8:	e6fa      	b.n	80068a0 <_printf_float+0x258>
 8006aaa:	f04f 0800 	mov.w	r8, #0
 8006aae:	f104 0919 	add.w	r9, r4, #25
 8006ab2:	e7f4      	b.n	8006a9e <_printf_float+0x456>

08006ab4 <_printf_common>:
 8006ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab8:	4616      	mov	r6, r2
 8006aba:	4699      	mov	r9, r3
 8006abc:	688a      	ldr	r2, [r1, #8]
 8006abe:	690b      	ldr	r3, [r1, #16]
 8006ac0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	bfb8      	it	lt
 8006ac8:	4613      	movlt	r3, r2
 8006aca:	6033      	str	r3, [r6, #0]
 8006acc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ad0:	4607      	mov	r7, r0
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	b10a      	cbz	r2, 8006ada <_printf_common+0x26>
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	6033      	str	r3, [r6, #0]
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	0699      	lsls	r1, r3, #26
 8006ade:	bf42      	ittt	mi
 8006ae0:	6833      	ldrmi	r3, [r6, #0]
 8006ae2:	3302      	addmi	r3, #2
 8006ae4:	6033      	strmi	r3, [r6, #0]
 8006ae6:	6825      	ldr	r5, [r4, #0]
 8006ae8:	f015 0506 	ands.w	r5, r5, #6
 8006aec:	d106      	bne.n	8006afc <_printf_common+0x48>
 8006aee:	f104 0a19 	add.w	sl, r4, #25
 8006af2:	68e3      	ldr	r3, [r4, #12]
 8006af4:	6832      	ldr	r2, [r6, #0]
 8006af6:	1a9b      	subs	r3, r3, r2
 8006af8:	42ab      	cmp	r3, r5
 8006afa:	dc26      	bgt.n	8006b4a <_printf_common+0x96>
 8006afc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b00:	1e13      	subs	r3, r2, #0
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	bf18      	it	ne
 8006b06:	2301      	movne	r3, #1
 8006b08:	0692      	lsls	r2, r2, #26
 8006b0a:	d42b      	bmi.n	8006b64 <_printf_common+0xb0>
 8006b0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b10:	4649      	mov	r1, r9
 8006b12:	4638      	mov	r0, r7
 8006b14:	47c0      	blx	r8
 8006b16:	3001      	adds	r0, #1
 8006b18:	d01e      	beq.n	8006b58 <_printf_common+0xa4>
 8006b1a:	6823      	ldr	r3, [r4, #0]
 8006b1c:	68e5      	ldr	r5, [r4, #12]
 8006b1e:	6832      	ldr	r2, [r6, #0]
 8006b20:	f003 0306 	and.w	r3, r3, #6
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	bf08      	it	eq
 8006b28:	1aad      	subeq	r5, r5, r2
 8006b2a:	68a3      	ldr	r3, [r4, #8]
 8006b2c:	6922      	ldr	r2, [r4, #16]
 8006b2e:	bf0c      	ite	eq
 8006b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b34:	2500      	movne	r5, #0
 8006b36:	4293      	cmp	r3, r2
 8006b38:	bfc4      	itt	gt
 8006b3a:	1a9b      	subgt	r3, r3, r2
 8006b3c:	18ed      	addgt	r5, r5, r3
 8006b3e:	2600      	movs	r6, #0
 8006b40:	341a      	adds	r4, #26
 8006b42:	42b5      	cmp	r5, r6
 8006b44:	d11a      	bne.n	8006b7c <_printf_common+0xc8>
 8006b46:	2000      	movs	r0, #0
 8006b48:	e008      	b.n	8006b5c <_printf_common+0xa8>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	4652      	mov	r2, sl
 8006b4e:	4649      	mov	r1, r9
 8006b50:	4638      	mov	r0, r7
 8006b52:	47c0      	blx	r8
 8006b54:	3001      	adds	r0, #1
 8006b56:	d103      	bne.n	8006b60 <_printf_common+0xac>
 8006b58:	f04f 30ff 	mov.w	r0, #4294967295
 8006b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b60:	3501      	adds	r5, #1
 8006b62:	e7c6      	b.n	8006af2 <_printf_common+0x3e>
 8006b64:	18e1      	adds	r1, r4, r3
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	2030      	movs	r0, #48	; 0x30
 8006b6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b6e:	4422      	add	r2, r4
 8006b70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b78:	3302      	adds	r3, #2
 8006b7a:	e7c7      	b.n	8006b0c <_printf_common+0x58>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4622      	mov	r2, r4
 8006b80:	4649      	mov	r1, r9
 8006b82:	4638      	mov	r0, r7
 8006b84:	47c0      	blx	r8
 8006b86:	3001      	adds	r0, #1
 8006b88:	d0e6      	beq.n	8006b58 <_printf_common+0xa4>
 8006b8a:	3601      	adds	r6, #1
 8006b8c:	e7d9      	b.n	8006b42 <_printf_common+0x8e>
	...

08006b90 <_printf_i>:
 8006b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b94:	7e0f      	ldrb	r7, [r1, #24]
 8006b96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b98:	2f78      	cmp	r7, #120	; 0x78
 8006b9a:	4691      	mov	r9, r2
 8006b9c:	4680      	mov	r8, r0
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	469a      	mov	sl, r3
 8006ba2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ba6:	d807      	bhi.n	8006bb8 <_printf_i+0x28>
 8006ba8:	2f62      	cmp	r7, #98	; 0x62
 8006baa:	d80a      	bhi.n	8006bc2 <_printf_i+0x32>
 8006bac:	2f00      	cmp	r7, #0
 8006bae:	f000 80d8 	beq.w	8006d62 <_printf_i+0x1d2>
 8006bb2:	2f58      	cmp	r7, #88	; 0x58
 8006bb4:	f000 80a3 	beq.w	8006cfe <_printf_i+0x16e>
 8006bb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bc0:	e03a      	b.n	8006c38 <_printf_i+0xa8>
 8006bc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bc6:	2b15      	cmp	r3, #21
 8006bc8:	d8f6      	bhi.n	8006bb8 <_printf_i+0x28>
 8006bca:	a101      	add	r1, pc, #4	; (adr r1, 8006bd0 <_printf_i+0x40>)
 8006bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bd0:	08006c29 	.word	0x08006c29
 8006bd4:	08006c3d 	.word	0x08006c3d
 8006bd8:	08006bb9 	.word	0x08006bb9
 8006bdc:	08006bb9 	.word	0x08006bb9
 8006be0:	08006bb9 	.word	0x08006bb9
 8006be4:	08006bb9 	.word	0x08006bb9
 8006be8:	08006c3d 	.word	0x08006c3d
 8006bec:	08006bb9 	.word	0x08006bb9
 8006bf0:	08006bb9 	.word	0x08006bb9
 8006bf4:	08006bb9 	.word	0x08006bb9
 8006bf8:	08006bb9 	.word	0x08006bb9
 8006bfc:	08006d49 	.word	0x08006d49
 8006c00:	08006c6d 	.word	0x08006c6d
 8006c04:	08006d2b 	.word	0x08006d2b
 8006c08:	08006bb9 	.word	0x08006bb9
 8006c0c:	08006bb9 	.word	0x08006bb9
 8006c10:	08006d6b 	.word	0x08006d6b
 8006c14:	08006bb9 	.word	0x08006bb9
 8006c18:	08006c6d 	.word	0x08006c6d
 8006c1c:	08006bb9 	.word	0x08006bb9
 8006c20:	08006bb9 	.word	0x08006bb9
 8006c24:	08006d33 	.word	0x08006d33
 8006c28:	682b      	ldr	r3, [r5, #0]
 8006c2a:	1d1a      	adds	r2, r3, #4
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	602a      	str	r2, [r5, #0]
 8006c30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e0a3      	b.n	8006d84 <_printf_i+0x1f4>
 8006c3c:	6820      	ldr	r0, [r4, #0]
 8006c3e:	6829      	ldr	r1, [r5, #0]
 8006c40:	0606      	lsls	r6, r0, #24
 8006c42:	f101 0304 	add.w	r3, r1, #4
 8006c46:	d50a      	bpl.n	8006c5e <_printf_i+0xce>
 8006c48:	680e      	ldr	r6, [r1, #0]
 8006c4a:	602b      	str	r3, [r5, #0]
 8006c4c:	2e00      	cmp	r6, #0
 8006c4e:	da03      	bge.n	8006c58 <_printf_i+0xc8>
 8006c50:	232d      	movs	r3, #45	; 0x2d
 8006c52:	4276      	negs	r6, r6
 8006c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c58:	485e      	ldr	r0, [pc, #376]	; (8006dd4 <_printf_i+0x244>)
 8006c5a:	230a      	movs	r3, #10
 8006c5c:	e019      	b.n	8006c92 <_printf_i+0x102>
 8006c5e:	680e      	ldr	r6, [r1, #0]
 8006c60:	602b      	str	r3, [r5, #0]
 8006c62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c66:	bf18      	it	ne
 8006c68:	b236      	sxthne	r6, r6
 8006c6a:	e7ef      	b.n	8006c4c <_printf_i+0xbc>
 8006c6c:	682b      	ldr	r3, [r5, #0]
 8006c6e:	6820      	ldr	r0, [r4, #0]
 8006c70:	1d19      	adds	r1, r3, #4
 8006c72:	6029      	str	r1, [r5, #0]
 8006c74:	0601      	lsls	r1, r0, #24
 8006c76:	d501      	bpl.n	8006c7c <_printf_i+0xec>
 8006c78:	681e      	ldr	r6, [r3, #0]
 8006c7a:	e002      	b.n	8006c82 <_printf_i+0xf2>
 8006c7c:	0646      	lsls	r6, r0, #25
 8006c7e:	d5fb      	bpl.n	8006c78 <_printf_i+0xe8>
 8006c80:	881e      	ldrh	r6, [r3, #0]
 8006c82:	4854      	ldr	r0, [pc, #336]	; (8006dd4 <_printf_i+0x244>)
 8006c84:	2f6f      	cmp	r7, #111	; 0x6f
 8006c86:	bf0c      	ite	eq
 8006c88:	2308      	moveq	r3, #8
 8006c8a:	230a      	movne	r3, #10
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c92:	6865      	ldr	r5, [r4, #4]
 8006c94:	60a5      	str	r5, [r4, #8]
 8006c96:	2d00      	cmp	r5, #0
 8006c98:	bfa2      	ittt	ge
 8006c9a:	6821      	ldrge	r1, [r4, #0]
 8006c9c:	f021 0104 	bicge.w	r1, r1, #4
 8006ca0:	6021      	strge	r1, [r4, #0]
 8006ca2:	b90e      	cbnz	r6, 8006ca8 <_printf_i+0x118>
 8006ca4:	2d00      	cmp	r5, #0
 8006ca6:	d04d      	beq.n	8006d44 <_printf_i+0x1b4>
 8006ca8:	4615      	mov	r5, r2
 8006caa:	fbb6 f1f3 	udiv	r1, r6, r3
 8006cae:	fb03 6711 	mls	r7, r3, r1, r6
 8006cb2:	5dc7      	ldrb	r7, [r0, r7]
 8006cb4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006cb8:	4637      	mov	r7, r6
 8006cba:	42bb      	cmp	r3, r7
 8006cbc:	460e      	mov	r6, r1
 8006cbe:	d9f4      	bls.n	8006caa <_printf_i+0x11a>
 8006cc0:	2b08      	cmp	r3, #8
 8006cc2:	d10b      	bne.n	8006cdc <_printf_i+0x14c>
 8006cc4:	6823      	ldr	r3, [r4, #0]
 8006cc6:	07de      	lsls	r6, r3, #31
 8006cc8:	d508      	bpl.n	8006cdc <_printf_i+0x14c>
 8006cca:	6923      	ldr	r3, [r4, #16]
 8006ccc:	6861      	ldr	r1, [r4, #4]
 8006cce:	4299      	cmp	r1, r3
 8006cd0:	bfde      	ittt	le
 8006cd2:	2330      	movle	r3, #48	; 0x30
 8006cd4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cd8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cdc:	1b52      	subs	r2, r2, r5
 8006cde:	6122      	str	r2, [r4, #16]
 8006ce0:	f8cd a000 	str.w	sl, [sp]
 8006ce4:	464b      	mov	r3, r9
 8006ce6:	aa03      	add	r2, sp, #12
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4640      	mov	r0, r8
 8006cec:	f7ff fee2 	bl	8006ab4 <_printf_common>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d14c      	bne.n	8006d8e <_printf_i+0x1fe>
 8006cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf8:	b004      	add	sp, #16
 8006cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfe:	4835      	ldr	r0, [pc, #212]	; (8006dd4 <_printf_i+0x244>)
 8006d00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d04:	6829      	ldr	r1, [r5, #0]
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d0c:	6029      	str	r1, [r5, #0]
 8006d0e:	061d      	lsls	r5, r3, #24
 8006d10:	d514      	bpl.n	8006d3c <_printf_i+0x1ac>
 8006d12:	07df      	lsls	r7, r3, #31
 8006d14:	bf44      	itt	mi
 8006d16:	f043 0320 	orrmi.w	r3, r3, #32
 8006d1a:	6023      	strmi	r3, [r4, #0]
 8006d1c:	b91e      	cbnz	r6, 8006d26 <_printf_i+0x196>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f023 0320 	bic.w	r3, r3, #32
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	2310      	movs	r3, #16
 8006d28:	e7b0      	b.n	8006c8c <_printf_i+0xfc>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	f043 0320 	orr.w	r3, r3, #32
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	2378      	movs	r3, #120	; 0x78
 8006d34:	4828      	ldr	r0, [pc, #160]	; (8006dd8 <_printf_i+0x248>)
 8006d36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d3a:	e7e3      	b.n	8006d04 <_printf_i+0x174>
 8006d3c:	0659      	lsls	r1, r3, #25
 8006d3e:	bf48      	it	mi
 8006d40:	b2b6      	uxthmi	r6, r6
 8006d42:	e7e6      	b.n	8006d12 <_printf_i+0x182>
 8006d44:	4615      	mov	r5, r2
 8006d46:	e7bb      	b.n	8006cc0 <_printf_i+0x130>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	6826      	ldr	r6, [r4, #0]
 8006d4c:	6961      	ldr	r1, [r4, #20]
 8006d4e:	1d18      	adds	r0, r3, #4
 8006d50:	6028      	str	r0, [r5, #0]
 8006d52:	0635      	lsls	r5, r6, #24
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	d501      	bpl.n	8006d5c <_printf_i+0x1cc>
 8006d58:	6019      	str	r1, [r3, #0]
 8006d5a:	e002      	b.n	8006d62 <_printf_i+0x1d2>
 8006d5c:	0670      	lsls	r0, r6, #25
 8006d5e:	d5fb      	bpl.n	8006d58 <_printf_i+0x1c8>
 8006d60:	8019      	strh	r1, [r3, #0]
 8006d62:	2300      	movs	r3, #0
 8006d64:	6123      	str	r3, [r4, #16]
 8006d66:	4615      	mov	r5, r2
 8006d68:	e7ba      	b.n	8006ce0 <_printf_i+0x150>
 8006d6a:	682b      	ldr	r3, [r5, #0]
 8006d6c:	1d1a      	adds	r2, r3, #4
 8006d6e:	602a      	str	r2, [r5, #0]
 8006d70:	681d      	ldr	r5, [r3, #0]
 8006d72:	6862      	ldr	r2, [r4, #4]
 8006d74:	2100      	movs	r1, #0
 8006d76:	4628      	mov	r0, r5
 8006d78:	f7f9 fa52 	bl	8000220 <memchr>
 8006d7c:	b108      	cbz	r0, 8006d82 <_printf_i+0x1f2>
 8006d7e:	1b40      	subs	r0, r0, r5
 8006d80:	6060      	str	r0, [r4, #4]
 8006d82:	6863      	ldr	r3, [r4, #4]
 8006d84:	6123      	str	r3, [r4, #16]
 8006d86:	2300      	movs	r3, #0
 8006d88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d8c:	e7a8      	b.n	8006ce0 <_printf_i+0x150>
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	462a      	mov	r2, r5
 8006d92:	4649      	mov	r1, r9
 8006d94:	4640      	mov	r0, r8
 8006d96:	47d0      	blx	sl
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d0ab      	beq.n	8006cf4 <_printf_i+0x164>
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	079b      	lsls	r3, r3, #30
 8006da0:	d413      	bmi.n	8006dca <_printf_i+0x23a>
 8006da2:	68e0      	ldr	r0, [r4, #12]
 8006da4:	9b03      	ldr	r3, [sp, #12]
 8006da6:	4298      	cmp	r0, r3
 8006da8:	bfb8      	it	lt
 8006daa:	4618      	movlt	r0, r3
 8006dac:	e7a4      	b.n	8006cf8 <_printf_i+0x168>
 8006dae:	2301      	movs	r3, #1
 8006db0:	4632      	mov	r2, r6
 8006db2:	4649      	mov	r1, r9
 8006db4:	4640      	mov	r0, r8
 8006db6:	47d0      	blx	sl
 8006db8:	3001      	adds	r0, #1
 8006dba:	d09b      	beq.n	8006cf4 <_printf_i+0x164>
 8006dbc:	3501      	adds	r5, #1
 8006dbe:	68e3      	ldr	r3, [r4, #12]
 8006dc0:	9903      	ldr	r1, [sp, #12]
 8006dc2:	1a5b      	subs	r3, r3, r1
 8006dc4:	42ab      	cmp	r3, r5
 8006dc6:	dcf2      	bgt.n	8006dae <_printf_i+0x21e>
 8006dc8:	e7eb      	b.n	8006da2 <_printf_i+0x212>
 8006dca:	2500      	movs	r5, #0
 8006dcc:	f104 0619 	add.w	r6, r4, #25
 8006dd0:	e7f5      	b.n	8006dbe <_printf_i+0x22e>
 8006dd2:	bf00      	nop
 8006dd4:	0800bf1e 	.word	0x0800bf1e
 8006dd8:	0800bf2f 	.word	0x0800bf2f

08006ddc <_scanf_float>:
 8006ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de0:	b087      	sub	sp, #28
 8006de2:	4617      	mov	r7, r2
 8006de4:	9303      	str	r3, [sp, #12]
 8006de6:	688b      	ldr	r3, [r1, #8]
 8006de8:	1e5a      	subs	r2, r3, #1
 8006dea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006dee:	bf83      	ittte	hi
 8006df0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006df4:	195b      	addhi	r3, r3, r5
 8006df6:	9302      	strhi	r3, [sp, #8]
 8006df8:	2300      	movls	r3, #0
 8006dfa:	bf86      	itte	hi
 8006dfc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006e00:	608b      	strhi	r3, [r1, #8]
 8006e02:	9302      	strls	r3, [sp, #8]
 8006e04:	680b      	ldr	r3, [r1, #0]
 8006e06:	468b      	mov	fp, r1
 8006e08:	2500      	movs	r5, #0
 8006e0a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006e0e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006e12:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006e16:	4680      	mov	r8, r0
 8006e18:	460c      	mov	r4, r1
 8006e1a:	465e      	mov	r6, fp
 8006e1c:	46aa      	mov	sl, r5
 8006e1e:	46a9      	mov	r9, r5
 8006e20:	9501      	str	r5, [sp, #4]
 8006e22:	68a2      	ldr	r2, [r4, #8]
 8006e24:	b152      	cbz	r2, 8006e3c <_scanf_float+0x60>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	2b4e      	cmp	r3, #78	; 0x4e
 8006e2c:	d864      	bhi.n	8006ef8 <_scanf_float+0x11c>
 8006e2e:	2b40      	cmp	r3, #64	; 0x40
 8006e30:	d83c      	bhi.n	8006eac <_scanf_float+0xd0>
 8006e32:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006e36:	b2c8      	uxtb	r0, r1
 8006e38:	280e      	cmp	r0, #14
 8006e3a:	d93a      	bls.n	8006eb2 <_scanf_float+0xd6>
 8006e3c:	f1b9 0f00 	cmp.w	r9, #0
 8006e40:	d003      	beq.n	8006e4a <_scanf_float+0x6e>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e4e:	f1ba 0f01 	cmp.w	sl, #1
 8006e52:	f200 8113 	bhi.w	800707c <_scanf_float+0x2a0>
 8006e56:	455e      	cmp	r6, fp
 8006e58:	f200 8105 	bhi.w	8007066 <_scanf_float+0x28a>
 8006e5c:	2501      	movs	r5, #1
 8006e5e:	4628      	mov	r0, r5
 8006e60:	b007      	add	sp, #28
 8006e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e66:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006e6a:	2a0d      	cmp	r2, #13
 8006e6c:	d8e6      	bhi.n	8006e3c <_scanf_float+0x60>
 8006e6e:	a101      	add	r1, pc, #4	; (adr r1, 8006e74 <_scanf_float+0x98>)
 8006e70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006e74:	08006fb3 	.word	0x08006fb3
 8006e78:	08006e3d 	.word	0x08006e3d
 8006e7c:	08006e3d 	.word	0x08006e3d
 8006e80:	08006e3d 	.word	0x08006e3d
 8006e84:	08007013 	.word	0x08007013
 8006e88:	08006feb 	.word	0x08006feb
 8006e8c:	08006e3d 	.word	0x08006e3d
 8006e90:	08006e3d 	.word	0x08006e3d
 8006e94:	08006fc1 	.word	0x08006fc1
 8006e98:	08006e3d 	.word	0x08006e3d
 8006e9c:	08006e3d 	.word	0x08006e3d
 8006ea0:	08006e3d 	.word	0x08006e3d
 8006ea4:	08006e3d 	.word	0x08006e3d
 8006ea8:	08006f79 	.word	0x08006f79
 8006eac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006eb0:	e7db      	b.n	8006e6a <_scanf_float+0x8e>
 8006eb2:	290e      	cmp	r1, #14
 8006eb4:	d8c2      	bhi.n	8006e3c <_scanf_float+0x60>
 8006eb6:	a001      	add	r0, pc, #4	; (adr r0, 8006ebc <_scanf_float+0xe0>)
 8006eb8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006ebc:	08006f6b 	.word	0x08006f6b
 8006ec0:	08006e3d 	.word	0x08006e3d
 8006ec4:	08006f6b 	.word	0x08006f6b
 8006ec8:	08006fff 	.word	0x08006fff
 8006ecc:	08006e3d 	.word	0x08006e3d
 8006ed0:	08006f19 	.word	0x08006f19
 8006ed4:	08006f55 	.word	0x08006f55
 8006ed8:	08006f55 	.word	0x08006f55
 8006edc:	08006f55 	.word	0x08006f55
 8006ee0:	08006f55 	.word	0x08006f55
 8006ee4:	08006f55 	.word	0x08006f55
 8006ee8:	08006f55 	.word	0x08006f55
 8006eec:	08006f55 	.word	0x08006f55
 8006ef0:	08006f55 	.word	0x08006f55
 8006ef4:	08006f55 	.word	0x08006f55
 8006ef8:	2b6e      	cmp	r3, #110	; 0x6e
 8006efa:	d809      	bhi.n	8006f10 <_scanf_float+0x134>
 8006efc:	2b60      	cmp	r3, #96	; 0x60
 8006efe:	d8b2      	bhi.n	8006e66 <_scanf_float+0x8a>
 8006f00:	2b54      	cmp	r3, #84	; 0x54
 8006f02:	d077      	beq.n	8006ff4 <_scanf_float+0x218>
 8006f04:	2b59      	cmp	r3, #89	; 0x59
 8006f06:	d199      	bne.n	8006e3c <_scanf_float+0x60>
 8006f08:	2d07      	cmp	r5, #7
 8006f0a:	d197      	bne.n	8006e3c <_scanf_float+0x60>
 8006f0c:	2508      	movs	r5, #8
 8006f0e:	e029      	b.n	8006f64 <_scanf_float+0x188>
 8006f10:	2b74      	cmp	r3, #116	; 0x74
 8006f12:	d06f      	beq.n	8006ff4 <_scanf_float+0x218>
 8006f14:	2b79      	cmp	r3, #121	; 0x79
 8006f16:	e7f6      	b.n	8006f06 <_scanf_float+0x12a>
 8006f18:	6821      	ldr	r1, [r4, #0]
 8006f1a:	05c8      	lsls	r0, r1, #23
 8006f1c:	d51a      	bpl.n	8006f54 <_scanf_float+0x178>
 8006f1e:	9b02      	ldr	r3, [sp, #8]
 8006f20:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006f24:	6021      	str	r1, [r4, #0]
 8006f26:	f109 0901 	add.w	r9, r9, #1
 8006f2a:	b11b      	cbz	r3, 8006f34 <_scanf_float+0x158>
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	3201      	adds	r2, #1
 8006f30:	9302      	str	r3, [sp, #8]
 8006f32:	60a2      	str	r2, [r4, #8]
 8006f34:	68a3      	ldr	r3, [r4, #8]
 8006f36:	3b01      	subs	r3, #1
 8006f38:	60a3      	str	r3, [r4, #8]
 8006f3a:	6923      	ldr	r3, [r4, #16]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	6123      	str	r3, [r4, #16]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	3b01      	subs	r3, #1
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	607b      	str	r3, [r7, #4]
 8006f48:	f340 8084 	ble.w	8007054 <_scanf_float+0x278>
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	603b      	str	r3, [r7, #0]
 8006f52:	e766      	b.n	8006e22 <_scanf_float+0x46>
 8006f54:	eb1a 0f05 	cmn.w	sl, r5
 8006f58:	f47f af70 	bne.w	8006e3c <_scanf_float+0x60>
 8006f5c:	6822      	ldr	r2, [r4, #0]
 8006f5e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006f62:	6022      	str	r2, [r4, #0]
 8006f64:	f806 3b01 	strb.w	r3, [r6], #1
 8006f68:	e7e4      	b.n	8006f34 <_scanf_float+0x158>
 8006f6a:	6822      	ldr	r2, [r4, #0]
 8006f6c:	0610      	lsls	r0, r2, #24
 8006f6e:	f57f af65 	bpl.w	8006e3c <_scanf_float+0x60>
 8006f72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f76:	e7f4      	b.n	8006f62 <_scanf_float+0x186>
 8006f78:	f1ba 0f00 	cmp.w	sl, #0
 8006f7c:	d10e      	bne.n	8006f9c <_scanf_float+0x1c0>
 8006f7e:	f1b9 0f00 	cmp.w	r9, #0
 8006f82:	d10e      	bne.n	8006fa2 <_scanf_float+0x1c6>
 8006f84:	6822      	ldr	r2, [r4, #0]
 8006f86:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006f8a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006f8e:	d108      	bne.n	8006fa2 <_scanf_float+0x1c6>
 8006f90:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006f94:	6022      	str	r2, [r4, #0]
 8006f96:	f04f 0a01 	mov.w	sl, #1
 8006f9a:	e7e3      	b.n	8006f64 <_scanf_float+0x188>
 8006f9c:	f1ba 0f02 	cmp.w	sl, #2
 8006fa0:	d055      	beq.n	800704e <_scanf_float+0x272>
 8006fa2:	2d01      	cmp	r5, #1
 8006fa4:	d002      	beq.n	8006fac <_scanf_float+0x1d0>
 8006fa6:	2d04      	cmp	r5, #4
 8006fa8:	f47f af48 	bne.w	8006e3c <_scanf_float+0x60>
 8006fac:	3501      	adds	r5, #1
 8006fae:	b2ed      	uxtb	r5, r5
 8006fb0:	e7d8      	b.n	8006f64 <_scanf_float+0x188>
 8006fb2:	f1ba 0f01 	cmp.w	sl, #1
 8006fb6:	f47f af41 	bne.w	8006e3c <_scanf_float+0x60>
 8006fba:	f04f 0a02 	mov.w	sl, #2
 8006fbe:	e7d1      	b.n	8006f64 <_scanf_float+0x188>
 8006fc0:	b97d      	cbnz	r5, 8006fe2 <_scanf_float+0x206>
 8006fc2:	f1b9 0f00 	cmp.w	r9, #0
 8006fc6:	f47f af3c 	bne.w	8006e42 <_scanf_float+0x66>
 8006fca:	6822      	ldr	r2, [r4, #0]
 8006fcc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006fd0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006fd4:	f47f af39 	bne.w	8006e4a <_scanf_float+0x6e>
 8006fd8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006fdc:	6022      	str	r2, [r4, #0]
 8006fde:	2501      	movs	r5, #1
 8006fe0:	e7c0      	b.n	8006f64 <_scanf_float+0x188>
 8006fe2:	2d03      	cmp	r5, #3
 8006fe4:	d0e2      	beq.n	8006fac <_scanf_float+0x1d0>
 8006fe6:	2d05      	cmp	r5, #5
 8006fe8:	e7de      	b.n	8006fa8 <_scanf_float+0x1cc>
 8006fea:	2d02      	cmp	r5, #2
 8006fec:	f47f af26 	bne.w	8006e3c <_scanf_float+0x60>
 8006ff0:	2503      	movs	r5, #3
 8006ff2:	e7b7      	b.n	8006f64 <_scanf_float+0x188>
 8006ff4:	2d06      	cmp	r5, #6
 8006ff6:	f47f af21 	bne.w	8006e3c <_scanf_float+0x60>
 8006ffa:	2507      	movs	r5, #7
 8006ffc:	e7b2      	b.n	8006f64 <_scanf_float+0x188>
 8006ffe:	6822      	ldr	r2, [r4, #0]
 8007000:	0591      	lsls	r1, r2, #22
 8007002:	f57f af1b 	bpl.w	8006e3c <_scanf_float+0x60>
 8007006:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800700a:	6022      	str	r2, [r4, #0]
 800700c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007010:	e7a8      	b.n	8006f64 <_scanf_float+0x188>
 8007012:	6822      	ldr	r2, [r4, #0]
 8007014:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007018:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800701c:	d006      	beq.n	800702c <_scanf_float+0x250>
 800701e:	0550      	lsls	r0, r2, #21
 8007020:	f57f af0c 	bpl.w	8006e3c <_scanf_float+0x60>
 8007024:	f1b9 0f00 	cmp.w	r9, #0
 8007028:	f43f af0f 	beq.w	8006e4a <_scanf_float+0x6e>
 800702c:	0591      	lsls	r1, r2, #22
 800702e:	bf58      	it	pl
 8007030:	9901      	ldrpl	r1, [sp, #4]
 8007032:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007036:	bf58      	it	pl
 8007038:	eba9 0101 	subpl.w	r1, r9, r1
 800703c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007040:	bf58      	it	pl
 8007042:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007046:	6022      	str	r2, [r4, #0]
 8007048:	f04f 0900 	mov.w	r9, #0
 800704c:	e78a      	b.n	8006f64 <_scanf_float+0x188>
 800704e:	f04f 0a03 	mov.w	sl, #3
 8007052:	e787      	b.n	8006f64 <_scanf_float+0x188>
 8007054:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007058:	4639      	mov	r1, r7
 800705a:	4640      	mov	r0, r8
 800705c:	4798      	blx	r3
 800705e:	2800      	cmp	r0, #0
 8007060:	f43f aedf 	beq.w	8006e22 <_scanf_float+0x46>
 8007064:	e6ea      	b.n	8006e3c <_scanf_float+0x60>
 8007066:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800706a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800706e:	463a      	mov	r2, r7
 8007070:	4640      	mov	r0, r8
 8007072:	4798      	blx	r3
 8007074:	6923      	ldr	r3, [r4, #16]
 8007076:	3b01      	subs	r3, #1
 8007078:	6123      	str	r3, [r4, #16]
 800707a:	e6ec      	b.n	8006e56 <_scanf_float+0x7a>
 800707c:	1e6b      	subs	r3, r5, #1
 800707e:	2b06      	cmp	r3, #6
 8007080:	d825      	bhi.n	80070ce <_scanf_float+0x2f2>
 8007082:	2d02      	cmp	r5, #2
 8007084:	d836      	bhi.n	80070f4 <_scanf_float+0x318>
 8007086:	455e      	cmp	r6, fp
 8007088:	f67f aee8 	bls.w	8006e5c <_scanf_float+0x80>
 800708c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007090:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007094:	463a      	mov	r2, r7
 8007096:	4640      	mov	r0, r8
 8007098:	4798      	blx	r3
 800709a:	6923      	ldr	r3, [r4, #16]
 800709c:	3b01      	subs	r3, #1
 800709e:	6123      	str	r3, [r4, #16]
 80070a0:	e7f1      	b.n	8007086 <_scanf_float+0x2aa>
 80070a2:	9802      	ldr	r0, [sp, #8]
 80070a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80070a8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80070ac:	9002      	str	r0, [sp, #8]
 80070ae:	463a      	mov	r2, r7
 80070b0:	4640      	mov	r0, r8
 80070b2:	4798      	blx	r3
 80070b4:	6923      	ldr	r3, [r4, #16]
 80070b6:	3b01      	subs	r3, #1
 80070b8:	6123      	str	r3, [r4, #16]
 80070ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070be:	fa5f fa8a 	uxtb.w	sl, sl
 80070c2:	f1ba 0f02 	cmp.w	sl, #2
 80070c6:	d1ec      	bne.n	80070a2 <_scanf_float+0x2c6>
 80070c8:	3d03      	subs	r5, #3
 80070ca:	b2ed      	uxtb	r5, r5
 80070cc:	1b76      	subs	r6, r6, r5
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	05da      	lsls	r2, r3, #23
 80070d2:	d52f      	bpl.n	8007134 <_scanf_float+0x358>
 80070d4:	055b      	lsls	r3, r3, #21
 80070d6:	d510      	bpl.n	80070fa <_scanf_float+0x31e>
 80070d8:	455e      	cmp	r6, fp
 80070da:	f67f aebf 	bls.w	8006e5c <_scanf_float+0x80>
 80070de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80070e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80070e6:	463a      	mov	r2, r7
 80070e8:	4640      	mov	r0, r8
 80070ea:	4798      	blx	r3
 80070ec:	6923      	ldr	r3, [r4, #16]
 80070ee:	3b01      	subs	r3, #1
 80070f0:	6123      	str	r3, [r4, #16]
 80070f2:	e7f1      	b.n	80070d8 <_scanf_float+0x2fc>
 80070f4:	46aa      	mov	sl, r5
 80070f6:	9602      	str	r6, [sp, #8]
 80070f8:	e7df      	b.n	80070ba <_scanf_float+0x2de>
 80070fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80070fe:	6923      	ldr	r3, [r4, #16]
 8007100:	2965      	cmp	r1, #101	; 0x65
 8007102:	f103 33ff 	add.w	r3, r3, #4294967295
 8007106:	f106 35ff 	add.w	r5, r6, #4294967295
 800710a:	6123      	str	r3, [r4, #16]
 800710c:	d00c      	beq.n	8007128 <_scanf_float+0x34c>
 800710e:	2945      	cmp	r1, #69	; 0x45
 8007110:	d00a      	beq.n	8007128 <_scanf_float+0x34c>
 8007112:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007116:	463a      	mov	r2, r7
 8007118:	4640      	mov	r0, r8
 800711a:	4798      	blx	r3
 800711c:	6923      	ldr	r3, [r4, #16]
 800711e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007122:	3b01      	subs	r3, #1
 8007124:	1eb5      	subs	r5, r6, #2
 8007126:	6123      	str	r3, [r4, #16]
 8007128:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800712c:	463a      	mov	r2, r7
 800712e:	4640      	mov	r0, r8
 8007130:	4798      	blx	r3
 8007132:	462e      	mov	r6, r5
 8007134:	6825      	ldr	r5, [r4, #0]
 8007136:	f015 0510 	ands.w	r5, r5, #16
 800713a:	d159      	bne.n	80071f0 <_scanf_float+0x414>
 800713c:	7035      	strb	r5, [r6, #0]
 800713e:	6823      	ldr	r3, [r4, #0]
 8007140:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007148:	d11b      	bne.n	8007182 <_scanf_float+0x3a6>
 800714a:	9b01      	ldr	r3, [sp, #4]
 800714c:	454b      	cmp	r3, r9
 800714e:	eba3 0209 	sub.w	r2, r3, r9
 8007152:	d123      	bne.n	800719c <_scanf_float+0x3c0>
 8007154:	2200      	movs	r2, #0
 8007156:	4659      	mov	r1, fp
 8007158:	4640      	mov	r0, r8
 800715a:	f000 feeb 	bl	8007f34 <_strtod_r>
 800715e:	6822      	ldr	r2, [r4, #0]
 8007160:	9b03      	ldr	r3, [sp, #12]
 8007162:	f012 0f02 	tst.w	r2, #2
 8007166:	ec57 6b10 	vmov	r6, r7, d0
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	d021      	beq.n	80071b2 <_scanf_float+0x3d6>
 800716e:	9903      	ldr	r1, [sp, #12]
 8007170:	1d1a      	adds	r2, r3, #4
 8007172:	600a      	str	r2, [r1, #0]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	e9c3 6700 	strd	r6, r7, [r3]
 800717a:	68e3      	ldr	r3, [r4, #12]
 800717c:	3301      	adds	r3, #1
 800717e:	60e3      	str	r3, [r4, #12]
 8007180:	e66d      	b.n	8006e5e <_scanf_float+0x82>
 8007182:	9b04      	ldr	r3, [sp, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d0e5      	beq.n	8007154 <_scanf_float+0x378>
 8007188:	9905      	ldr	r1, [sp, #20]
 800718a:	230a      	movs	r3, #10
 800718c:	462a      	mov	r2, r5
 800718e:	3101      	adds	r1, #1
 8007190:	4640      	mov	r0, r8
 8007192:	f000 ff57 	bl	8008044 <_strtol_r>
 8007196:	9b04      	ldr	r3, [sp, #16]
 8007198:	9e05      	ldr	r6, [sp, #20]
 800719a:	1ac2      	subs	r2, r0, r3
 800719c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80071a0:	429e      	cmp	r6, r3
 80071a2:	bf28      	it	cs
 80071a4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80071a8:	4912      	ldr	r1, [pc, #72]	; (80071f4 <_scanf_float+0x418>)
 80071aa:	4630      	mov	r0, r6
 80071ac:	f000 f87e 	bl	80072ac <siprintf>
 80071b0:	e7d0      	b.n	8007154 <_scanf_float+0x378>
 80071b2:	9903      	ldr	r1, [sp, #12]
 80071b4:	f012 0f04 	tst.w	r2, #4
 80071b8:	f103 0204 	add.w	r2, r3, #4
 80071bc:	600a      	str	r2, [r1, #0]
 80071be:	d1d9      	bne.n	8007174 <_scanf_float+0x398>
 80071c0:	f8d3 8000 	ldr.w	r8, [r3]
 80071c4:	ee10 2a10 	vmov	r2, s0
 80071c8:	ee10 0a10 	vmov	r0, s0
 80071cc:	463b      	mov	r3, r7
 80071ce:	4639      	mov	r1, r7
 80071d0:	f7f9 fccc 	bl	8000b6c <__aeabi_dcmpun>
 80071d4:	b128      	cbz	r0, 80071e2 <_scanf_float+0x406>
 80071d6:	4808      	ldr	r0, [pc, #32]	; (80071f8 <_scanf_float+0x41c>)
 80071d8:	f000 f862 	bl	80072a0 <nanf>
 80071dc:	ed88 0a00 	vstr	s0, [r8]
 80071e0:	e7cb      	b.n	800717a <_scanf_float+0x39e>
 80071e2:	4630      	mov	r0, r6
 80071e4:	4639      	mov	r1, r7
 80071e6:	f7f9 fd1f 	bl	8000c28 <__aeabi_d2f>
 80071ea:	f8c8 0000 	str.w	r0, [r8]
 80071ee:	e7c4      	b.n	800717a <_scanf_float+0x39e>
 80071f0:	2500      	movs	r5, #0
 80071f2:	e634      	b.n	8006e5e <_scanf_float+0x82>
 80071f4:	0800bf40 	.word	0x0800bf40
 80071f8:	0800c3b0 	.word	0x0800c3b0

080071fc <modf>:
 80071fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fe:	ec55 4b10 	vmov	r4, r5, d0
 8007202:	4606      	mov	r6, r0
 8007204:	f3c5 500a 	ubfx	r0, r5, #20, #11
 8007208:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 800720c:	2b13      	cmp	r3, #19
 800720e:	462f      	mov	r7, r5
 8007210:	dc21      	bgt.n	8007256 <modf+0x5a>
 8007212:	2b00      	cmp	r3, #0
 8007214:	da07      	bge.n	8007226 <modf+0x2a>
 8007216:	2200      	movs	r2, #0
 8007218:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800721c:	e9c6 2300 	strd	r2, r3, [r6]
 8007220:	ec45 4b10 	vmov	d0, r4, r5
 8007224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007226:	481d      	ldr	r0, [pc, #116]	; (800729c <modf+0xa0>)
 8007228:	4118      	asrs	r0, r3
 800722a:	ea05 0300 	and.w	r3, r5, r0
 800722e:	4323      	orrs	r3, r4
 8007230:	d105      	bne.n	800723e <modf+0x42>
 8007232:	e9c6 4500 	strd	r4, r5, [r6]
 8007236:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 800723a:	461c      	mov	r4, r3
 800723c:	e7f0      	b.n	8007220 <modf+0x24>
 800723e:	2200      	movs	r2, #0
 8007240:	ea25 0300 	bic.w	r3, r5, r0
 8007244:	4620      	mov	r0, r4
 8007246:	4629      	mov	r1, r5
 8007248:	e9c6 2300 	strd	r2, r3, [r6]
 800724c:	f7f9 f83c 	bl	80002c8 <__aeabi_dsub>
 8007250:	4604      	mov	r4, r0
 8007252:	460d      	mov	r5, r1
 8007254:	e7e4      	b.n	8007220 <modf+0x24>
 8007256:	2b33      	cmp	r3, #51	; 0x33
 8007258:	dd13      	ble.n	8007282 <modf+0x86>
 800725a:	ed86 0b00 	vstr	d0, [r6]
 800725e:	f003 fa15 	bl	800a68c <__fpclassifyd>
 8007262:	b950      	cbnz	r0, 800727a <modf+0x7e>
 8007264:	4622      	mov	r2, r4
 8007266:	462b      	mov	r3, r5
 8007268:	4620      	mov	r0, r4
 800726a:	4629      	mov	r1, r5
 800726c:	f7f9 f82e 	bl	80002cc <__adddf3>
 8007270:	4604      	mov	r4, r0
 8007272:	460d      	mov	r5, r1
 8007274:	e9c6 4500 	strd	r4, r5, [r6]
 8007278:	e7d2      	b.n	8007220 <modf+0x24>
 800727a:	2400      	movs	r4, #0
 800727c:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8007280:	e7ce      	b.n	8007220 <modf+0x24>
 8007282:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8007286:	f04f 30ff 	mov.w	r0, #4294967295
 800728a:	40d8      	lsrs	r0, r3
 800728c:	ea14 0300 	ands.w	r3, r4, r0
 8007290:	d0cf      	beq.n	8007232 <modf+0x36>
 8007292:	462b      	mov	r3, r5
 8007294:	ea24 0200 	bic.w	r2, r4, r0
 8007298:	e7d4      	b.n	8007244 <modf+0x48>
 800729a:	bf00      	nop
 800729c:	000fffff 	.word	0x000fffff

080072a0 <nanf>:
 80072a0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80072a8 <nanf+0x8>
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	7fc00000 	.word	0x7fc00000

080072ac <siprintf>:
 80072ac:	b40e      	push	{r1, r2, r3}
 80072ae:	b500      	push	{lr}
 80072b0:	b09c      	sub	sp, #112	; 0x70
 80072b2:	ab1d      	add	r3, sp, #116	; 0x74
 80072b4:	9002      	str	r0, [sp, #8]
 80072b6:	9006      	str	r0, [sp, #24]
 80072b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072bc:	4809      	ldr	r0, [pc, #36]	; (80072e4 <siprintf+0x38>)
 80072be:	9107      	str	r1, [sp, #28]
 80072c0:	9104      	str	r1, [sp, #16]
 80072c2:	4909      	ldr	r1, [pc, #36]	; (80072e8 <siprintf+0x3c>)
 80072c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c8:	9105      	str	r1, [sp, #20]
 80072ca:	6800      	ldr	r0, [r0, #0]
 80072cc:	9301      	str	r3, [sp, #4]
 80072ce:	a902      	add	r1, sp, #8
 80072d0:	f003 f8dc 	bl	800a48c <_svfiprintf_r>
 80072d4:	9b02      	ldr	r3, [sp, #8]
 80072d6:	2200      	movs	r2, #0
 80072d8:	701a      	strb	r2, [r3, #0]
 80072da:	b01c      	add	sp, #112	; 0x70
 80072dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80072e0:	b003      	add	sp, #12
 80072e2:	4770      	bx	lr
 80072e4:	20000008 	.word	0x20000008
 80072e8:	ffff0208 	.word	0xffff0208

080072ec <sulp>:
 80072ec:	b570      	push	{r4, r5, r6, lr}
 80072ee:	4604      	mov	r4, r0
 80072f0:	460d      	mov	r5, r1
 80072f2:	ec45 4b10 	vmov	d0, r4, r5
 80072f6:	4616      	mov	r6, r2
 80072f8:	f002 fe26 	bl	8009f48 <__ulp>
 80072fc:	ec51 0b10 	vmov	r0, r1, d0
 8007300:	b17e      	cbz	r6, 8007322 <sulp+0x36>
 8007302:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007306:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800730a:	2b00      	cmp	r3, #0
 800730c:	dd09      	ble.n	8007322 <sulp+0x36>
 800730e:	051b      	lsls	r3, r3, #20
 8007310:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007314:	2400      	movs	r4, #0
 8007316:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800731a:	4622      	mov	r2, r4
 800731c:	462b      	mov	r3, r5
 800731e:	f7f9 f98b 	bl	8000638 <__aeabi_dmul>
 8007322:	bd70      	pop	{r4, r5, r6, pc}
 8007324:	0000      	movs	r0, r0
	...

08007328 <_strtod_l>:
 8007328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800732c:	ed2d 8b02 	vpush	{d8}
 8007330:	b09d      	sub	sp, #116	; 0x74
 8007332:	461f      	mov	r7, r3
 8007334:	2300      	movs	r3, #0
 8007336:	9318      	str	r3, [sp, #96]	; 0x60
 8007338:	4ba2      	ldr	r3, [pc, #648]	; (80075c4 <_strtod_l+0x29c>)
 800733a:	9213      	str	r2, [sp, #76]	; 0x4c
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	9305      	str	r3, [sp, #20]
 8007340:	4604      	mov	r4, r0
 8007342:	4618      	mov	r0, r3
 8007344:	4688      	mov	r8, r1
 8007346:	f7f8 ff63 	bl	8000210 <strlen>
 800734a:	f04f 0a00 	mov.w	sl, #0
 800734e:	4605      	mov	r5, r0
 8007350:	f04f 0b00 	mov.w	fp, #0
 8007354:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007358:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800735a:	781a      	ldrb	r2, [r3, #0]
 800735c:	2a2b      	cmp	r2, #43	; 0x2b
 800735e:	d04e      	beq.n	80073fe <_strtod_l+0xd6>
 8007360:	d83b      	bhi.n	80073da <_strtod_l+0xb2>
 8007362:	2a0d      	cmp	r2, #13
 8007364:	d834      	bhi.n	80073d0 <_strtod_l+0xa8>
 8007366:	2a08      	cmp	r2, #8
 8007368:	d834      	bhi.n	80073d4 <_strtod_l+0xac>
 800736a:	2a00      	cmp	r2, #0
 800736c:	d03e      	beq.n	80073ec <_strtod_l+0xc4>
 800736e:	2300      	movs	r3, #0
 8007370:	930a      	str	r3, [sp, #40]	; 0x28
 8007372:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007374:	7833      	ldrb	r3, [r6, #0]
 8007376:	2b30      	cmp	r3, #48	; 0x30
 8007378:	f040 80b0 	bne.w	80074dc <_strtod_l+0x1b4>
 800737c:	7873      	ldrb	r3, [r6, #1]
 800737e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007382:	2b58      	cmp	r3, #88	; 0x58
 8007384:	d168      	bne.n	8007458 <_strtod_l+0x130>
 8007386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007388:	9301      	str	r3, [sp, #4]
 800738a:	ab18      	add	r3, sp, #96	; 0x60
 800738c:	9702      	str	r7, [sp, #8]
 800738e:	9300      	str	r3, [sp, #0]
 8007390:	4a8d      	ldr	r2, [pc, #564]	; (80075c8 <_strtod_l+0x2a0>)
 8007392:	ab19      	add	r3, sp, #100	; 0x64
 8007394:	a917      	add	r1, sp, #92	; 0x5c
 8007396:	4620      	mov	r0, r4
 8007398:	f001 ff3a 	bl	8009210 <__gethex>
 800739c:	f010 0707 	ands.w	r7, r0, #7
 80073a0:	4605      	mov	r5, r0
 80073a2:	d005      	beq.n	80073b0 <_strtod_l+0x88>
 80073a4:	2f06      	cmp	r7, #6
 80073a6:	d12c      	bne.n	8007402 <_strtod_l+0xda>
 80073a8:	3601      	adds	r6, #1
 80073aa:	2300      	movs	r3, #0
 80073ac:	9617      	str	r6, [sp, #92]	; 0x5c
 80073ae:	930a      	str	r3, [sp, #40]	; 0x28
 80073b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f040 8590 	bne.w	8007ed8 <_strtod_l+0xbb0>
 80073b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ba:	b1eb      	cbz	r3, 80073f8 <_strtod_l+0xd0>
 80073bc:	4652      	mov	r2, sl
 80073be:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80073c2:	ec43 2b10 	vmov	d0, r2, r3
 80073c6:	b01d      	add	sp, #116	; 0x74
 80073c8:	ecbd 8b02 	vpop	{d8}
 80073cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d0:	2a20      	cmp	r2, #32
 80073d2:	d1cc      	bne.n	800736e <_strtod_l+0x46>
 80073d4:	3301      	adds	r3, #1
 80073d6:	9317      	str	r3, [sp, #92]	; 0x5c
 80073d8:	e7be      	b.n	8007358 <_strtod_l+0x30>
 80073da:	2a2d      	cmp	r2, #45	; 0x2d
 80073dc:	d1c7      	bne.n	800736e <_strtod_l+0x46>
 80073de:	2201      	movs	r2, #1
 80073e0:	920a      	str	r2, [sp, #40]	; 0x28
 80073e2:	1c5a      	adds	r2, r3, #1
 80073e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80073e6:	785b      	ldrb	r3, [r3, #1]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1c2      	bne.n	8007372 <_strtod_l+0x4a>
 80073ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073ee:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f040 856e 	bne.w	8007ed4 <_strtod_l+0xbac>
 80073f8:	4652      	mov	r2, sl
 80073fa:	465b      	mov	r3, fp
 80073fc:	e7e1      	b.n	80073c2 <_strtod_l+0x9a>
 80073fe:	2200      	movs	r2, #0
 8007400:	e7ee      	b.n	80073e0 <_strtod_l+0xb8>
 8007402:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007404:	b13a      	cbz	r2, 8007416 <_strtod_l+0xee>
 8007406:	2135      	movs	r1, #53	; 0x35
 8007408:	a81a      	add	r0, sp, #104	; 0x68
 800740a:	f002 fea8 	bl	800a15e <__copybits>
 800740e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007410:	4620      	mov	r0, r4
 8007412:	f002 fa67 	bl	80098e4 <_Bfree>
 8007416:	3f01      	subs	r7, #1
 8007418:	2f04      	cmp	r7, #4
 800741a:	d806      	bhi.n	800742a <_strtod_l+0x102>
 800741c:	e8df f007 	tbb	[pc, r7]
 8007420:	1714030a 	.word	0x1714030a
 8007424:	0a          	.byte	0x0a
 8007425:	00          	.byte	0x00
 8007426:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800742a:	0728      	lsls	r0, r5, #28
 800742c:	d5c0      	bpl.n	80073b0 <_strtod_l+0x88>
 800742e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007432:	e7bd      	b.n	80073b0 <_strtod_l+0x88>
 8007434:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007438:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800743a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800743e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007442:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007446:	e7f0      	b.n	800742a <_strtod_l+0x102>
 8007448:	f8df b180 	ldr.w	fp, [pc, #384]	; 80075cc <_strtod_l+0x2a4>
 800744c:	e7ed      	b.n	800742a <_strtod_l+0x102>
 800744e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007452:	f04f 3aff 	mov.w	sl, #4294967295
 8007456:	e7e8      	b.n	800742a <_strtod_l+0x102>
 8007458:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	9217      	str	r2, [sp, #92]	; 0x5c
 800745e:	785b      	ldrb	r3, [r3, #1]
 8007460:	2b30      	cmp	r3, #48	; 0x30
 8007462:	d0f9      	beq.n	8007458 <_strtod_l+0x130>
 8007464:	2b00      	cmp	r3, #0
 8007466:	d0a3      	beq.n	80073b0 <_strtod_l+0x88>
 8007468:	2301      	movs	r3, #1
 800746a:	f04f 0900 	mov.w	r9, #0
 800746e:	9304      	str	r3, [sp, #16]
 8007470:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007472:	9308      	str	r3, [sp, #32]
 8007474:	f8cd 901c 	str.w	r9, [sp, #28]
 8007478:	464f      	mov	r7, r9
 800747a:	220a      	movs	r2, #10
 800747c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800747e:	7806      	ldrb	r6, [r0, #0]
 8007480:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007484:	b2d9      	uxtb	r1, r3
 8007486:	2909      	cmp	r1, #9
 8007488:	d92a      	bls.n	80074e0 <_strtod_l+0x1b8>
 800748a:	9905      	ldr	r1, [sp, #20]
 800748c:	462a      	mov	r2, r5
 800748e:	f003 f982 	bl	800a796 <strncmp>
 8007492:	b398      	cbz	r0, 80074fc <_strtod_l+0x1d4>
 8007494:	2000      	movs	r0, #0
 8007496:	4632      	mov	r2, r6
 8007498:	463d      	mov	r5, r7
 800749a:	9005      	str	r0, [sp, #20]
 800749c:	4603      	mov	r3, r0
 800749e:	2a65      	cmp	r2, #101	; 0x65
 80074a0:	d001      	beq.n	80074a6 <_strtod_l+0x17e>
 80074a2:	2a45      	cmp	r2, #69	; 0x45
 80074a4:	d118      	bne.n	80074d8 <_strtod_l+0x1b0>
 80074a6:	b91d      	cbnz	r5, 80074b0 <_strtod_l+0x188>
 80074a8:	9a04      	ldr	r2, [sp, #16]
 80074aa:	4302      	orrs	r2, r0
 80074ac:	d09e      	beq.n	80073ec <_strtod_l+0xc4>
 80074ae:	2500      	movs	r5, #0
 80074b0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80074b4:	f108 0201 	add.w	r2, r8, #1
 80074b8:	9217      	str	r2, [sp, #92]	; 0x5c
 80074ba:	f898 2001 	ldrb.w	r2, [r8, #1]
 80074be:	2a2b      	cmp	r2, #43	; 0x2b
 80074c0:	d075      	beq.n	80075ae <_strtod_l+0x286>
 80074c2:	2a2d      	cmp	r2, #45	; 0x2d
 80074c4:	d07b      	beq.n	80075be <_strtod_l+0x296>
 80074c6:	f04f 0c00 	mov.w	ip, #0
 80074ca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80074ce:	2909      	cmp	r1, #9
 80074d0:	f240 8082 	bls.w	80075d8 <_strtod_l+0x2b0>
 80074d4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80074d8:	2600      	movs	r6, #0
 80074da:	e09d      	b.n	8007618 <_strtod_l+0x2f0>
 80074dc:	2300      	movs	r3, #0
 80074de:	e7c4      	b.n	800746a <_strtod_l+0x142>
 80074e0:	2f08      	cmp	r7, #8
 80074e2:	bfd8      	it	le
 80074e4:	9907      	ldrle	r1, [sp, #28]
 80074e6:	f100 0001 	add.w	r0, r0, #1
 80074ea:	bfda      	itte	le
 80074ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80074f0:	9307      	strle	r3, [sp, #28]
 80074f2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80074f6:	3701      	adds	r7, #1
 80074f8:	9017      	str	r0, [sp, #92]	; 0x5c
 80074fa:	e7bf      	b.n	800747c <_strtod_l+0x154>
 80074fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074fe:	195a      	adds	r2, r3, r5
 8007500:	9217      	str	r2, [sp, #92]	; 0x5c
 8007502:	5d5a      	ldrb	r2, [r3, r5]
 8007504:	2f00      	cmp	r7, #0
 8007506:	d037      	beq.n	8007578 <_strtod_l+0x250>
 8007508:	9005      	str	r0, [sp, #20]
 800750a:	463d      	mov	r5, r7
 800750c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007510:	2b09      	cmp	r3, #9
 8007512:	d912      	bls.n	800753a <_strtod_l+0x212>
 8007514:	2301      	movs	r3, #1
 8007516:	e7c2      	b.n	800749e <_strtod_l+0x176>
 8007518:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800751a:	1c5a      	adds	r2, r3, #1
 800751c:	9217      	str	r2, [sp, #92]	; 0x5c
 800751e:	785a      	ldrb	r2, [r3, #1]
 8007520:	3001      	adds	r0, #1
 8007522:	2a30      	cmp	r2, #48	; 0x30
 8007524:	d0f8      	beq.n	8007518 <_strtod_l+0x1f0>
 8007526:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800752a:	2b08      	cmp	r3, #8
 800752c:	f200 84d9 	bhi.w	8007ee2 <_strtod_l+0xbba>
 8007530:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007532:	9005      	str	r0, [sp, #20]
 8007534:	2000      	movs	r0, #0
 8007536:	9308      	str	r3, [sp, #32]
 8007538:	4605      	mov	r5, r0
 800753a:	3a30      	subs	r2, #48	; 0x30
 800753c:	f100 0301 	add.w	r3, r0, #1
 8007540:	d014      	beq.n	800756c <_strtod_l+0x244>
 8007542:	9905      	ldr	r1, [sp, #20]
 8007544:	4419      	add	r1, r3
 8007546:	9105      	str	r1, [sp, #20]
 8007548:	462b      	mov	r3, r5
 800754a:	eb00 0e05 	add.w	lr, r0, r5
 800754e:	210a      	movs	r1, #10
 8007550:	4573      	cmp	r3, lr
 8007552:	d113      	bne.n	800757c <_strtod_l+0x254>
 8007554:	182b      	adds	r3, r5, r0
 8007556:	2b08      	cmp	r3, #8
 8007558:	f105 0501 	add.w	r5, r5, #1
 800755c:	4405      	add	r5, r0
 800755e:	dc1c      	bgt.n	800759a <_strtod_l+0x272>
 8007560:	9907      	ldr	r1, [sp, #28]
 8007562:	230a      	movs	r3, #10
 8007564:	fb03 2301 	mla	r3, r3, r1, r2
 8007568:	9307      	str	r3, [sp, #28]
 800756a:	2300      	movs	r3, #0
 800756c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800756e:	1c51      	adds	r1, r2, #1
 8007570:	9117      	str	r1, [sp, #92]	; 0x5c
 8007572:	7852      	ldrb	r2, [r2, #1]
 8007574:	4618      	mov	r0, r3
 8007576:	e7c9      	b.n	800750c <_strtod_l+0x1e4>
 8007578:	4638      	mov	r0, r7
 800757a:	e7d2      	b.n	8007522 <_strtod_l+0x1fa>
 800757c:	2b08      	cmp	r3, #8
 800757e:	dc04      	bgt.n	800758a <_strtod_l+0x262>
 8007580:	9e07      	ldr	r6, [sp, #28]
 8007582:	434e      	muls	r6, r1
 8007584:	9607      	str	r6, [sp, #28]
 8007586:	3301      	adds	r3, #1
 8007588:	e7e2      	b.n	8007550 <_strtod_l+0x228>
 800758a:	f103 0c01 	add.w	ip, r3, #1
 800758e:	f1bc 0f10 	cmp.w	ip, #16
 8007592:	bfd8      	it	le
 8007594:	fb01 f909 	mulle.w	r9, r1, r9
 8007598:	e7f5      	b.n	8007586 <_strtod_l+0x25e>
 800759a:	2d10      	cmp	r5, #16
 800759c:	bfdc      	itt	le
 800759e:	230a      	movle	r3, #10
 80075a0:	fb03 2909 	mlale	r9, r3, r9, r2
 80075a4:	e7e1      	b.n	800756a <_strtod_l+0x242>
 80075a6:	2300      	movs	r3, #0
 80075a8:	9305      	str	r3, [sp, #20]
 80075aa:	2301      	movs	r3, #1
 80075ac:	e77c      	b.n	80074a8 <_strtod_l+0x180>
 80075ae:	f04f 0c00 	mov.w	ip, #0
 80075b2:	f108 0202 	add.w	r2, r8, #2
 80075b6:	9217      	str	r2, [sp, #92]	; 0x5c
 80075b8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80075bc:	e785      	b.n	80074ca <_strtod_l+0x1a2>
 80075be:	f04f 0c01 	mov.w	ip, #1
 80075c2:	e7f6      	b.n	80075b2 <_strtod_l+0x28a>
 80075c4:	0800c1f4 	.word	0x0800c1f4
 80075c8:	0800bf48 	.word	0x0800bf48
 80075cc:	7ff00000 	.word	0x7ff00000
 80075d0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075d2:	1c51      	adds	r1, r2, #1
 80075d4:	9117      	str	r1, [sp, #92]	; 0x5c
 80075d6:	7852      	ldrb	r2, [r2, #1]
 80075d8:	2a30      	cmp	r2, #48	; 0x30
 80075da:	d0f9      	beq.n	80075d0 <_strtod_l+0x2a8>
 80075dc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80075e0:	2908      	cmp	r1, #8
 80075e2:	f63f af79 	bhi.w	80074d8 <_strtod_l+0x1b0>
 80075e6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80075ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075ec:	9206      	str	r2, [sp, #24]
 80075ee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075f0:	1c51      	adds	r1, r2, #1
 80075f2:	9117      	str	r1, [sp, #92]	; 0x5c
 80075f4:	7852      	ldrb	r2, [r2, #1]
 80075f6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80075fa:	2e09      	cmp	r6, #9
 80075fc:	d937      	bls.n	800766e <_strtod_l+0x346>
 80075fe:	9e06      	ldr	r6, [sp, #24]
 8007600:	1b89      	subs	r1, r1, r6
 8007602:	2908      	cmp	r1, #8
 8007604:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007608:	dc02      	bgt.n	8007610 <_strtod_l+0x2e8>
 800760a:	4576      	cmp	r6, lr
 800760c:	bfa8      	it	ge
 800760e:	4676      	movge	r6, lr
 8007610:	f1bc 0f00 	cmp.w	ip, #0
 8007614:	d000      	beq.n	8007618 <_strtod_l+0x2f0>
 8007616:	4276      	negs	r6, r6
 8007618:	2d00      	cmp	r5, #0
 800761a:	d14d      	bne.n	80076b8 <_strtod_l+0x390>
 800761c:	9904      	ldr	r1, [sp, #16]
 800761e:	4301      	orrs	r1, r0
 8007620:	f47f aec6 	bne.w	80073b0 <_strtod_l+0x88>
 8007624:	2b00      	cmp	r3, #0
 8007626:	f47f aee1 	bne.w	80073ec <_strtod_l+0xc4>
 800762a:	2a69      	cmp	r2, #105	; 0x69
 800762c:	d027      	beq.n	800767e <_strtod_l+0x356>
 800762e:	dc24      	bgt.n	800767a <_strtod_l+0x352>
 8007630:	2a49      	cmp	r2, #73	; 0x49
 8007632:	d024      	beq.n	800767e <_strtod_l+0x356>
 8007634:	2a4e      	cmp	r2, #78	; 0x4e
 8007636:	f47f aed9 	bne.w	80073ec <_strtod_l+0xc4>
 800763a:	499f      	ldr	r1, [pc, #636]	; (80078b8 <_strtod_l+0x590>)
 800763c:	a817      	add	r0, sp, #92	; 0x5c
 800763e:	f002 f83f 	bl	80096c0 <__match>
 8007642:	2800      	cmp	r0, #0
 8007644:	f43f aed2 	beq.w	80073ec <_strtod_l+0xc4>
 8007648:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	2b28      	cmp	r3, #40	; 0x28
 800764e:	d12d      	bne.n	80076ac <_strtod_l+0x384>
 8007650:	499a      	ldr	r1, [pc, #616]	; (80078bc <_strtod_l+0x594>)
 8007652:	aa1a      	add	r2, sp, #104	; 0x68
 8007654:	a817      	add	r0, sp, #92	; 0x5c
 8007656:	f002 f847 	bl	80096e8 <__hexnan>
 800765a:	2805      	cmp	r0, #5
 800765c:	d126      	bne.n	80076ac <_strtod_l+0x384>
 800765e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007660:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007664:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007668:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800766c:	e6a0      	b.n	80073b0 <_strtod_l+0x88>
 800766e:	210a      	movs	r1, #10
 8007670:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007674:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007678:	e7b9      	b.n	80075ee <_strtod_l+0x2c6>
 800767a:	2a6e      	cmp	r2, #110	; 0x6e
 800767c:	e7db      	b.n	8007636 <_strtod_l+0x30e>
 800767e:	4990      	ldr	r1, [pc, #576]	; (80078c0 <_strtod_l+0x598>)
 8007680:	a817      	add	r0, sp, #92	; 0x5c
 8007682:	f002 f81d 	bl	80096c0 <__match>
 8007686:	2800      	cmp	r0, #0
 8007688:	f43f aeb0 	beq.w	80073ec <_strtod_l+0xc4>
 800768c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800768e:	498d      	ldr	r1, [pc, #564]	; (80078c4 <_strtod_l+0x59c>)
 8007690:	3b01      	subs	r3, #1
 8007692:	a817      	add	r0, sp, #92	; 0x5c
 8007694:	9317      	str	r3, [sp, #92]	; 0x5c
 8007696:	f002 f813 	bl	80096c0 <__match>
 800769a:	b910      	cbnz	r0, 80076a2 <_strtod_l+0x37a>
 800769c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800769e:	3301      	adds	r3, #1
 80076a0:	9317      	str	r3, [sp, #92]	; 0x5c
 80076a2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80078d4 <_strtod_l+0x5ac>
 80076a6:	f04f 0a00 	mov.w	sl, #0
 80076aa:	e681      	b.n	80073b0 <_strtod_l+0x88>
 80076ac:	4886      	ldr	r0, [pc, #536]	; (80078c8 <_strtod_l+0x5a0>)
 80076ae:	f003 f817 	bl	800a6e0 <nan>
 80076b2:	ec5b ab10 	vmov	sl, fp, d0
 80076b6:	e67b      	b.n	80073b0 <_strtod_l+0x88>
 80076b8:	9b05      	ldr	r3, [sp, #20]
 80076ba:	9807      	ldr	r0, [sp, #28]
 80076bc:	1af3      	subs	r3, r6, r3
 80076be:	2f00      	cmp	r7, #0
 80076c0:	bf08      	it	eq
 80076c2:	462f      	moveq	r7, r5
 80076c4:	2d10      	cmp	r5, #16
 80076c6:	9306      	str	r3, [sp, #24]
 80076c8:	46a8      	mov	r8, r5
 80076ca:	bfa8      	it	ge
 80076cc:	f04f 0810 	movge.w	r8, #16
 80076d0:	f7f8 ff38 	bl	8000544 <__aeabi_ui2d>
 80076d4:	2d09      	cmp	r5, #9
 80076d6:	4682      	mov	sl, r0
 80076d8:	468b      	mov	fp, r1
 80076da:	dd13      	ble.n	8007704 <_strtod_l+0x3dc>
 80076dc:	4b7b      	ldr	r3, [pc, #492]	; (80078cc <_strtod_l+0x5a4>)
 80076de:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80076e2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076e6:	f7f8 ffa7 	bl	8000638 <__aeabi_dmul>
 80076ea:	4682      	mov	sl, r0
 80076ec:	4648      	mov	r0, r9
 80076ee:	468b      	mov	fp, r1
 80076f0:	f7f8 ff28 	bl	8000544 <__aeabi_ui2d>
 80076f4:	4602      	mov	r2, r0
 80076f6:	460b      	mov	r3, r1
 80076f8:	4650      	mov	r0, sl
 80076fa:	4659      	mov	r1, fp
 80076fc:	f7f8 fde6 	bl	80002cc <__adddf3>
 8007700:	4682      	mov	sl, r0
 8007702:	468b      	mov	fp, r1
 8007704:	2d0f      	cmp	r5, #15
 8007706:	dc38      	bgt.n	800777a <_strtod_l+0x452>
 8007708:	9b06      	ldr	r3, [sp, #24]
 800770a:	2b00      	cmp	r3, #0
 800770c:	f43f ae50 	beq.w	80073b0 <_strtod_l+0x88>
 8007710:	dd24      	ble.n	800775c <_strtod_l+0x434>
 8007712:	2b16      	cmp	r3, #22
 8007714:	dc0b      	bgt.n	800772e <_strtod_l+0x406>
 8007716:	496d      	ldr	r1, [pc, #436]	; (80078cc <_strtod_l+0x5a4>)
 8007718:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800771c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007720:	4652      	mov	r2, sl
 8007722:	465b      	mov	r3, fp
 8007724:	f7f8 ff88 	bl	8000638 <__aeabi_dmul>
 8007728:	4682      	mov	sl, r0
 800772a:	468b      	mov	fp, r1
 800772c:	e640      	b.n	80073b0 <_strtod_l+0x88>
 800772e:	9a06      	ldr	r2, [sp, #24]
 8007730:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007734:	4293      	cmp	r3, r2
 8007736:	db20      	blt.n	800777a <_strtod_l+0x452>
 8007738:	4c64      	ldr	r4, [pc, #400]	; (80078cc <_strtod_l+0x5a4>)
 800773a:	f1c5 050f 	rsb	r5, r5, #15
 800773e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007742:	4652      	mov	r2, sl
 8007744:	465b      	mov	r3, fp
 8007746:	e9d1 0100 	ldrd	r0, r1, [r1]
 800774a:	f7f8 ff75 	bl	8000638 <__aeabi_dmul>
 800774e:	9b06      	ldr	r3, [sp, #24]
 8007750:	1b5d      	subs	r5, r3, r5
 8007752:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007756:	e9d4 2300 	ldrd	r2, r3, [r4]
 800775a:	e7e3      	b.n	8007724 <_strtod_l+0x3fc>
 800775c:	9b06      	ldr	r3, [sp, #24]
 800775e:	3316      	adds	r3, #22
 8007760:	db0b      	blt.n	800777a <_strtod_l+0x452>
 8007762:	9b05      	ldr	r3, [sp, #20]
 8007764:	1b9e      	subs	r6, r3, r6
 8007766:	4b59      	ldr	r3, [pc, #356]	; (80078cc <_strtod_l+0x5a4>)
 8007768:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800776c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007770:	4650      	mov	r0, sl
 8007772:	4659      	mov	r1, fp
 8007774:	f7f9 f88a 	bl	800088c <__aeabi_ddiv>
 8007778:	e7d6      	b.n	8007728 <_strtod_l+0x400>
 800777a:	9b06      	ldr	r3, [sp, #24]
 800777c:	eba5 0808 	sub.w	r8, r5, r8
 8007780:	4498      	add	r8, r3
 8007782:	f1b8 0f00 	cmp.w	r8, #0
 8007786:	dd74      	ble.n	8007872 <_strtod_l+0x54a>
 8007788:	f018 030f 	ands.w	r3, r8, #15
 800778c:	d00a      	beq.n	80077a4 <_strtod_l+0x47c>
 800778e:	494f      	ldr	r1, [pc, #316]	; (80078cc <_strtod_l+0x5a4>)
 8007790:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007794:	4652      	mov	r2, sl
 8007796:	465b      	mov	r3, fp
 8007798:	e9d1 0100 	ldrd	r0, r1, [r1]
 800779c:	f7f8 ff4c 	bl	8000638 <__aeabi_dmul>
 80077a0:	4682      	mov	sl, r0
 80077a2:	468b      	mov	fp, r1
 80077a4:	f038 080f 	bics.w	r8, r8, #15
 80077a8:	d04f      	beq.n	800784a <_strtod_l+0x522>
 80077aa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80077ae:	dd22      	ble.n	80077f6 <_strtod_l+0x4ce>
 80077b0:	2500      	movs	r5, #0
 80077b2:	462e      	mov	r6, r5
 80077b4:	9507      	str	r5, [sp, #28]
 80077b6:	9505      	str	r5, [sp, #20]
 80077b8:	2322      	movs	r3, #34	; 0x22
 80077ba:	f8df b118 	ldr.w	fp, [pc, #280]	; 80078d4 <_strtod_l+0x5ac>
 80077be:	6023      	str	r3, [r4, #0]
 80077c0:	f04f 0a00 	mov.w	sl, #0
 80077c4:	9b07      	ldr	r3, [sp, #28]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f43f adf2 	beq.w	80073b0 <_strtod_l+0x88>
 80077cc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077ce:	4620      	mov	r0, r4
 80077d0:	f002 f888 	bl	80098e4 <_Bfree>
 80077d4:	9905      	ldr	r1, [sp, #20]
 80077d6:	4620      	mov	r0, r4
 80077d8:	f002 f884 	bl	80098e4 <_Bfree>
 80077dc:	4631      	mov	r1, r6
 80077de:	4620      	mov	r0, r4
 80077e0:	f002 f880 	bl	80098e4 <_Bfree>
 80077e4:	9907      	ldr	r1, [sp, #28]
 80077e6:	4620      	mov	r0, r4
 80077e8:	f002 f87c 	bl	80098e4 <_Bfree>
 80077ec:	4629      	mov	r1, r5
 80077ee:	4620      	mov	r0, r4
 80077f0:	f002 f878 	bl	80098e4 <_Bfree>
 80077f4:	e5dc      	b.n	80073b0 <_strtod_l+0x88>
 80077f6:	4b36      	ldr	r3, [pc, #216]	; (80078d0 <_strtod_l+0x5a8>)
 80077f8:	9304      	str	r3, [sp, #16]
 80077fa:	2300      	movs	r3, #0
 80077fc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007800:	4650      	mov	r0, sl
 8007802:	4659      	mov	r1, fp
 8007804:	4699      	mov	r9, r3
 8007806:	f1b8 0f01 	cmp.w	r8, #1
 800780a:	dc21      	bgt.n	8007850 <_strtod_l+0x528>
 800780c:	b10b      	cbz	r3, 8007812 <_strtod_l+0x4ea>
 800780e:	4682      	mov	sl, r0
 8007810:	468b      	mov	fp, r1
 8007812:	4b2f      	ldr	r3, [pc, #188]	; (80078d0 <_strtod_l+0x5a8>)
 8007814:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007818:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800781c:	4652      	mov	r2, sl
 800781e:	465b      	mov	r3, fp
 8007820:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007824:	f7f8 ff08 	bl	8000638 <__aeabi_dmul>
 8007828:	4b2a      	ldr	r3, [pc, #168]	; (80078d4 <_strtod_l+0x5ac>)
 800782a:	460a      	mov	r2, r1
 800782c:	400b      	ands	r3, r1
 800782e:	492a      	ldr	r1, [pc, #168]	; (80078d8 <_strtod_l+0x5b0>)
 8007830:	428b      	cmp	r3, r1
 8007832:	4682      	mov	sl, r0
 8007834:	d8bc      	bhi.n	80077b0 <_strtod_l+0x488>
 8007836:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800783a:	428b      	cmp	r3, r1
 800783c:	bf86      	itte	hi
 800783e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80078dc <_strtod_l+0x5b4>
 8007842:	f04f 3aff 	movhi.w	sl, #4294967295
 8007846:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800784a:	2300      	movs	r3, #0
 800784c:	9304      	str	r3, [sp, #16]
 800784e:	e084      	b.n	800795a <_strtod_l+0x632>
 8007850:	f018 0f01 	tst.w	r8, #1
 8007854:	d005      	beq.n	8007862 <_strtod_l+0x53a>
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	f7f8 feec 	bl	8000638 <__aeabi_dmul>
 8007860:	2301      	movs	r3, #1
 8007862:	9a04      	ldr	r2, [sp, #16]
 8007864:	3208      	adds	r2, #8
 8007866:	f109 0901 	add.w	r9, r9, #1
 800786a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800786e:	9204      	str	r2, [sp, #16]
 8007870:	e7c9      	b.n	8007806 <_strtod_l+0x4de>
 8007872:	d0ea      	beq.n	800784a <_strtod_l+0x522>
 8007874:	f1c8 0800 	rsb	r8, r8, #0
 8007878:	f018 020f 	ands.w	r2, r8, #15
 800787c:	d00a      	beq.n	8007894 <_strtod_l+0x56c>
 800787e:	4b13      	ldr	r3, [pc, #76]	; (80078cc <_strtod_l+0x5a4>)
 8007880:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007884:	4650      	mov	r0, sl
 8007886:	4659      	mov	r1, fp
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f7f8 fffe 	bl	800088c <__aeabi_ddiv>
 8007890:	4682      	mov	sl, r0
 8007892:	468b      	mov	fp, r1
 8007894:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007898:	d0d7      	beq.n	800784a <_strtod_l+0x522>
 800789a:	f1b8 0f1f 	cmp.w	r8, #31
 800789e:	dd1f      	ble.n	80078e0 <_strtod_l+0x5b8>
 80078a0:	2500      	movs	r5, #0
 80078a2:	462e      	mov	r6, r5
 80078a4:	9507      	str	r5, [sp, #28]
 80078a6:	9505      	str	r5, [sp, #20]
 80078a8:	2322      	movs	r3, #34	; 0x22
 80078aa:	f04f 0a00 	mov.w	sl, #0
 80078ae:	f04f 0b00 	mov.w	fp, #0
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	e786      	b.n	80077c4 <_strtod_l+0x49c>
 80078b6:	bf00      	nop
 80078b8:	0800bf19 	.word	0x0800bf19
 80078bc:	0800bf5c 	.word	0x0800bf5c
 80078c0:	0800bf11 	.word	0x0800bf11
 80078c4:	0800c09c 	.word	0x0800c09c
 80078c8:	0800c3b0 	.word	0x0800c3b0
 80078cc:	0800c290 	.word	0x0800c290
 80078d0:	0800c268 	.word	0x0800c268
 80078d4:	7ff00000 	.word	0x7ff00000
 80078d8:	7ca00000 	.word	0x7ca00000
 80078dc:	7fefffff 	.word	0x7fefffff
 80078e0:	f018 0310 	ands.w	r3, r8, #16
 80078e4:	bf18      	it	ne
 80078e6:	236a      	movne	r3, #106	; 0x6a
 80078e8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007c98 <_strtod_l+0x970>
 80078ec:	9304      	str	r3, [sp, #16]
 80078ee:	4650      	mov	r0, sl
 80078f0:	4659      	mov	r1, fp
 80078f2:	2300      	movs	r3, #0
 80078f4:	f018 0f01 	tst.w	r8, #1
 80078f8:	d004      	beq.n	8007904 <_strtod_l+0x5dc>
 80078fa:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078fe:	f7f8 fe9b 	bl	8000638 <__aeabi_dmul>
 8007902:	2301      	movs	r3, #1
 8007904:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007908:	f109 0908 	add.w	r9, r9, #8
 800790c:	d1f2      	bne.n	80078f4 <_strtod_l+0x5cc>
 800790e:	b10b      	cbz	r3, 8007914 <_strtod_l+0x5ec>
 8007910:	4682      	mov	sl, r0
 8007912:	468b      	mov	fp, r1
 8007914:	9b04      	ldr	r3, [sp, #16]
 8007916:	b1c3      	cbz	r3, 800794a <_strtod_l+0x622>
 8007918:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800791c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007920:	2b00      	cmp	r3, #0
 8007922:	4659      	mov	r1, fp
 8007924:	dd11      	ble.n	800794a <_strtod_l+0x622>
 8007926:	2b1f      	cmp	r3, #31
 8007928:	f340 8124 	ble.w	8007b74 <_strtod_l+0x84c>
 800792c:	2b34      	cmp	r3, #52	; 0x34
 800792e:	bfde      	ittt	le
 8007930:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007934:	f04f 33ff 	movle.w	r3, #4294967295
 8007938:	fa03 f202 	lslle.w	r2, r3, r2
 800793c:	f04f 0a00 	mov.w	sl, #0
 8007940:	bfcc      	ite	gt
 8007942:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007946:	ea02 0b01 	andle.w	fp, r2, r1
 800794a:	2200      	movs	r2, #0
 800794c:	2300      	movs	r3, #0
 800794e:	4650      	mov	r0, sl
 8007950:	4659      	mov	r1, fp
 8007952:	f7f9 f8d9 	bl	8000b08 <__aeabi_dcmpeq>
 8007956:	2800      	cmp	r0, #0
 8007958:	d1a2      	bne.n	80078a0 <_strtod_l+0x578>
 800795a:	9b07      	ldr	r3, [sp, #28]
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	9908      	ldr	r1, [sp, #32]
 8007960:	462b      	mov	r3, r5
 8007962:	463a      	mov	r2, r7
 8007964:	4620      	mov	r0, r4
 8007966:	f002 f825 	bl	80099b4 <__s2b>
 800796a:	9007      	str	r0, [sp, #28]
 800796c:	2800      	cmp	r0, #0
 800796e:	f43f af1f 	beq.w	80077b0 <_strtod_l+0x488>
 8007972:	9b05      	ldr	r3, [sp, #20]
 8007974:	1b9e      	subs	r6, r3, r6
 8007976:	9b06      	ldr	r3, [sp, #24]
 8007978:	2b00      	cmp	r3, #0
 800797a:	bfb4      	ite	lt
 800797c:	4633      	movlt	r3, r6
 800797e:	2300      	movge	r3, #0
 8007980:	930c      	str	r3, [sp, #48]	; 0x30
 8007982:	9b06      	ldr	r3, [sp, #24]
 8007984:	2500      	movs	r5, #0
 8007986:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800798a:	9312      	str	r3, [sp, #72]	; 0x48
 800798c:	462e      	mov	r6, r5
 800798e:	9b07      	ldr	r3, [sp, #28]
 8007990:	4620      	mov	r0, r4
 8007992:	6859      	ldr	r1, [r3, #4]
 8007994:	f001 ff66 	bl	8009864 <_Balloc>
 8007998:	9005      	str	r0, [sp, #20]
 800799a:	2800      	cmp	r0, #0
 800799c:	f43f af0c 	beq.w	80077b8 <_strtod_l+0x490>
 80079a0:	9b07      	ldr	r3, [sp, #28]
 80079a2:	691a      	ldr	r2, [r3, #16]
 80079a4:	3202      	adds	r2, #2
 80079a6:	f103 010c 	add.w	r1, r3, #12
 80079aa:	0092      	lsls	r2, r2, #2
 80079ac:	300c      	adds	r0, #12
 80079ae:	f7fe fd95 	bl	80064dc <memcpy>
 80079b2:	ec4b ab10 	vmov	d0, sl, fp
 80079b6:	aa1a      	add	r2, sp, #104	; 0x68
 80079b8:	a919      	add	r1, sp, #100	; 0x64
 80079ba:	4620      	mov	r0, r4
 80079bc:	f002 fb40 	bl	800a040 <__d2b>
 80079c0:	ec4b ab18 	vmov	d8, sl, fp
 80079c4:	9018      	str	r0, [sp, #96]	; 0x60
 80079c6:	2800      	cmp	r0, #0
 80079c8:	f43f aef6 	beq.w	80077b8 <_strtod_l+0x490>
 80079cc:	2101      	movs	r1, #1
 80079ce:	4620      	mov	r0, r4
 80079d0:	f002 f88a 	bl	8009ae8 <__i2b>
 80079d4:	4606      	mov	r6, r0
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f43f aeee 	beq.w	80077b8 <_strtod_l+0x490>
 80079dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079de:	9904      	ldr	r1, [sp, #16]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	bfab      	itete	ge
 80079e4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80079e6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80079e8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80079ea:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80079ee:	bfac      	ite	ge
 80079f0:	eb03 0902 	addge.w	r9, r3, r2
 80079f4:	1ad7      	sublt	r7, r2, r3
 80079f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80079f8:	eba3 0801 	sub.w	r8, r3, r1
 80079fc:	4490      	add	r8, r2
 80079fe:	4ba1      	ldr	r3, [pc, #644]	; (8007c84 <_strtod_l+0x95c>)
 8007a00:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a04:	4598      	cmp	r8, r3
 8007a06:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a0a:	f280 80c7 	bge.w	8007b9c <_strtod_l+0x874>
 8007a0e:	eba3 0308 	sub.w	r3, r3, r8
 8007a12:	2b1f      	cmp	r3, #31
 8007a14:	eba2 0203 	sub.w	r2, r2, r3
 8007a18:	f04f 0101 	mov.w	r1, #1
 8007a1c:	f300 80b1 	bgt.w	8007b82 <_strtod_l+0x85a>
 8007a20:	fa01 f303 	lsl.w	r3, r1, r3
 8007a24:	930d      	str	r3, [sp, #52]	; 0x34
 8007a26:	2300      	movs	r3, #0
 8007a28:	9308      	str	r3, [sp, #32]
 8007a2a:	eb09 0802 	add.w	r8, r9, r2
 8007a2e:	9b04      	ldr	r3, [sp, #16]
 8007a30:	45c1      	cmp	r9, r8
 8007a32:	4417      	add	r7, r2
 8007a34:	441f      	add	r7, r3
 8007a36:	464b      	mov	r3, r9
 8007a38:	bfa8      	it	ge
 8007a3a:	4643      	movge	r3, r8
 8007a3c:	42bb      	cmp	r3, r7
 8007a3e:	bfa8      	it	ge
 8007a40:	463b      	movge	r3, r7
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bfc2      	ittt	gt
 8007a46:	eba8 0803 	subgt.w	r8, r8, r3
 8007a4a:	1aff      	subgt	r7, r7, r3
 8007a4c:	eba9 0903 	subgt.w	r9, r9, r3
 8007a50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	dd17      	ble.n	8007a86 <_strtod_l+0x75e>
 8007a56:	4631      	mov	r1, r6
 8007a58:	461a      	mov	r2, r3
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f002 f904 	bl	8009c68 <__pow5mult>
 8007a60:	4606      	mov	r6, r0
 8007a62:	2800      	cmp	r0, #0
 8007a64:	f43f aea8 	beq.w	80077b8 <_strtod_l+0x490>
 8007a68:	4601      	mov	r1, r0
 8007a6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	f002 f851 	bl	8009b14 <__multiply>
 8007a72:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a74:	2800      	cmp	r0, #0
 8007a76:	f43f ae9f 	beq.w	80077b8 <_strtod_l+0x490>
 8007a7a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f001 ff31 	bl	80098e4 <_Bfree>
 8007a82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a84:	9318      	str	r3, [sp, #96]	; 0x60
 8007a86:	f1b8 0f00 	cmp.w	r8, #0
 8007a8a:	f300 808c 	bgt.w	8007ba6 <_strtod_l+0x87e>
 8007a8e:	9b06      	ldr	r3, [sp, #24]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	dd08      	ble.n	8007aa6 <_strtod_l+0x77e>
 8007a94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a96:	9905      	ldr	r1, [sp, #20]
 8007a98:	4620      	mov	r0, r4
 8007a9a:	f002 f8e5 	bl	8009c68 <__pow5mult>
 8007a9e:	9005      	str	r0, [sp, #20]
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	f43f ae89 	beq.w	80077b8 <_strtod_l+0x490>
 8007aa6:	2f00      	cmp	r7, #0
 8007aa8:	dd08      	ble.n	8007abc <_strtod_l+0x794>
 8007aaa:	9905      	ldr	r1, [sp, #20]
 8007aac:	463a      	mov	r2, r7
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f002 f934 	bl	8009d1c <__lshift>
 8007ab4:	9005      	str	r0, [sp, #20]
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f ae7e 	beq.w	80077b8 <_strtod_l+0x490>
 8007abc:	f1b9 0f00 	cmp.w	r9, #0
 8007ac0:	dd08      	ble.n	8007ad4 <_strtod_l+0x7ac>
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	464a      	mov	r2, r9
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f002 f928 	bl	8009d1c <__lshift>
 8007acc:	4606      	mov	r6, r0
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	f43f ae72 	beq.w	80077b8 <_strtod_l+0x490>
 8007ad4:	9a05      	ldr	r2, [sp, #20]
 8007ad6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ad8:	4620      	mov	r0, r4
 8007ada:	f002 f9ab 	bl	8009e34 <__mdiff>
 8007ade:	4605      	mov	r5, r0
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	f43f ae69 	beq.w	80077b8 <_strtod_l+0x490>
 8007ae6:	68c3      	ldr	r3, [r0, #12]
 8007ae8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aea:	2300      	movs	r3, #0
 8007aec:	60c3      	str	r3, [r0, #12]
 8007aee:	4631      	mov	r1, r6
 8007af0:	f002 f984 	bl	8009dfc <__mcmp>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	da60      	bge.n	8007bba <_strtod_l+0x892>
 8007af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007afa:	ea53 030a 	orrs.w	r3, r3, sl
 8007afe:	f040 8082 	bne.w	8007c06 <_strtod_l+0x8de>
 8007b02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d17d      	bne.n	8007c06 <_strtod_l+0x8de>
 8007b0a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b0e:	0d1b      	lsrs	r3, r3, #20
 8007b10:	051b      	lsls	r3, r3, #20
 8007b12:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b16:	d976      	bls.n	8007c06 <_strtod_l+0x8de>
 8007b18:	696b      	ldr	r3, [r5, #20]
 8007b1a:	b913      	cbnz	r3, 8007b22 <_strtod_l+0x7fa>
 8007b1c:	692b      	ldr	r3, [r5, #16]
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	dd71      	ble.n	8007c06 <_strtod_l+0x8de>
 8007b22:	4629      	mov	r1, r5
 8007b24:	2201      	movs	r2, #1
 8007b26:	4620      	mov	r0, r4
 8007b28:	f002 f8f8 	bl	8009d1c <__lshift>
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	4605      	mov	r5, r0
 8007b30:	f002 f964 	bl	8009dfc <__mcmp>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	dd66      	ble.n	8007c06 <_strtod_l+0x8de>
 8007b38:	9904      	ldr	r1, [sp, #16]
 8007b3a:	4a53      	ldr	r2, [pc, #332]	; (8007c88 <_strtod_l+0x960>)
 8007b3c:	465b      	mov	r3, fp
 8007b3e:	2900      	cmp	r1, #0
 8007b40:	f000 8081 	beq.w	8007c46 <_strtod_l+0x91e>
 8007b44:	ea02 010b 	and.w	r1, r2, fp
 8007b48:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b4c:	dc7b      	bgt.n	8007c46 <_strtod_l+0x91e>
 8007b4e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b52:	f77f aea9 	ble.w	80078a8 <_strtod_l+0x580>
 8007b56:	4b4d      	ldr	r3, [pc, #308]	; (8007c8c <_strtod_l+0x964>)
 8007b58:	4650      	mov	r0, sl
 8007b5a:	4659      	mov	r1, fp
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f7f8 fd6b 	bl	8000638 <__aeabi_dmul>
 8007b62:	460b      	mov	r3, r1
 8007b64:	4303      	orrs	r3, r0
 8007b66:	bf08      	it	eq
 8007b68:	2322      	moveq	r3, #34	; 0x22
 8007b6a:	4682      	mov	sl, r0
 8007b6c:	468b      	mov	fp, r1
 8007b6e:	bf08      	it	eq
 8007b70:	6023      	streq	r3, [r4, #0]
 8007b72:	e62b      	b.n	80077cc <_strtod_l+0x4a4>
 8007b74:	f04f 32ff 	mov.w	r2, #4294967295
 8007b78:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7c:	ea03 0a0a 	and.w	sl, r3, sl
 8007b80:	e6e3      	b.n	800794a <_strtod_l+0x622>
 8007b82:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007b86:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007b8a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007b8e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007b92:	fa01 f308 	lsl.w	r3, r1, r8
 8007b96:	9308      	str	r3, [sp, #32]
 8007b98:	910d      	str	r1, [sp, #52]	; 0x34
 8007b9a:	e746      	b.n	8007a2a <_strtod_l+0x702>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	9308      	str	r3, [sp, #32]
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	930d      	str	r3, [sp, #52]	; 0x34
 8007ba4:	e741      	b.n	8007a2a <_strtod_l+0x702>
 8007ba6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ba8:	4642      	mov	r2, r8
 8007baa:	4620      	mov	r0, r4
 8007bac:	f002 f8b6 	bl	8009d1c <__lshift>
 8007bb0:	9018      	str	r0, [sp, #96]	; 0x60
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	f47f af6b 	bne.w	8007a8e <_strtod_l+0x766>
 8007bb8:	e5fe      	b.n	80077b8 <_strtod_l+0x490>
 8007bba:	465f      	mov	r7, fp
 8007bbc:	d16e      	bne.n	8007c9c <_strtod_l+0x974>
 8007bbe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007bc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bc4:	b342      	cbz	r2, 8007c18 <_strtod_l+0x8f0>
 8007bc6:	4a32      	ldr	r2, [pc, #200]	; (8007c90 <_strtod_l+0x968>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d128      	bne.n	8007c1e <_strtod_l+0x8f6>
 8007bcc:	9b04      	ldr	r3, [sp, #16]
 8007bce:	4651      	mov	r1, sl
 8007bd0:	b1eb      	cbz	r3, 8007c0e <_strtod_l+0x8e6>
 8007bd2:	4b2d      	ldr	r3, [pc, #180]	; (8007c88 <_strtod_l+0x960>)
 8007bd4:	403b      	ands	r3, r7
 8007bd6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007bda:	f04f 32ff 	mov.w	r2, #4294967295
 8007bde:	d819      	bhi.n	8007c14 <_strtod_l+0x8ec>
 8007be0:	0d1b      	lsrs	r3, r3, #20
 8007be2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007be6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bea:	4299      	cmp	r1, r3
 8007bec:	d117      	bne.n	8007c1e <_strtod_l+0x8f6>
 8007bee:	4b29      	ldr	r3, [pc, #164]	; (8007c94 <_strtod_l+0x96c>)
 8007bf0:	429f      	cmp	r7, r3
 8007bf2:	d102      	bne.n	8007bfa <_strtod_l+0x8d2>
 8007bf4:	3101      	adds	r1, #1
 8007bf6:	f43f addf 	beq.w	80077b8 <_strtod_l+0x490>
 8007bfa:	4b23      	ldr	r3, [pc, #140]	; (8007c88 <_strtod_l+0x960>)
 8007bfc:	403b      	ands	r3, r7
 8007bfe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007c02:	f04f 0a00 	mov.w	sl, #0
 8007c06:	9b04      	ldr	r3, [sp, #16]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1a4      	bne.n	8007b56 <_strtod_l+0x82e>
 8007c0c:	e5de      	b.n	80077cc <_strtod_l+0x4a4>
 8007c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c12:	e7ea      	b.n	8007bea <_strtod_l+0x8c2>
 8007c14:	4613      	mov	r3, r2
 8007c16:	e7e8      	b.n	8007bea <_strtod_l+0x8c2>
 8007c18:	ea53 030a 	orrs.w	r3, r3, sl
 8007c1c:	d08c      	beq.n	8007b38 <_strtod_l+0x810>
 8007c1e:	9b08      	ldr	r3, [sp, #32]
 8007c20:	b1db      	cbz	r3, 8007c5a <_strtod_l+0x932>
 8007c22:	423b      	tst	r3, r7
 8007c24:	d0ef      	beq.n	8007c06 <_strtod_l+0x8de>
 8007c26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c28:	9a04      	ldr	r2, [sp, #16]
 8007c2a:	4650      	mov	r0, sl
 8007c2c:	4659      	mov	r1, fp
 8007c2e:	b1c3      	cbz	r3, 8007c62 <_strtod_l+0x93a>
 8007c30:	f7ff fb5c 	bl	80072ec <sulp>
 8007c34:	4602      	mov	r2, r0
 8007c36:	460b      	mov	r3, r1
 8007c38:	ec51 0b18 	vmov	r0, r1, d8
 8007c3c:	f7f8 fb46 	bl	80002cc <__adddf3>
 8007c40:	4682      	mov	sl, r0
 8007c42:	468b      	mov	fp, r1
 8007c44:	e7df      	b.n	8007c06 <_strtod_l+0x8de>
 8007c46:	4013      	ands	r3, r2
 8007c48:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c4c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c50:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c54:	f04f 3aff 	mov.w	sl, #4294967295
 8007c58:	e7d5      	b.n	8007c06 <_strtod_l+0x8de>
 8007c5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c5c:	ea13 0f0a 	tst.w	r3, sl
 8007c60:	e7e0      	b.n	8007c24 <_strtod_l+0x8fc>
 8007c62:	f7ff fb43 	bl	80072ec <sulp>
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	ec51 0b18 	vmov	r0, r1, d8
 8007c6e:	f7f8 fb2b 	bl	80002c8 <__aeabi_dsub>
 8007c72:	2200      	movs	r2, #0
 8007c74:	2300      	movs	r3, #0
 8007c76:	4682      	mov	sl, r0
 8007c78:	468b      	mov	fp, r1
 8007c7a:	f7f8 ff45 	bl	8000b08 <__aeabi_dcmpeq>
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	d0c1      	beq.n	8007c06 <_strtod_l+0x8de>
 8007c82:	e611      	b.n	80078a8 <_strtod_l+0x580>
 8007c84:	fffffc02 	.word	0xfffffc02
 8007c88:	7ff00000 	.word	0x7ff00000
 8007c8c:	39500000 	.word	0x39500000
 8007c90:	000fffff 	.word	0x000fffff
 8007c94:	7fefffff 	.word	0x7fefffff
 8007c98:	0800bf70 	.word	0x0800bf70
 8007c9c:	4631      	mov	r1, r6
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	f002 fa2a 	bl	800a0f8 <__ratio>
 8007ca4:	ec59 8b10 	vmov	r8, r9, d0
 8007ca8:	ee10 0a10 	vmov	r0, s0
 8007cac:	2200      	movs	r2, #0
 8007cae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cb2:	4649      	mov	r1, r9
 8007cb4:	f7f8 ff3c 	bl	8000b30 <__aeabi_dcmple>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d07a      	beq.n	8007db2 <_strtod_l+0xa8a>
 8007cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d04a      	beq.n	8007d58 <_strtod_l+0xa30>
 8007cc2:	4b95      	ldr	r3, [pc, #596]	; (8007f18 <_strtod_l+0xbf0>)
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007cca:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007f18 <_strtod_l+0xbf0>
 8007cce:	f04f 0800 	mov.w	r8, #0
 8007cd2:	4b92      	ldr	r3, [pc, #584]	; (8007f1c <_strtod_l+0xbf4>)
 8007cd4:	403b      	ands	r3, r7
 8007cd6:	930d      	str	r3, [sp, #52]	; 0x34
 8007cd8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007cda:	4b91      	ldr	r3, [pc, #580]	; (8007f20 <_strtod_l+0xbf8>)
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	f040 80b0 	bne.w	8007e42 <_strtod_l+0xb1a>
 8007ce2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ce6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007cea:	ec4b ab10 	vmov	d0, sl, fp
 8007cee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007cf2:	f002 f929 	bl	8009f48 <__ulp>
 8007cf6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cfa:	ec53 2b10 	vmov	r2, r3, d0
 8007cfe:	f7f8 fc9b 	bl	8000638 <__aeabi_dmul>
 8007d02:	4652      	mov	r2, sl
 8007d04:	465b      	mov	r3, fp
 8007d06:	f7f8 fae1 	bl	80002cc <__adddf3>
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	4983      	ldr	r1, [pc, #524]	; (8007f1c <_strtod_l+0xbf4>)
 8007d0e:	4a85      	ldr	r2, [pc, #532]	; (8007f24 <_strtod_l+0xbfc>)
 8007d10:	4019      	ands	r1, r3
 8007d12:	4291      	cmp	r1, r2
 8007d14:	4682      	mov	sl, r0
 8007d16:	d960      	bls.n	8007dda <_strtod_l+0xab2>
 8007d18:	ee18 3a90 	vmov	r3, s17
 8007d1c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d104      	bne.n	8007d2e <_strtod_l+0xa06>
 8007d24:	ee18 3a10 	vmov	r3, s16
 8007d28:	3301      	adds	r3, #1
 8007d2a:	f43f ad45 	beq.w	80077b8 <_strtod_l+0x490>
 8007d2e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007f30 <_strtod_l+0xc08>
 8007d32:	f04f 3aff 	mov.w	sl, #4294967295
 8007d36:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f001 fdd3 	bl	80098e4 <_Bfree>
 8007d3e:	9905      	ldr	r1, [sp, #20]
 8007d40:	4620      	mov	r0, r4
 8007d42:	f001 fdcf 	bl	80098e4 <_Bfree>
 8007d46:	4631      	mov	r1, r6
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f001 fdcb 	bl	80098e4 <_Bfree>
 8007d4e:	4629      	mov	r1, r5
 8007d50:	4620      	mov	r0, r4
 8007d52:	f001 fdc7 	bl	80098e4 <_Bfree>
 8007d56:	e61a      	b.n	800798e <_strtod_l+0x666>
 8007d58:	f1ba 0f00 	cmp.w	sl, #0
 8007d5c:	d11b      	bne.n	8007d96 <_strtod_l+0xa6e>
 8007d5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d62:	b9f3      	cbnz	r3, 8007da2 <_strtod_l+0xa7a>
 8007d64:	4b6c      	ldr	r3, [pc, #432]	; (8007f18 <_strtod_l+0xbf0>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	4640      	mov	r0, r8
 8007d6a:	4649      	mov	r1, r9
 8007d6c:	f7f8 fed6 	bl	8000b1c <__aeabi_dcmplt>
 8007d70:	b9d0      	cbnz	r0, 8007da8 <_strtod_l+0xa80>
 8007d72:	4640      	mov	r0, r8
 8007d74:	4649      	mov	r1, r9
 8007d76:	4b6c      	ldr	r3, [pc, #432]	; (8007f28 <_strtod_l+0xc00>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f7f8 fc5d 	bl	8000638 <__aeabi_dmul>
 8007d7e:	4680      	mov	r8, r0
 8007d80:	4689      	mov	r9, r1
 8007d82:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007d86:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007d8a:	9315      	str	r3, [sp, #84]	; 0x54
 8007d8c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007d90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d94:	e79d      	b.n	8007cd2 <_strtod_l+0x9aa>
 8007d96:	f1ba 0f01 	cmp.w	sl, #1
 8007d9a:	d102      	bne.n	8007da2 <_strtod_l+0xa7a>
 8007d9c:	2f00      	cmp	r7, #0
 8007d9e:	f43f ad83 	beq.w	80078a8 <_strtod_l+0x580>
 8007da2:	4b62      	ldr	r3, [pc, #392]	; (8007f2c <_strtod_l+0xc04>)
 8007da4:	2200      	movs	r2, #0
 8007da6:	e78e      	b.n	8007cc6 <_strtod_l+0x99e>
 8007da8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007f28 <_strtod_l+0xc00>
 8007dac:	f04f 0800 	mov.w	r8, #0
 8007db0:	e7e7      	b.n	8007d82 <_strtod_l+0xa5a>
 8007db2:	4b5d      	ldr	r3, [pc, #372]	; (8007f28 <_strtod_l+0xc00>)
 8007db4:	4640      	mov	r0, r8
 8007db6:	4649      	mov	r1, r9
 8007db8:	2200      	movs	r2, #0
 8007dba:	f7f8 fc3d 	bl	8000638 <__aeabi_dmul>
 8007dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dc0:	4680      	mov	r8, r0
 8007dc2:	4689      	mov	r9, r1
 8007dc4:	b933      	cbnz	r3, 8007dd4 <_strtod_l+0xaac>
 8007dc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007dca:	900e      	str	r0, [sp, #56]	; 0x38
 8007dcc:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007dd2:	e7dd      	b.n	8007d90 <_strtod_l+0xa68>
 8007dd4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007dd8:	e7f9      	b.n	8007dce <_strtod_l+0xaa6>
 8007dda:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007dde:	9b04      	ldr	r3, [sp, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d1a8      	bne.n	8007d36 <_strtod_l+0xa0e>
 8007de4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007de8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dea:	0d1b      	lsrs	r3, r3, #20
 8007dec:	051b      	lsls	r3, r3, #20
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d1a1      	bne.n	8007d36 <_strtod_l+0xa0e>
 8007df2:	4640      	mov	r0, r8
 8007df4:	4649      	mov	r1, r9
 8007df6:	f7f8 ff67 	bl	8000cc8 <__aeabi_d2lz>
 8007dfa:	f7f8 fbef 	bl	80005dc <__aeabi_l2d>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	460b      	mov	r3, r1
 8007e02:	4640      	mov	r0, r8
 8007e04:	4649      	mov	r1, r9
 8007e06:	f7f8 fa5f 	bl	80002c8 <__aeabi_dsub>
 8007e0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e10:	ea43 030a 	orr.w	r3, r3, sl
 8007e14:	4313      	orrs	r3, r2
 8007e16:	4680      	mov	r8, r0
 8007e18:	4689      	mov	r9, r1
 8007e1a:	d055      	beq.n	8007ec8 <_strtod_l+0xba0>
 8007e1c:	a336      	add	r3, pc, #216	; (adr r3, 8007ef8 <_strtod_l+0xbd0>)
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	f7f8 fe7b 	bl	8000b1c <__aeabi_dcmplt>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f47f acd0 	bne.w	80077cc <_strtod_l+0x4a4>
 8007e2c:	a334      	add	r3, pc, #208	; (adr r3, 8007f00 <_strtod_l+0xbd8>)
 8007e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e32:	4640      	mov	r0, r8
 8007e34:	4649      	mov	r1, r9
 8007e36:	f7f8 fe8f 	bl	8000b58 <__aeabi_dcmpgt>
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	f43f af7b 	beq.w	8007d36 <_strtod_l+0xa0e>
 8007e40:	e4c4      	b.n	80077cc <_strtod_l+0x4a4>
 8007e42:	9b04      	ldr	r3, [sp, #16]
 8007e44:	b333      	cbz	r3, 8007e94 <_strtod_l+0xb6c>
 8007e46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e48:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e4c:	d822      	bhi.n	8007e94 <_strtod_l+0xb6c>
 8007e4e:	a32e      	add	r3, pc, #184	; (adr r3, 8007f08 <_strtod_l+0xbe0>)
 8007e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e54:	4640      	mov	r0, r8
 8007e56:	4649      	mov	r1, r9
 8007e58:	f7f8 fe6a 	bl	8000b30 <__aeabi_dcmple>
 8007e5c:	b1a0      	cbz	r0, 8007e88 <_strtod_l+0xb60>
 8007e5e:	4649      	mov	r1, r9
 8007e60:	4640      	mov	r0, r8
 8007e62:	f7f8 fec1 	bl	8000be8 <__aeabi_d2uiz>
 8007e66:	2801      	cmp	r0, #1
 8007e68:	bf38      	it	cc
 8007e6a:	2001      	movcc	r0, #1
 8007e6c:	f7f8 fb6a 	bl	8000544 <__aeabi_ui2d>
 8007e70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e72:	4680      	mov	r8, r0
 8007e74:	4689      	mov	r9, r1
 8007e76:	bb23      	cbnz	r3, 8007ec2 <_strtod_l+0xb9a>
 8007e78:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e7c:	9010      	str	r0, [sp, #64]	; 0x40
 8007e7e:	9311      	str	r3, [sp, #68]	; 0x44
 8007e80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e84:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e8c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007e90:	1a9b      	subs	r3, r3, r2
 8007e92:	9309      	str	r3, [sp, #36]	; 0x24
 8007e94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e98:	eeb0 0a48 	vmov.f32	s0, s16
 8007e9c:	eef0 0a68 	vmov.f32	s1, s17
 8007ea0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ea4:	f002 f850 	bl	8009f48 <__ulp>
 8007ea8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007eac:	ec53 2b10 	vmov	r2, r3, d0
 8007eb0:	f7f8 fbc2 	bl	8000638 <__aeabi_dmul>
 8007eb4:	ec53 2b18 	vmov	r2, r3, d8
 8007eb8:	f7f8 fa08 	bl	80002cc <__adddf3>
 8007ebc:	4682      	mov	sl, r0
 8007ebe:	468b      	mov	fp, r1
 8007ec0:	e78d      	b.n	8007dde <_strtod_l+0xab6>
 8007ec2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007ec6:	e7db      	b.n	8007e80 <_strtod_l+0xb58>
 8007ec8:	a311      	add	r3, pc, #68	; (adr r3, 8007f10 <_strtod_l+0xbe8>)
 8007eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ece:	f7f8 fe25 	bl	8000b1c <__aeabi_dcmplt>
 8007ed2:	e7b2      	b.n	8007e3a <_strtod_l+0xb12>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ed8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007eda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	f7ff ba6b 	b.w	80073b8 <_strtod_l+0x90>
 8007ee2:	2a65      	cmp	r2, #101	; 0x65
 8007ee4:	f43f ab5f 	beq.w	80075a6 <_strtod_l+0x27e>
 8007ee8:	2a45      	cmp	r2, #69	; 0x45
 8007eea:	f43f ab5c 	beq.w	80075a6 <_strtod_l+0x27e>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	f7ff bb94 	b.w	800761c <_strtod_l+0x2f4>
 8007ef4:	f3af 8000 	nop.w
 8007ef8:	94a03595 	.word	0x94a03595
 8007efc:	3fdfffff 	.word	0x3fdfffff
 8007f00:	35afe535 	.word	0x35afe535
 8007f04:	3fe00000 	.word	0x3fe00000
 8007f08:	ffc00000 	.word	0xffc00000
 8007f0c:	41dfffff 	.word	0x41dfffff
 8007f10:	94a03595 	.word	0x94a03595
 8007f14:	3fcfffff 	.word	0x3fcfffff
 8007f18:	3ff00000 	.word	0x3ff00000
 8007f1c:	7ff00000 	.word	0x7ff00000
 8007f20:	7fe00000 	.word	0x7fe00000
 8007f24:	7c9fffff 	.word	0x7c9fffff
 8007f28:	3fe00000 	.word	0x3fe00000
 8007f2c:	bff00000 	.word	0xbff00000
 8007f30:	7fefffff 	.word	0x7fefffff

08007f34 <_strtod_r>:
 8007f34:	4b01      	ldr	r3, [pc, #4]	; (8007f3c <_strtod_r+0x8>)
 8007f36:	f7ff b9f7 	b.w	8007328 <_strtod_l>
 8007f3a:	bf00      	nop
 8007f3c:	20000070 	.word	0x20000070

08007f40 <_strtol_l.constprop.0>:
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f46:	d001      	beq.n	8007f4c <_strtol_l.constprop.0+0xc>
 8007f48:	2b24      	cmp	r3, #36	; 0x24
 8007f4a:	d906      	bls.n	8007f5a <_strtol_l.constprop.0+0x1a>
 8007f4c:	f7fe fa9c 	bl	8006488 <__errno>
 8007f50:	2316      	movs	r3, #22
 8007f52:	6003      	str	r3, [r0, #0]
 8007f54:	2000      	movs	r0, #0
 8007f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008040 <_strtol_l.constprop.0+0x100>
 8007f5e:	460d      	mov	r5, r1
 8007f60:	462e      	mov	r6, r5
 8007f62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f66:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007f6a:	f017 0708 	ands.w	r7, r7, #8
 8007f6e:	d1f7      	bne.n	8007f60 <_strtol_l.constprop.0+0x20>
 8007f70:	2c2d      	cmp	r4, #45	; 0x2d
 8007f72:	d132      	bne.n	8007fda <_strtol_l.constprop.0+0x9a>
 8007f74:	782c      	ldrb	r4, [r5, #0]
 8007f76:	2701      	movs	r7, #1
 8007f78:	1cb5      	adds	r5, r6, #2
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d05b      	beq.n	8008036 <_strtol_l.constprop.0+0xf6>
 8007f7e:	2b10      	cmp	r3, #16
 8007f80:	d109      	bne.n	8007f96 <_strtol_l.constprop.0+0x56>
 8007f82:	2c30      	cmp	r4, #48	; 0x30
 8007f84:	d107      	bne.n	8007f96 <_strtol_l.constprop.0+0x56>
 8007f86:	782c      	ldrb	r4, [r5, #0]
 8007f88:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007f8c:	2c58      	cmp	r4, #88	; 0x58
 8007f8e:	d14d      	bne.n	800802c <_strtol_l.constprop.0+0xec>
 8007f90:	786c      	ldrb	r4, [r5, #1]
 8007f92:	2310      	movs	r3, #16
 8007f94:	3502      	adds	r5, #2
 8007f96:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007f9a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f9e:	f04f 0c00 	mov.w	ip, #0
 8007fa2:	fbb8 f9f3 	udiv	r9, r8, r3
 8007fa6:	4666      	mov	r6, ip
 8007fa8:	fb03 8a19 	mls	sl, r3, r9, r8
 8007fac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007fb0:	f1be 0f09 	cmp.w	lr, #9
 8007fb4:	d816      	bhi.n	8007fe4 <_strtol_l.constprop.0+0xa4>
 8007fb6:	4674      	mov	r4, lr
 8007fb8:	42a3      	cmp	r3, r4
 8007fba:	dd24      	ble.n	8008006 <_strtol_l.constprop.0+0xc6>
 8007fbc:	f1bc 0f00 	cmp.w	ip, #0
 8007fc0:	db1e      	blt.n	8008000 <_strtol_l.constprop.0+0xc0>
 8007fc2:	45b1      	cmp	r9, r6
 8007fc4:	d31c      	bcc.n	8008000 <_strtol_l.constprop.0+0xc0>
 8007fc6:	d101      	bne.n	8007fcc <_strtol_l.constprop.0+0x8c>
 8007fc8:	45a2      	cmp	sl, r4
 8007fca:	db19      	blt.n	8008000 <_strtol_l.constprop.0+0xc0>
 8007fcc:	fb06 4603 	mla	r6, r6, r3, r4
 8007fd0:	f04f 0c01 	mov.w	ip, #1
 8007fd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fd8:	e7e8      	b.n	8007fac <_strtol_l.constprop.0+0x6c>
 8007fda:	2c2b      	cmp	r4, #43	; 0x2b
 8007fdc:	bf04      	itt	eq
 8007fde:	782c      	ldrbeq	r4, [r5, #0]
 8007fe0:	1cb5      	addeq	r5, r6, #2
 8007fe2:	e7ca      	b.n	8007f7a <_strtol_l.constprop.0+0x3a>
 8007fe4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007fe8:	f1be 0f19 	cmp.w	lr, #25
 8007fec:	d801      	bhi.n	8007ff2 <_strtol_l.constprop.0+0xb2>
 8007fee:	3c37      	subs	r4, #55	; 0x37
 8007ff0:	e7e2      	b.n	8007fb8 <_strtol_l.constprop.0+0x78>
 8007ff2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007ff6:	f1be 0f19 	cmp.w	lr, #25
 8007ffa:	d804      	bhi.n	8008006 <_strtol_l.constprop.0+0xc6>
 8007ffc:	3c57      	subs	r4, #87	; 0x57
 8007ffe:	e7db      	b.n	8007fb8 <_strtol_l.constprop.0+0x78>
 8008000:	f04f 3cff 	mov.w	ip, #4294967295
 8008004:	e7e6      	b.n	8007fd4 <_strtol_l.constprop.0+0x94>
 8008006:	f1bc 0f00 	cmp.w	ip, #0
 800800a:	da05      	bge.n	8008018 <_strtol_l.constprop.0+0xd8>
 800800c:	2322      	movs	r3, #34	; 0x22
 800800e:	6003      	str	r3, [r0, #0]
 8008010:	4646      	mov	r6, r8
 8008012:	b942      	cbnz	r2, 8008026 <_strtol_l.constprop.0+0xe6>
 8008014:	4630      	mov	r0, r6
 8008016:	e79e      	b.n	8007f56 <_strtol_l.constprop.0+0x16>
 8008018:	b107      	cbz	r7, 800801c <_strtol_l.constprop.0+0xdc>
 800801a:	4276      	negs	r6, r6
 800801c:	2a00      	cmp	r2, #0
 800801e:	d0f9      	beq.n	8008014 <_strtol_l.constprop.0+0xd4>
 8008020:	f1bc 0f00 	cmp.w	ip, #0
 8008024:	d000      	beq.n	8008028 <_strtol_l.constprop.0+0xe8>
 8008026:	1e69      	subs	r1, r5, #1
 8008028:	6011      	str	r1, [r2, #0]
 800802a:	e7f3      	b.n	8008014 <_strtol_l.constprop.0+0xd4>
 800802c:	2430      	movs	r4, #48	; 0x30
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1b1      	bne.n	8007f96 <_strtol_l.constprop.0+0x56>
 8008032:	2308      	movs	r3, #8
 8008034:	e7af      	b.n	8007f96 <_strtol_l.constprop.0+0x56>
 8008036:	2c30      	cmp	r4, #48	; 0x30
 8008038:	d0a5      	beq.n	8007f86 <_strtol_l.constprop.0+0x46>
 800803a:	230a      	movs	r3, #10
 800803c:	e7ab      	b.n	8007f96 <_strtol_l.constprop.0+0x56>
 800803e:	bf00      	nop
 8008040:	0800bf99 	.word	0x0800bf99

08008044 <_strtol_r>:
 8008044:	f7ff bf7c 	b.w	8007f40 <_strtol_l.constprop.0>

08008048 <_vsniprintf_r>:
 8008048:	b530      	push	{r4, r5, lr}
 800804a:	4614      	mov	r4, r2
 800804c:	2c00      	cmp	r4, #0
 800804e:	b09b      	sub	sp, #108	; 0x6c
 8008050:	4605      	mov	r5, r0
 8008052:	461a      	mov	r2, r3
 8008054:	da05      	bge.n	8008062 <_vsniprintf_r+0x1a>
 8008056:	238b      	movs	r3, #139	; 0x8b
 8008058:	6003      	str	r3, [r0, #0]
 800805a:	f04f 30ff 	mov.w	r0, #4294967295
 800805e:	b01b      	add	sp, #108	; 0x6c
 8008060:	bd30      	pop	{r4, r5, pc}
 8008062:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008066:	f8ad 300c 	strh.w	r3, [sp, #12]
 800806a:	bf14      	ite	ne
 800806c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008070:	4623      	moveq	r3, r4
 8008072:	9302      	str	r3, [sp, #8]
 8008074:	9305      	str	r3, [sp, #20]
 8008076:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800807a:	9100      	str	r1, [sp, #0]
 800807c:	9104      	str	r1, [sp, #16]
 800807e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008082:	4669      	mov	r1, sp
 8008084:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008086:	f002 fa01 	bl	800a48c <_svfiprintf_r>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	bfbc      	itt	lt
 800808e:	238b      	movlt	r3, #139	; 0x8b
 8008090:	602b      	strlt	r3, [r5, #0]
 8008092:	2c00      	cmp	r4, #0
 8008094:	d0e3      	beq.n	800805e <_vsniprintf_r+0x16>
 8008096:	9b00      	ldr	r3, [sp, #0]
 8008098:	2200      	movs	r2, #0
 800809a:	701a      	strb	r2, [r3, #0]
 800809c:	e7df      	b.n	800805e <_vsniprintf_r+0x16>
	...

080080a0 <vsniprintf>:
 80080a0:	b507      	push	{r0, r1, r2, lr}
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	4613      	mov	r3, r2
 80080a6:	460a      	mov	r2, r1
 80080a8:	4601      	mov	r1, r0
 80080aa:	4803      	ldr	r0, [pc, #12]	; (80080b8 <vsniprintf+0x18>)
 80080ac:	6800      	ldr	r0, [r0, #0]
 80080ae:	f7ff ffcb 	bl	8008048 <_vsniprintf_r>
 80080b2:	b003      	add	sp, #12
 80080b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80080b8:	20000008 	.word	0x20000008

080080bc <_write_r>:
 80080bc:	b538      	push	{r3, r4, r5, lr}
 80080be:	4d07      	ldr	r5, [pc, #28]	; (80080dc <_write_r+0x20>)
 80080c0:	4604      	mov	r4, r0
 80080c2:	4608      	mov	r0, r1
 80080c4:	4611      	mov	r1, r2
 80080c6:	2200      	movs	r2, #0
 80080c8:	602a      	str	r2, [r5, #0]
 80080ca:	461a      	mov	r2, r3
 80080cc:	f7f9 fe73 	bl	8001db6 <_write>
 80080d0:	1c43      	adds	r3, r0, #1
 80080d2:	d102      	bne.n	80080da <_write_r+0x1e>
 80080d4:	682b      	ldr	r3, [r5, #0]
 80080d6:	b103      	cbz	r3, 80080da <_write_r+0x1e>
 80080d8:	6023      	str	r3, [r4, #0]
 80080da:	bd38      	pop	{r3, r4, r5, pc}
 80080dc:	2000090c 	.word	0x2000090c

080080e0 <quorem>:
 80080e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	6903      	ldr	r3, [r0, #16]
 80080e6:	690c      	ldr	r4, [r1, #16]
 80080e8:	42a3      	cmp	r3, r4
 80080ea:	4607      	mov	r7, r0
 80080ec:	f2c0 8081 	blt.w	80081f2 <quorem+0x112>
 80080f0:	3c01      	subs	r4, #1
 80080f2:	f101 0814 	add.w	r8, r1, #20
 80080f6:	f100 0514 	add.w	r5, r0, #20
 80080fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080fe:	9301      	str	r3, [sp, #4]
 8008100:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008104:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008108:	3301      	adds	r3, #1
 800810a:	429a      	cmp	r2, r3
 800810c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008110:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008114:	fbb2 f6f3 	udiv	r6, r2, r3
 8008118:	d331      	bcc.n	800817e <quorem+0x9e>
 800811a:	f04f 0e00 	mov.w	lr, #0
 800811e:	4640      	mov	r0, r8
 8008120:	46ac      	mov	ip, r5
 8008122:	46f2      	mov	sl, lr
 8008124:	f850 2b04 	ldr.w	r2, [r0], #4
 8008128:	b293      	uxth	r3, r2
 800812a:	fb06 e303 	mla	r3, r6, r3, lr
 800812e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008132:	b29b      	uxth	r3, r3
 8008134:	ebaa 0303 	sub.w	r3, sl, r3
 8008138:	f8dc a000 	ldr.w	sl, [ip]
 800813c:	0c12      	lsrs	r2, r2, #16
 800813e:	fa13 f38a 	uxtah	r3, r3, sl
 8008142:	fb06 e202 	mla	r2, r6, r2, lr
 8008146:	9300      	str	r3, [sp, #0]
 8008148:	9b00      	ldr	r3, [sp, #0]
 800814a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800814e:	b292      	uxth	r2, r2
 8008150:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008154:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008158:	f8bd 3000 	ldrh.w	r3, [sp]
 800815c:	4581      	cmp	r9, r0
 800815e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008162:	f84c 3b04 	str.w	r3, [ip], #4
 8008166:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800816a:	d2db      	bcs.n	8008124 <quorem+0x44>
 800816c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008170:	b92b      	cbnz	r3, 800817e <quorem+0x9e>
 8008172:	9b01      	ldr	r3, [sp, #4]
 8008174:	3b04      	subs	r3, #4
 8008176:	429d      	cmp	r5, r3
 8008178:	461a      	mov	r2, r3
 800817a:	d32e      	bcc.n	80081da <quorem+0xfa>
 800817c:	613c      	str	r4, [r7, #16]
 800817e:	4638      	mov	r0, r7
 8008180:	f001 fe3c 	bl	8009dfc <__mcmp>
 8008184:	2800      	cmp	r0, #0
 8008186:	db24      	blt.n	80081d2 <quorem+0xf2>
 8008188:	3601      	adds	r6, #1
 800818a:	4628      	mov	r0, r5
 800818c:	f04f 0c00 	mov.w	ip, #0
 8008190:	f858 2b04 	ldr.w	r2, [r8], #4
 8008194:	f8d0 e000 	ldr.w	lr, [r0]
 8008198:	b293      	uxth	r3, r2
 800819a:	ebac 0303 	sub.w	r3, ip, r3
 800819e:	0c12      	lsrs	r2, r2, #16
 80081a0:	fa13 f38e 	uxtah	r3, r3, lr
 80081a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80081a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081b2:	45c1      	cmp	r9, r8
 80081b4:	f840 3b04 	str.w	r3, [r0], #4
 80081b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80081bc:	d2e8      	bcs.n	8008190 <quorem+0xb0>
 80081be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081c6:	b922      	cbnz	r2, 80081d2 <quorem+0xf2>
 80081c8:	3b04      	subs	r3, #4
 80081ca:	429d      	cmp	r5, r3
 80081cc:	461a      	mov	r2, r3
 80081ce:	d30a      	bcc.n	80081e6 <quorem+0x106>
 80081d0:	613c      	str	r4, [r7, #16]
 80081d2:	4630      	mov	r0, r6
 80081d4:	b003      	add	sp, #12
 80081d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081da:	6812      	ldr	r2, [r2, #0]
 80081dc:	3b04      	subs	r3, #4
 80081de:	2a00      	cmp	r2, #0
 80081e0:	d1cc      	bne.n	800817c <quorem+0x9c>
 80081e2:	3c01      	subs	r4, #1
 80081e4:	e7c7      	b.n	8008176 <quorem+0x96>
 80081e6:	6812      	ldr	r2, [r2, #0]
 80081e8:	3b04      	subs	r3, #4
 80081ea:	2a00      	cmp	r2, #0
 80081ec:	d1f0      	bne.n	80081d0 <quorem+0xf0>
 80081ee:	3c01      	subs	r4, #1
 80081f0:	e7eb      	b.n	80081ca <quorem+0xea>
 80081f2:	2000      	movs	r0, #0
 80081f4:	e7ee      	b.n	80081d4 <quorem+0xf4>
	...

080081f8 <_dtoa_r>:
 80081f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fc:	ed2d 8b04 	vpush	{d8-d9}
 8008200:	ec57 6b10 	vmov	r6, r7, d0
 8008204:	b093      	sub	sp, #76	; 0x4c
 8008206:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008208:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800820c:	9106      	str	r1, [sp, #24]
 800820e:	ee10 aa10 	vmov	sl, s0
 8008212:	4604      	mov	r4, r0
 8008214:	9209      	str	r2, [sp, #36]	; 0x24
 8008216:	930c      	str	r3, [sp, #48]	; 0x30
 8008218:	46bb      	mov	fp, r7
 800821a:	b975      	cbnz	r5, 800823a <_dtoa_r+0x42>
 800821c:	2010      	movs	r0, #16
 800821e:	f001 fb07 	bl	8009830 <malloc>
 8008222:	4602      	mov	r2, r0
 8008224:	6260      	str	r0, [r4, #36]	; 0x24
 8008226:	b920      	cbnz	r0, 8008232 <_dtoa_r+0x3a>
 8008228:	4ba7      	ldr	r3, [pc, #668]	; (80084c8 <_dtoa_r+0x2d0>)
 800822a:	21ea      	movs	r1, #234	; 0xea
 800822c:	48a7      	ldr	r0, [pc, #668]	; (80084cc <_dtoa_r+0x2d4>)
 800822e:	f002 fad3 	bl	800a7d8 <__assert_func>
 8008232:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008236:	6005      	str	r5, [r0, #0]
 8008238:	60c5      	str	r5, [r0, #12]
 800823a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800823c:	6819      	ldr	r1, [r3, #0]
 800823e:	b151      	cbz	r1, 8008256 <_dtoa_r+0x5e>
 8008240:	685a      	ldr	r2, [r3, #4]
 8008242:	604a      	str	r2, [r1, #4]
 8008244:	2301      	movs	r3, #1
 8008246:	4093      	lsls	r3, r2
 8008248:	608b      	str	r3, [r1, #8]
 800824a:	4620      	mov	r0, r4
 800824c:	f001 fb4a 	bl	80098e4 <_Bfree>
 8008250:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008252:	2200      	movs	r2, #0
 8008254:	601a      	str	r2, [r3, #0]
 8008256:	1e3b      	subs	r3, r7, #0
 8008258:	bfaa      	itet	ge
 800825a:	2300      	movge	r3, #0
 800825c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008260:	f8c8 3000 	strge.w	r3, [r8]
 8008264:	4b9a      	ldr	r3, [pc, #616]	; (80084d0 <_dtoa_r+0x2d8>)
 8008266:	bfbc      	itt	lt
 8008268:	2201      	movlt	r2, #1
 800826a:	f8c8 2000 	strlt.w	r2, [r8]
 800826e:	ea33 030b 	bics.w	r3, r3, fp
 8008272:	d11b      	bne.n	80082ac <_dtoa_r+0xb4>
 8008274:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008276:	f242 730f 	movw	r3, #9999	; 0x270f
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008280:	4333      	orrs	r3, r6
 8008282:	f000 8592 	beq.w	8008daa <_dtoa_r+0xbb2>
 8008286:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008288:	b963      	cbnz	r3, 80082a4 <_dtoa_r+0xac>
 800828a:	4b92      	ldr	r3, [pc, #584]	; (80084d4 <_dtoa_r+0x2dc>)
 800828c:	e022      	b.n	80082d4 <_dtoa_r+0xdc>
 800828e:	4b92      	ldr	r3, [pc, #584]	; (80084d8 <_dtoa_r+0x2e0>)
 8008290:	9301      	str	r3, [sp, #4]
 8008292:	3308      	adds	r3, #8
 8008294:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008296:	6013      	str	r3, [r2, #0]
 8008298:	9801      	ldr	r0, [sp, #4]
 800829a:	b013      	add	sp, #76	; 0x4c
 800829c:	ecbd 8b04 	vpop	{d8-d9}
 80082a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a4:	4b8b      	ldr	r3, [pc, #556]	; (80084d4 <_dtoa_r+0x2dc>)
 80082a6:	9301      	str	r3, [sp, #4]
 80082a8:	3303      	adds	r3, #3
 80082aa:	e7f3      	b.n	8008294 <_dtoa_r+0x9c>
 80082ac:	2200      	movs	r2, #0
 80082ae:	2300      	movs	r3, #0
 80082b0:	4650      	mov	r0, sl
 80082b2:	4659      	mov	r1, fp
 80082b4:	f7f8 fc28 	bl	8000b08 <__aeabi_dcmpeq>
 80082b8:	ec4b ab19 	vmov	d9, sl, fp
 80082bc:	4680      	mov	r8, r0
 80082be:	b158      	cbz	r0, 80082d8 <_dtoa_r+0xe0>
 80082c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082c2:	2301      	movs	r3, #1
 80082c4:	6013      	str	r3, [r2, #0]
 80082c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f000 856b 	beq.w	8008da4 <_dtoa_r+0xbac>
 80082ce:	4883      	ldr	r0, [pc, #524]	; (80084dc <_dtoa_r+0x2e4>)
 80082d0:	6018      	str	r0, [r3, #0]
 80082d2:	1e43      	subs	r3, r0, #1
 80082d4:	9301      	str	r3, [sp, #4]
 80082d6:	e7df      	b.n	8008298 <_dtoa_r+0xa0>
 80082d8:	ec4b ab10 	vmov	d0, sl, fp
 80082dc:	aa10      	add	r2, sp, #64	; 0x40
 80082de:	a911      	add	r1, sp, #68	; 0x44
 80082e0:	4620      	mov	r0, r4
 80082e2:	f001 fead 	bl	800a040 <__d2b>
 80082e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80082ea:	ee08 0a10 	vmov	s16, r0
 80082ee:	2d00      	cmp	r5, #0
 80082f0:	f000 8084 	beq.w	80083fc <_dtoa_r+0x204>
 80082f4:	ee19 3a90 	vmov	r3, s19
 80082f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008300:	4656      	mov	r6, sl
 8008302:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008306:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800830a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800830e:	4b74      	ldr	r3, [pc, #464]	; (80084e0 <_dtoa_r+0x2e8>)
 8008310:	2200      	movs	r2, #0
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	f7f7 ffd7 	bl	80002c8 <__aeabi_dsub>
 800831a:	a365      	add	r3, pc, #404	; (adr r3, 80084b0 <_dtoa_r+0x2b8>)
 800831c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008320:	f7f8 f98a 	bl	8000638 <__aeabi_dmul>
 8008324:	a364      	add	r3, pc, #400	; (adr r3, 80084b8 <_dtoa_r+0x2c0>)
 8008326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832a:	f7f7 ffcf 	bl	80002cc <__adddf3>
 800832e:	4606      	mov	r6, r0
 8008330:	4628      	mov	r0, r5
 8008332:	460f      	mov	r7, r1
 8008334:	f7f8 f916 	bl	8000564 <__aeabi_i2d>
 8008338:	a361      	add	r3, pc, #388	; (adr r3, 80084c0 <_dtoa_r+0x2c8>)
 800833a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833e:	f7f8 f97b 	bl	8000638 <__aeabi_dmul>
 8008342:	4602      	mov	r2, r0
 8008344:	460b      	mov	r3, r1
 8008346:	4630      	mov	r0, r6
 8008348:	4639      	mov	r1, r7
 800834a:	f7f7 ffbf 	bl	80002cc <__adddf3>
 800834e:	4606      	mov	r6, r0
 8008350:	460f      	mov	r7, r1
 8008352:	f7f8 fc21 	bl	8000b98 <__aeabi_d2iz>
 8008356:	2200      	movs	r2, #0
 8008358:	9000      	str	r0, [sp, #0]
 800835a:	2300      	movs	r3, #0
 800835c:	4630      	mov	r0, r6
 800835e:	4639      	mov	r1, r7
 8008360:	f7f8 fbdc 	bl	8000b1c <__aeabi_dcmplt>
 8008364:	b150      	cbz	r0, 800837c <_dtoa_r+0x184>
 8008366:	9800      	ldr	r0, [sp, #0]
 8008368:	f7f8 f8fc 	bl	8000564 <__aeabi_i2d>
 800836c:	4632      	mov	r2, r6
 800836e:	463b      	mov	r3, r7
 8008370:	f7f8 fbca 	bl	8000b08 <__aeabi_dcmpeq>
 8008374:	b910      	cbnz	r0, 800837c <_dtoa_r+0x184>
 8008376:	9b00      	ldr	r3, [sp, #0]
 8008378:	3b01      	subs	r3, #1
 800837a:	9300      	str	r3, [sp, #0]
 800837c:	9b00      	ldr	r3, [sp, #0]
 800837e:	2b16      	cmp	r3, #22
 8008380:	d85a      	bhi.n	8008438 <_dtoa_r+0x240>
 8008382:	9a00      	ldr	r2, [sp, #0]
 8008384:	4b57      	ldr	r3, [pc, #348]	; (80084e4 <_dtoa_r+0x2ec>)
 8008386:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800838a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838e:	ec51 0b19 	vmov	r0, r1, d9
 8008392:	f7f8 fbc3 	bl	8000b1c <__aeabi_dcmplt>
 8008396:	2800      	cmp	r0, #0
 8008398:	d050      	beq.n	800843c <_dtoa_r+0x244>
 800839a:	9b00      	ldr	r3, [sp, #0]
 800839c:	3b01      	subs	r3, #1
 800839e:	9300      	str	r3, [sp, #0]
 80083a0:	2300      	movs	r3, #0
 80083a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80083a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083a6:	1b5d      	subs	r5, r3, r5
 80083a8:	1e6b      	subs	r3, r5, #1
 80083aa:	9305      	str	r3, [sp, #20]
 80083ac:	bf45      	ittet	mi
 80083ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80083b2:	9304      	strmi	r3, [sp, #16]
 80083b4:	2300      	movpl	r3, #0
 80083b6:	2300      	movmi	r3, #0
 80083b8:	bf4c      	ite	mi
 80083ba:	9305      	strmi	r3, [sp, #20]
 80083bc:	9304      	strpl	r3, [sp, #16]
 80083be:	9b00      	ldr	r3, [sp, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	db3d      	blt.n	8008440 <_dtoa_r+0x248>
 80083c4:	9b05      	ldr	r3, [sp, #20]
 80083c6:	9a00      	ldr	r2, [sp, #0]
 80083c8:	920a      	str	r2, [sp, #40]	; 0x28
 80083ca:	4413      	add	r3, r2
 80083cc:	9305      	str	r3, [sp, #20]
 80083ce:	2300      	movs	r3, #0
 80083d0:	9307      	str	r3, [sp, #28]
 80083d2:	9b06      	ldr	r3, [sp, #24]
 80083d4:	2b09      	cmp	r3, #9
 80083d6:	f200 8089 	bhi.w	80084ec <_dtoa_r+0x2f4>
 80083da:	2b05      	cmp	r3, #5
 80083dc:	bfc4      	itt	gt
 80083de:	3b04      	subgt	r3, #4
 80083e0:	9306      	strgt	r3, [sp, #24]
 80083e2:	9b06      	ldr	r3, [sp, #24]
 80083e4:	f1a3 0302 	sub.w	r3, r3, #2
 80083e8:	bfcc      	ite	gt
 80083ea:	2500      	movgt	r5, #0
 80083ec:	2501      	movle	r5, #1
 80083ee:	2b03      	cmp	r3, #3
 80083f0:	f200 8087 	bhi.w	8008502 <_dtoa_r+0x30a>
 80083f4:	e8df f003 	tbb	[pc, r3]
 80083f8:	59383a2d 	.word	0x59383a2d
 80083fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008400:	441d      	add	r5, r3
 8008402:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008406:	2b20      	cmp	r3, #32
 8008408:	bfc1      	itttt	gt
 800840a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800840e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008412:	fa0b f303 	lslgt.w	r3, fp, r3
 8008416:	fa26 f000 	lsrgt.w	r0, r6, r0
 800841a:	bfda      	itte	le
 800841c:	f1c3 0320 	rsble	r3, r3, #32
 8008420:	fa06 f003 	lslle.w	r0, r6, r3
 8008424:	4318      	orrgt	r0, r3
 8008426:	f7f8 f88d 	bl	8000544 <__aeabi_ui2d>
 800842a:	2301      	movs	r3, #1
 800842c:	4606      	mov	r6, r0
 800842e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008432:	3d01      	subs	r5, #1
 8008434:	930e      	str	r3, [sp, #56]	; 0x38
 8008436:	e76a      	b.n	800830e <_dtoa_r+0x116>
 8008438:	2301      	movs	r3, #1
 800843a:	e7b2      	b.n	80083a2 <_dtoa_r+0x1aa>
 800843c:	900b      	str	r0, [sp, #44]	; 0x2c
 800843e:	e7b1      	b.n	80083a4 <_dtoa_r+0x1ac>
 8008440:	9b04      	ldr	r3, [sp, #16]
 8008442:	9a00      	ldr	r2, [sp, #0]
 8008444:	1a9b      	subs	r3, r3, r2
 8008446:	9304      	str	r3, [sp, #16]
 8008448:	4253      	negs	r3, r2
 800844a:	9307      	str	r3, [sp, #28]
 800844c:	2300      	movs	r3, #0
 800844e:	930a      	str	r3, [sp, #40]	; 0x28
 8008450:	e7bf      	b.n	80083d2 <_dtoa_r+0x1da>
 8008452:	2300      	movs	r3, #0
 8008454:	9308      	str	r3, [sp, #32]
 8008456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008458:	2b00      	cmp	r3, #0
 800845a:	dc55      	bgt.n	8008508 <_dtoa_r+0x310>
 800845c:	2301      	movs	r3, #1
 800845e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008462:	461a      	mov	r2, r3
 8008464:	9209      	str	r2, [sp, #36]	; 0x24
 8008466:	e00c      	b.n	8008482 <_dtoa_r+0x28a>
 8008468:	2301      	movs	r3, #1
 800846a:	e7f3      	b.n	8008454 <_dtoa_r+0x25c>
 800846c:	2300      	movs	r3, #0
 800846e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008470:	9308      	str	r3, [sp, #32]
 8008472:	9b00      	ldr	r3, [sp, #0]
 8008474:	4413      	add	r3, r2
 8008476:	9302      	str	r3, [sp, #8]
 8008478:	3301      	adds	r3, #1
 800847a:	2b01      	cmp	r3, #1
 800847c:	9303      	str	r3, [sp, #12]
 800847e:	bfb8      	it	lt
 8008480:	2301      	movlt	r3, #1
 8008482:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008484:	2200      	movs	r2, #0
 8008486:	6042      	str	r2, [r0, #4]
 8008488:	2204      	movs	r2, #4
 800848a:	f102 0614 	add.w	r6, r2, #20
 800848e:	429e      	cmp	r6, r3
 8008490:	6841      	ldr	r1, [r0, #4]
 8008492:	d93d      	bls.n	8008510 <_dtoa_r+0x318>
 8008494:	4620      	mov	r0, r4
 8008496:	f001 f9e5 	bl	8009864 <_Balloc>
 800849a:	9001      	str	r0, [sp, #4]
 800849c:	2800      	cmp	r0, #0
 800849e:	d13b      	bne.n	8008518 <_dtoa_r+0x320>
 80084a0:	4b11      	ldr	r3, [pc, #68]	; (80084e8 <_dtoa_r+0x2f0>)
 80084a2:	4602      	mov	r2, r0
 80084a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80084a8:	e6c0      	b.n	800822c <_dtoa_r+0x34>
 80084aa:	2301      	movs	r3, #1
 80084ac:	e7df      	b.n	800846e <_dtoa_r+0x276>
 80084ae:	bf00      	nop
 80084b0:	636f4361 	.word	0x636f4361
 80084b4:	3fd287a7 	.word	0x3fd287a7
 80084b8:	8b60c8b3 	.word	0x8b60c8b3
 80084bc:	3fc68a28 	.word	0x3fc68a28
 80084c0:	509f79fb 	.word	0x509f79fb
 80084c4:	3fd34413 	.word	0x3fd34413
 80084c8:	0800c0a6 	.word	0x0800c0a6
 80084cc:	0800c0bd 	.word	0x0800c0bd
 80084d0:	7ff00000 	.word	0x7ff00000
 80084d4:	0800c0a2 	.word	0x0800c0a2
 80084d8:	0800c099 	.word	0x0800c099
 80084dc:	0800bf1d 	.word	0x0800bf1d
 80084e0:	3ff80000 	.word	0x3ff80000
 80084e4:	0800c290 	.word	0x0800c290
 80084e8:	0800c118 	.word	0x0800c118
 80084ec:	2501      	movs	r5, #1
 80084ee:	2300      	movs	r3, #0
 80084f0:	9306      	str	r3, [sp, #24]
 80084f2:	9508      	str	r5, [sp, #32]
 80084f4:	f04f 33ff 	mov.w	r3, #4294967295
 80084f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80084fc:	2200      	movs	r2, #0
 80084fe:	2312      	movs	r3, #18
 8008500:	e7b0      	b.n	8008464 <_dtoa_r+0x26c>
 8008502:	2301      	movs	r3, #1
 8008504:	9308      	str	r3, [sp, #32]
 8008506:	e7f5      	b.n	80084f4 <_dtoa_r+0x2fc>
 8008508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800850a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800850e:	e7b8      	b.n	8008482 <_dtoa_r+0x28a>
 8008510:	3101      	adds	r1, #1
 8008512:	6041      	str	r1, [r0, #4]
 8008514:	0052      	lsls	r2, r2, #1
 8008516:	e7b8      	b.n	800848a <_dtoa_r+0x292>
 8008518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800851a:	9a01      	ldr	r2, [sp, #4]
 800851c:	601a      	str	r2, [r3, #0]
 800851e:	9b03      	ldr	r3, [sp, #12]
 8008520:	2b0e      	cmp	r3, #14
 8008522:	f200 809d 	bhi.w	8008660 <_dtoa_r+0x468>
 8008526:	2d00      	cmp	r5, #0
 8008528:	f000 809a 	beq.w	8008660 <_dtoa_r+0x468>
 800852c:	9b00      	ldr	r3, [sp, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	dd32      	ble.n	8008598 <_dtoa_r+0x3a0>
 8008532:	4ab7      	ldr	r2, [pc, #732]	; (8008810 <_dtoa_r+0x618>)
 8008534:	f003 030f 	and.w	r3, r3, #15
 8008538:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800853c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008540:	9b00      	ldr	r3, [sp, #0]
 8008542:	05d8      	lsls	r0, r3, #23
 8008544:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008548:	d516      	bpl.n	8008578 <_dtoa_r+0x380>
 800854a:	4bb2      	ldr	r3, [pc, #712]	; (8008814 <_dtoa_r+0x61c>)
 800854c:	ec51 0b19 	vmov	r0, r1, d9
 8008550:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008554:	f7f8 f99a 	bl	800088c <__aeabi_ddiv>
 8008558:	f007 070f 	and.w	r7, r7, #15
 800855c:	4682      	mov	sl, r0
 800855e:	468b      	mov	fp, r1
 8008560:	2503      	movs	r5, #3
 8008562:	4eac      	ldr	r6, [pc, #688]	; (8008814 <_dtoa_r+0x61c>)
 8008564:	b957      	cbnz	r7, 800857c <_dtoa_r+0x384>
 8008566:	4642      	mov	r2, r8
 8008568:	464b      	mov	r3, r9
 800856a:	4650      	mov	r0, sl
 800856c:	4659      	mov	r1, fp
 800856e:	f7f8 f98d 	bl	800088c <__aeabi_ddiv>
 8008572:	4682      	mov	sl, r0
 8008574:	468b      	mov	fp, r1
 8008576:	e028      	b.n	80085ca <_dtoa_r+0x3d2>
 8008578:	2502      	movs	r5, #2
 800857a:	e7f2      	b.n	8008562 <_dtoa_r+0x36a>
 800857c:	07f9      	lsls	r1, r7, #31
 800857e:	d508      	bpl.n	8008592 <_dtoa_r+0x39a>
 8008580:	4640      	mov	r0, r8
 8008582:	4649      	mov	r1, r9
 8008584:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008588:	f7f8 f856 	bl	8000638 <__aeabi_dmul>
 800858c:	3501      	adds	r5, #1
 800858e:	4680      	mov	r8, r0
 8008590:	4689      	mov	r9, r1
 8008592:	107f      	asrs	r7, r7, #1
 8008594:	3608      	adds	r6, #8
 8008596:	e7e5      	b.n	8008564 <_dtoa_r+0x36c>
 8008598:	f000 809b 	beq.w	80086d2 <_dtoa_r+0x4da>
 800859c:	9b00      	ldr	r3, [sp, #0]
 800859e:	4f9d      	ldr	r7, [pc, #628]	; (8008814 <_dtoa_r+0x61c>)
 80085a0:	425e      	negs	r6, r3
 80085a2:	4b9b      	ldr	r3, [pc, #620]	; (8008810 <_dtoa_r+0x618>)
 80085a4:	f006 020f 	and.w	r2, r6, #15
 80085a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b0:	ec51 0b19 	vmov	r0, r1, d9
 80085b4:	f7f8 f840 	bl	8000638 <__aeabi_dmul>
 80085b8:	1136      	asrs	r6, r6, #4
 80085ba:	4682      	mov	sl, r0
 80085bc:	468b      	mov	fp, r1
 80085be:	2300      	movs	r3, #0
 80085c0:	2502      	movs	r5, #2
 80085c2:	2e00      	cmp	r6, #0
 80085c4:	d17a      	bne.n	80086bc <_dtoa_r+0x4c4>
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1d3      	bne.n	8008572 <_dtoa_r+0x37a>
 80085ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f000 8082 	beq.w	80086d6 <_dtoa_r+0x4de>
 80085d2:	4b91      	ldr	r3, [pc, #580]	; (8008818 <_dtoa_r+0x620>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	4650      	mov	r0, sl
 80085d8:	4659      	mov	r1, fp
 80085da:	f7f8 fa9f 	bl	8000b1c <__aeabi_dcmplt>
 80085de:	2800      	cmp	r0, #0
 80085e0:	d079      	beq.n	80086d6 <_dtoa_r+0x4de>
 80085e2:	9b03      	ldr	r3, [sp, #12]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d076      	beq.n	80086d6 <_dtoa_r+0x4de>
 80085e8:	9b02      	ldr	r3, [sp, #8]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	dd36      	ble.n	800865c <_dtoa_r+0x464>
 80085ee:	9b00      	ldr	r3, [sp, #0]
 80085f0:	4650      	mov	r0, sl
 80085f2:	4659      	mov	r1, fp
 80085f4:	1e5f      	subs	r7, r3, #1
 80085f6:	2200      	movs	r2, #0
 80085f8:	4b88      	ldr	r3, [pc, #544]	; (800881c <_dtoa_r+0x624>)
 80085fa:	f7f8 f81d 	bl	8000638 <__aeabi_dmul>
 80085fe:	9e02      	ldr	r6, [sp, #8]
 8008600:	4682      	mov	sl, r0
 8008602:	468b      	mov	fp, r1
 8008604:	3501      	adds	r5, #1
 8008606:	4628      	mov	r0, r5
 8008608:	f7f7 ffac 	bl	8000564 <__aeabi_i2d>
 800860c:	4652      	mov	r2, sl
 800860e:	465b      	mov	r3, fp
 8008610:	f7f8 f812 	bl	8000638 <__aeabi_dmul>
 8008614:	4b82      	ldr	r3, [pc, #520]	; (8008820 <_dtoa_r+0x628>)
 8008616:	2200      	movs	r2, #0
 8008618:	f7f7 fe58 	bl	80002cc <__adddf3>
 800861c:	46d0      	mov	r8, sl
 800861e:	46d9      	mov	r9, fp
 8008620:	4682      	mov	sl, r0
 8008622:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008626:	2e00      	cmp	r6, #0
 8008628:	d158      	bne.n	80086dc <_dtoa_r+0x4e4>
 800862a:	4b7e      	ldr	r3, [pc, #504]	; (8008824 <_dtoa_r+0x62c>)
 800862c:	2200      	movs	r2, #0
 800862e:	4640      	mov	r0, r8
 8008630:	4649      	mov	r1, r9
 8008632:	f7f7 fe49 	bl	80002c8 <__aeabi_dsub>
 8008636:	4652      	mov	r2, sl
 8008638:	465b      	mov	r3, fp
 800863a:	4680      	mov	r8, r0
 800863c:	4689      	mov	r9, r1
 800863e:	f7f8 fa8b 	bl	8000b58 <__aeabi_dcmpgt>
 8008642:	2800      	cmp	r0, #0
 8008644:	f040 8295 	bne.w	8008b72 <_dtoa_r+0x97a>
 8008648:	4652      	mov	r2, sl
 800864a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800864e:	4640      	mov	r0, r8
 8008650:	4649      	mov	r1, r9
 8008652:	f7f8 fa63 	bl	8000b1c <__aeabi_dcmplt>
 8008656:	2800      	cmp	r0, #0
 8008658:	f040 8289 	bne.w	8008b6e <_dtoa_r+0x976>
 800865c:	ec5b ab19 	vmov	sl, fp, d9
 8008660:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008662:	2b00      	cmp	r3, #0
 8008664:	f2c0 8148 	blt.w	80088f8 <_dtoa_r+0x700>
 8008668:	9a00      	ldr	r2, [sp, #0]
 800866a:	2a0e      	cmp	r2, #14
 800866c:	f300 8144 	bgt.w	80088f8 <_dtoa_r+0x700>
 8008670:	4b67      	ldr	r3, [pc, #412]	; (8008810 <_dtoa_r+0x618>)
 8008672:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008676:	e9d3 8900 	ldrd	r8, r9, [r3]
 800867a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800867c:	2b00      	cmp	r3, #0
 800867e:	f280 80d5 	bge.w	800882c <_dtoa_r+0x634>
 8008682:	9b03      	ldr	r3, [sp, #12]
 8008684:	2b00      	cmp	r3, #0
 8008686:	f300 80d1 	bgt.w	800882c <_dtoa_r+0x634>
 800868a:	f040 826f 	bne.w	8008b6c <_dtoa_r+0x974>
 800868e:	4b65      	ldr	r3, [pc, #404]	; (8008824 <_dtoa_r+0x62c>)
 8008690:	2200      	movs	r2, #0
 8008692:	4640      	mov	r0, r8
 8008694:	4649      	mov	r1, r9
 8008696:	f7f7 ffcf 	bl	8000638 <__aeabi_dmul>
 800869a:	4652      	mov	r2, sl
 800869c:	465b      	mov	r3, fp
 800869e:	f7f8 fa51 	bl	8000b44 <__aeabi_dcmpge>
 80086a2:	9e03      	ldr	r6, [sp, #12]
 80086a4:	4637      	mov	r7, r6
 80086a6:	2800      	cmp	r0, #0
 80086a8:	f040 8245 	bne.w	8008b36 <_dtoa_r+0x93e>
 80086ac:	9d01      	ldr	r5, [sp, #4]
 80086ae:	2331      	movs	r3, #49	; 0x31
 80086b0:	f805 3b01 	strb.w	r3, [r5], #1
 80086b4:	9b00      	ldr	r3, [sp, #0]
 80086b6:	3301      	adds	r3, #1
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	e240      	b.n	8008b3e <_dtoa_r+0x946>
 80086bc:	07f2      	lsls	r2, r6, #31
 80086be:	d505      	bpl.n	80086cc <_dtoa_r+0x4d4>
 80086c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086c4:	f7f7 ffb8 	bl	8000638 <__aeabi_dmul>
 80086c8:	3501      	adds	r5, #1
 80086ca:	2301      	movs	r3, #1
 80086cc:	1076      	asrs	r6, r6, #1
 80086ce:	3708      	adds	r7, #8
 80086d0:	e777      	b.n	80085c2 <_dtoa_r+0x3ca>
 80086d2:	2502      	movs	r5, #2
 80086d4:	e779      	b.n	80085ca <_dtoa_r+0x3d2>
 80086d6:	9f00      	ldr	r7, [sp, #0]
 80086d8:	9e03      	ldr	r6, [sp, #12]
 80086da:	e794      	b.n	8008606 <_dtoa_r+0x40e>
 80086dc:	9901      	ldr	r1, [sp, #4]
 80086de:	4b4c      	ldr	r3, [pc, #304]	; (8008810 <_dtoa_r+0x618>)
 80086e0:	4431      	add	r1, r6
 80086e2:	910d      	str	r1, [sp, #52]	; 0x34
 80086e4:	9908      	ldr	r1, [sp, #32]
 80086e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80086ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086ee:	2900      	cmp	r1, #0
 80086f0:	d043      	beq.n	800877a <_dtoa_r+0x582>
 80086f2:	494d      	ldr	r1, [pc, #308]	; (8008828 <_dtoa_r+0x630>)
 80086f4:	2000      	movs	r0, #0
 80086f6:	f7f8 f8c9 	bl	800088c <__aeabi_ddiv>
 80086fa:	4652      	mov	r2, sl
 80086fc:	465b      	mov	r3, fp
 80086fe:	f7f7 fde3 	bl	80002c8 <__aeabi_dsub>
 8008702:	9d01      	ldr	r5, [sp, #4]
 8008704:	4682      	mov	sl, r0
 8008706:	468b      	mov	fp, r1
 8008708:	4649      	mov	r1, r9
 800870a:	4640      	mov	r0, r8
 800870c:	f7f8 fa44 	bl	8000b98 <__aeabi_d2iz>
 8008710:	4606      	mov	r6, r0
 8008712:	f7f7 ff27 	bl	8000564 <__aeabi_i2d>
 8008716:	4602      	mov	r2, r0
 8008718:	460b      	mov	r3, r1
 800871a:	4640      	mov	r0, r8
 800871c:	4649      	mov	r1, r9
 800871e:	f7f7 fdd3 	bl	80002c8 <__aeabi_dsub>
 8008722:	3630      	adds	r6, #48	; 0x30
 8008724:	f805 6b01 	strb.w	r6, [r5], #1
 8008728:	4652      	mov	r2, sl
 800872a:	465b      	mov	r3, fp
 800872c:	4680      	mov	r8, r0
 800872e:	4689      	mov	r9, r1
 8008730:	f7f8 f9f4 	bl	8000b1c <__aeabi_dcmplt>
 8008734:	2800      	cmp	r0, #0
 8008736:	d163      	bne.n	8008800 <_dtoa_r+0x608>
 8008738:	4642      	mov	r2, r8
 800873a:	464b      	mov	r3, r9
 800873c:	4936      	ldr	r1, [pc, #216]	; (8008818 <_dtoa_r+0x620>)
 800873e:	2000      	movs	r0, #0
 8008740:	f7f7 fdc2 	bl	80002c8 <__aeabi_dsub>
 8008744:	4652      	mov	r2, sl
 8008746:	465b      	mov	r3, fp
 8008748:	f7f8 f9e8 	bl	8000b1c <__aeabi_dcmplt>
 800874c:	2800      	cmp	r0, #0
 800874e:	f040 80b5 	bne.w	80088bc <_dtoa_r+0x6c4>
 8008752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008754:	429d      	cmp	r5, r3
 8008756:	d081      	beq.n	800865c <_dtoa_r+0x464>
 8008758:	4b30      	ldr	r3, [pc, #192]	; (800881c <_dtoa_r+0x624>)
 800875a:	2200      	movs	r2, #0
 800875c:	4650      	mov	r0, sl
 800875e:	4659      	mov	r1, fp
 8008760:	f7f7 ff6a 	bl	8000638 <__aeabi_dmul>
 8008764:	4b2d      	ldr	r3, [pc, #180]	; (800881c <_dtoa_r+0x624>)
 8008766:	4682      	mov	sl, r0
 8008768:	468b      	mov	fp, r1
 800876a:	4640      	mov	r0, r8
 800876c:	4649      	mov	r1, r9
 800876e:	2200      	movs	r2, #0
 8008770:	f7f7 ff62 	bl	8000638 <__aeabi_dmul>
 8008774:	4680      	mov	r8, r0
 8008776:	4689      	mov	r9, r1
 8008778:	e7c6      	b.n	8008708 <_dtoa_r+0x510>
 800877a:	4650      	mov	r0, sl
 800877c:	4659      	mov	r1, fp
 800877e:	f7f7 ff5b 	bl	8000638 <__aeabi_dmul>
 8008782:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008784:	9d01      	ldr	r5, [sp, #4]
 8008786:	930f      	str	r3, [sp, #60]	; 0x3c
 8008788:	4682      	mov	sl, r0
 800878a:	468b      	mov	fp, r1
 800878c:	4649      	mov	r1, r9
 800878e:	4640      	mov	r0, r8
 8008790:	f7f8 fa02 	bl	8000b98 <__aeabi_d2iz>
 8008794:	4606      	mov	r6, r0
 8008796:	f7f7 fee5 	bl	8000564 <__aeabi_i2d>
 800879a:	3630      	adds	r6, #48	; 0x30
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4640      	mov	r0, r8
 80087a2:	4649      	mov	r1, r9
 80087a4:	f7f7 fd90 	bl	80002c8 <__aeabi_dsub>
 80087a8:	f805 6b01 	strb.w	r6, [r5], #1
 80087ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087ae:	429d      	cmp	r5, r3
 80087b0:	4680      	mov	r8, r0
 80087b2:	4689      	mov	r9, r1
 80087b4:	f04f 0200 	mov.w	r2, #0
 80087b8:	d124      	bne.n	8008804 <_dtoa_r+0x60c>
 80087ba:	4b1b      	ldr	r3, [pc, #108]	; (8008828 <_dtoa_r+0x630>)
 80087bc:	4650      	mov	r0, sl
 80087be:	4659      	mov	r1, fp
 80087c0:	f7f7 fd84 	bl	80002cc <__adddf3>
 80087c4:	4602      	mov	r2, r0
 80087c6:	460b      	mov	r3, r1
 80087c8:	4640      	mov	r0, r8
 80087ca:	4649      	mov	r1, r9
 80087cc:	f7f8 f9c4 	bl	8000b58 <__aeabi_dcmpgt>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d173      	bne.n	80088bc <_dtoa_r+0x6c4>
 80087d4:	4652      	mov	r2, sl
 80087d6:	465b      	mov	r3, fp
 80087d8:	4913      	ldr	r1, [pc, #76]	; (8008828 <_dtoa_r+0x630>)
 80087da:	2000      	movs	r0, #0
 80087dc:	f7f7 fd74 	bl	80002c8 <__aeabi_dsub>
 80087e0:	4602      	mov	r2, r0
 80087e2:	460b      	mov	r3, r1
 80087e4:	4640      	mov	r0, r8
 80087e6:	4649      	mov	r1, r9
 80087e8:	f7f8 f998 	bl	8000b1c <__aeabi_dcmplt>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	f43f af35 	beq.w	800865c <_dtoa_r+0x464>
 80087f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80087f4:	1e6b      	subs	r3, r5, #1
 80087f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80087f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087fc:	2b30      	cmp	r3, #48	; 0x30
 80087fe:	d0f8      	beq.n	80087f2 <_dtoa_r+0x5fa>
 8008800:	9700      	str	r7, [sp, #0]
 8008802:	e049      	b.n	8008898 <_dtoa_r+0x6a0>
 8008804:	4b05      	ldr	r3, [pc, #20]	; (800881c <_dtoa_r+0x624>)
 8008806:	f7f7 ff17 	bl	8000638 <__aeabi_dmul>
 800880a:	4680      	mov	r8, r0
 800880c:	4689      	mov	r9, r1
 800880e:	e7bd      	b.n	800878c <_dtoa_r+0x594>
 8008810:	0800c290 	.word	0x0800c290
 8008814:	0800c268 	.word	0x0800c268
 8008818:	3ff00000 	.word	0x3ff00000
 800881c:	40240000 	.word	0x40240000
 8008820:	401c0000 	.word	0x401c0000
 8008824:	40140000 	.word	0x40140000
 8008828:	3fe00000 	.word	0x3fe00000
 800882c:	9d01      	ldr	r5, [sp, #4]
 800882e:	4656      	mov	r6, sl
 8008830:	465f      	mov	r7, fp
 8008832:	4642      	mov	r2, r8
 8008834:	464b      	mov	r3, r9
 8008836:	4630      	mov	r0, r6
 8008838:	4639      	mov	r1, r7
 800883a:	f7f8 f827 	bl	800088c <__aeabi_ddiv>
 800883e:	f7f8 f9ab 	bl	8000b98 <__aeabi_d2iz>
 8008842:	4682      	mov	sl, r0
 8008844:	f7f7 fe8e 	bl	8000564 <__aeabi_i2d>
 8008848:	4642      	mov	r2, r8
 800884a:	464b      	mov	r3, r9
 800884c:	f7f7 fef4 	bl	8000638 <__aeabi_dmul>
 8008850:	4602      	mov	r2, r0
 8008852:	460b      	mov	r3, r1
 8008854:	4630      	mov	r0, r6
 8008856:	4639      	mov	r1, r7
 8008858:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800885c:	f7f7 fd34 	bl	80002c8 <__aeabi_dsub>
 8008860:	f805 6b01 	strb.w	r6, [r5], #1
 8008864:	9e01      	ldr	r6, [sp, #4]
 8008866:	9f03      	ldr	r7, [sp, #12]
 8008868:	1bae      	subs	r6, r5, r6
 800886a:	42b7      	cmp	r7, r6
 800886c:	4602      	mov	r2, r0
 800886e:	460b      	mov	r3, r1
 8008870:	d135      	bne.n	80088de <_dtoa_r+0x6e6>
 8008872:	f7f7 fd2b 	bl	80002cc <__adddf3>
 8008876:	4642      	mov	r2, r8
 8008878:	464b      	mov	r3, r9
 800887a:	4606      	mov	r6, r0
 800887c:	460f      	mov	r7, r1
 800887e:	f7f8 f96b 	bl	8000b58 <__aeabi_dcmpgt>
 8008882:	b9d0      	cbnz	r0, 80088ba <_dtoa_r+0x6c2>
 8008884:	4642      	mov	r2, r8
 8008886:	464b      	mov	r3, r9
 8008888:	4630      	mov	r0, r6
 800888a:	4639      	mov	r1, r7
 800888c:	f7f8 f93c 	bl	8000b08 <__aeabi_dcmpeq>
 8008890:	b110      	cbz	r0, 8008898 <_dtoa_r+0x6a0>
 8008892:	f01a 0f01 	tst.w	sl, #1
 8008896:	d110      	bne.n	80088ba <_dtoa_r+0x6c2>
 8008898:	4620      	mov	r0, r4
 800889a:	ee18 1a10 	vmov	r1, s16
 800889e:	f001 f821 	bl	80098e4 <_Bfree>
 80088a2:	2300      	movs	r3, #0
 80088a4:	9800      	ldr	r0, [sp, #0]
 80088a6:	702b      	strb	r3, [r5, #0]
 80088a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088aa:	3001      	adds	r0, #1
 80088ac:	6018      	str	r0, [r3, #0]
 80088ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f43f acf1 	beq.w	8008298 <_dtoa_r+0xa0>
 80088b6:	601d      	str	r5, [r3, #0]
 80088b8:	e4ee      	b.n	8008298 <_dtoa_r+0xa0>
 80088ba:	9f00      	ldr	r7, [sp, #0]
 80088bc:	462b      	mov	r3, r5
 80088be:	461d      	mov	r5, r3
 80088c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088c4:	2a39      	cmp	r2, #57	; 0x39
 80088c6:	d106      	bne.n	80088d6 <_dtoa_r+0x6de>
 80088c8:	9a01      	ldr	r2, [sp, #4]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d1f7      	bne.n	80088be <_dtoa_r+0x6c6>
 80088ce:	9901      	ldr	r1, [sp, #4]
 80088d0:	2230      	movs	r2, #48	; 0x30
 80088d2:	3701      	adds	r7, #1
 80088d4:	700a      	strb	r2, [r1, #0]
 80088d6:	781a      	ldrb	r2, [r3, #0]
 80088d8:	3201      	adds	r2, #1
 80088da:	701a      	strb	r2, [r3, #0]
 80088dc:	e790      	b.n	8008800 <_dtoa_r+0x608>
 80088de:	4ba6      	ldr	r3, [pc, #664]	; (8008b78 <_dtoa_r+0x980>)
 80088e0:	2200      	movs	r2, #0
 80088e2:	f7f7 fea9 	bl	8000638 <__aeabi_dmul>
 80088e6:	2200      	movs	r2, #0
 80088e8:	2300      	movs	r3, #0
 80088ea:	4606      	mov	r6, r0
 80088ec:	460f      	mov	r7, r1
 80088ee:	f7f8 f90b 	bl	8000b08 <__aeabi_dcmpeq>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d09d      	beq.n	8008832 <_dtoa_r+0x63a>
 80088f6:	e7cf      	b.n	8008898 <_dtoa_r+0x6a0>
 80088f8:	9a08      	ldr	r2, [sp, #32]
 80088fa:	2a00      	cmp	r2, #0
 80088fc:	f000 80d7 	beq.w	8008aae <_dtoa_r+0x8b6>
 8008900:	9a06      	ldr	r2, [sp, #24]
 8008902:	2a01      	cmp	r2, #1
 8008904:	f300 80ba 	bgt.w	8008a7c <_dtoa_r+0x884>
 8008908:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800890a:	2a00      	cmp	r2, #0
 800890c:	f000 80b2 	beq.w	8008a74 <_dtoa_r+0x87c>
 8008910:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008914:	9e07      	ldr	r6, [sp, #28]
 8008916:	9d04      	ldr	r5, [sp, #16]
 8008918:	9a04      	ldr	r2, [sp, #16]
 800891a:	441a      	add	r2, r3
 800891c:	9204      	str	r2, [sp, #16]
 800891e:	9a05      	ldr	r2, [sp, #20]
 8008920:	2101      	movs	r1, #1
 8008922:	441a      	add	r2, r3
 8008924:	4620      	mov	r0, r4
 8008926:	9205      	str	r2, [sp, #20]
 8008928:	f001 f8de 	bl	8009ae8 <__i2b>
 800892c:	4607      	mov	r7, r0
 800892e:	2d00      	cmp	r5, #0
 8008930:	dd0c      	ble.n	800894c <_dtoa_r+0x754>
 8008932:	9b05      	ldr	r3, [sp, #20]
 8008934:	2b00      	cmp	r3, #0
 8008936:	dd09      	ble.n	800894c <_dtoa_r+0x754>
 8008938:	42ab      	cmp	r3, r5
 800893a:	9a04      	ldr	r2, [sp, #16]
 800893c:	bfa8      	it	ge
 800893e:	462b      	movge	r3, r5
 8008940:	1ad2      	subs	r2, r2, r3
 8008942:	9204      	str	r2, [sp, #16]
 8008944:	9a05      	ldr	r2, [sp, #20]
 8008946:	1aed      	subs	r5, r5, r3
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	9305      	str	r3, [sp, #20]
 800894c:	9b07      	ldr	r3, [sp, #28]
 800894e:	b31b      	cbz	r3, 8008998 <_dtoa_r+0x7a0>
 8008950:	9b08      	ldr	r3, [sp, #32]
 8008952:	2b00      	cmp	r3, #0
 8008954:	f000 80af 	beq.w	8008ab6 <_dtoa_r+0x8be>
 8008958:	2e00      	cmp	r6, #0
 800895a:	dd13      	ble.n	8008984 <_dtoa_r+0x78c>
 800895c:	4639      	mov	r1, r7
 800895e:	4632      	mov	r2, r6
 8008960:	4620      	mov	r0, r4
 8008962:	f001 f981 	bl	8009c68 <__pow5mult>
 8008966:	ee18 2a10 	vmov	r2, s16
 800896a:	4601      	mov	r1, r0
 800896c:	4607      	mov	r7, r0
 800896e:	4620      	mov	r0, r4
 8008970:	f001 f8d0 	bl	8009b14 <__multiply>
 8008974:	ee18 1a10 	vmov	r1, s16
 8008978:	4680      	mov	r8, r0
 800897a:	4620      	mov	r0, r4
 800897c:	f000 ffb2 	bl	80098e4 <_Bfree>
 8008980:	ee08 8a10 	vmov	s16, r8
 8008984:	9b07      	ldr	r3, [sp, #28]
 8008986:	1b9a      	subs	r2, r3, r6
 8008988:	d006      	beq.n	8008998 <_dtoa_r+0x7a0>
 800898a:	ee18 1a10 	vmov	r1, s16
 800898e:	4620      	mov	r0, r4
 8008990:	f001 f96a 	bl	8009c68 <__pow5mult>
 8008994:	ee08 0a10 	vmov	s16, r0
 8008998:	2101      	movs	r1, #1
 800899a:	4620      	mov	r0, r4
 800899c:	f001 f8a4 	bl	8009ae8 <__i2b>
 80089a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	4606      	mov	r6, r0
 80089a6:	f340 8088 	ble.w	8008aba <_dtoa_r+0x8c2>
 80089aa:	461a      	mov	r2, r3
 80089ac:	4601      	mov	r1, r0
 80089ae:	4620      	mov	r0, r4
 80089b0:	f001 f95a 	bl	8009c68 <__pow5mult>
 80089b4:	9b06      	ldr	r3, [sp, #24]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	4606      	mov	r6, r0
 80089ba:	f340 8081 	ble.w	8008ac0 <_dtoa_r+0x8c8>
 80089be:	f04f 0800 	mov.w	r8, #0
 80089c2:	6933      	ldr	r3, [r6, #16]
 80089c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80089c8:	6918      	ldr	r0, [r3, #16]
 80089ca:	f001 f83d 	bl	8009a48 <__hi0bits>
 80089ce:	f1c0 0020 	rsb	r0, r0, #32
 80089d2:	9b05      	ldr	r3, [sp, #20]
 80089d4:	4418      	add	r0, r3
 80089d6:	f010 001f 	ands.w	r0, r0, #31
 80089da:	f000 8092 	beq.w	8008b02 <_dtoa_r+0x90a>
 80089de:	f1c0 0320 	rsb	r3, r0, #32
 80089e2:	2b04      	cmp	r3, #4
 80089e4:	f340 808a 	ble.w	8008afc <_dtoa_r+0x904>
 80089e8:	f1c0 001c 	rsb	r0, r0, #28
 80089ec:	9b04      	ldr	r3, [sp, #16]
 80089ee:	4403      	add	r3, r0
 80089f0:	9304      	str	r3, [sp, #16]
 80089f2:	9b05      	ldr	r3, [sp, #20]
 80089f4:	4403      	add	r3, r0
 80089f6:	4405      	add	r5, r0
 80089f8:	9305      	str	r3, [sp, #20]
 80089fa:	9b04      	ldr	r3, [sp, #16]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	dd07      	ble.n	8008a10 <_dtoa_r+0x818>
 8008a00:	ee18 1a10 	vmov	r1, s16
 8008a04:	461a      	mov	r2, r3
 8008a06:	4620      	mov	r0, r4
 8008a08:	f001 f988 	bl	8009d1c <__lshift>
 8008a0c:	ee08 0a10 	vmov	s16, r0
 8008a10:	9b05      	ldr	r3, [sp, #20]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	dd05      	ble.n	8008a22 <_dtoa_r+0x82a>
 8008a16:	4631      	mov	r1, r6
 8008a18:	461a      	mov	r2, r3
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	f001 f97e 	bl	8009d1c <__lshift>
 8008a20:	4606      	mov	r6, r0
 8008a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d06e      	beq.n	8008b06 <_dtoa_r+0x90e>
 8008a28:	ee18 0a10 	vmov	r0, s16
 8008a2c:	4631      	mov	r1, r6
 8008a2e:	f001 f9e5 	bl	8009dfc <__mcmp>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	da67      	bge.n	8008b06 <_dtoa_r+0x90e>
 8008a36:	9b00      	ldr	r3, [sp, #0]
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	ee18 1a10 	vmov	r1, s16
 8008a3e:	9300      	str	r3, [sp, #0]
 8008a40:	220a      	movs	r2, #10
 8008a42:	2300      	movs	r3, #0
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 ff6f 	bl	8009928 <__multadd>
 8008a4a:	9b08      	ldr	r3, [sp, #32]
 8008a4c:	ee08 0a10 	vmov	s16, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	f000 81b1 	beq.w	8008db8 <_dtoa_r+0xbc0>
 8008a56:	2300      	movs	r3, #0
 8008a58:	4639      	mov	r1, r7
 8008a5a:	220a      	movs	r2, #10
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f000 ff63 	bl	8009928 <__multadd>
 8008a62:	9b02      	ldr	r3, [sp, #8]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	4607      	mov	r7, r0
 8008a68:	f300 808e 	bgt.w	8008b88 <_dtoa_r+0x990>
 8008a6c:	9b06      	ldr	r3, [sp, #24]
 8008a6e:	2b02      	cmp	r3, #2
 8008a70:	dc51      	bgt.n	8008b16 <_dtoa_r+0x91e>
 8008a72:	e089      	b.n	8008b88 <_dtoa_r+0x990>
 8008a74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a7a:	e74b      	b.n	8008914 <_dtoa_r+0x71c>
 8008a7c:	9b03      	ldr	r3, [sp, #12]
 8008a7e:	1e5e      	subs	r6, r3, #1
 8008a80:	9b07      	ldr	r3, [sp, #28]
 8008a82:	42b3      	cmp	r3, r6
 8008a84:	bfbf      	itttt	lt
 8008a86:	9b07      	ldrlt	r3, [sp, #28]
 8008a88:	9607      	strlt	r6, [sp, #28]
 8008a8a:	1af2      	sublt	r2, r6, r3
 8008a8c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008a8e:	bfb6      	itet	lt
 8008a90:	189b      	addlt	r3, r3, r2
 8008a92:	1b9e      	subge	r6, r3, r6
 8008a94:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008a96:	9b03      	ldr	r3, [sp, #12]
 8008a98:	bfb8      	it	lt
 8008a9a:	2600      	movlt	r6, #0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	bfb7      	itett	lt
 8008aa0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008aa4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008aa8:	1a9d      	sublt	r5, r3, r2
 8008aaa:	2300      	movlt	r3, #0
 8008aac:	e734      	b.n	8008918 <_dtoa_r+0x720>
 8008aae:	9e07      	ldr	r6, [sp, #28]
 8008ab0:	9d04      	ldr	r5, [sp, #16]
 8008ab2:	9f08      	ldr	r7, [sp, #32]
 8008ab4:	e73b      	b.n	800892e <_dtoa_r+0x736>
 8008ab6:	9a07      	ldr	r2, [sp, #28]
 8008ab8:	e767      	b.n	800898a <_dtoa_r+0x792>
 8008aba:	9b06      	ldr	r3, [sp, #24]
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	dc18      	bgt.n	8008af2 <_dtoa_r+0x8fa>
 8008ac0:	f1ba 0f00 	cmp.w	sl, #0
 8008ac4:	d115      	bne.n	8008af2 <_dtoa_r+0x8fa>
 8008ac6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008aca:	b993      	cbnz	r3, 8008af2 <_dtoa_r+0x8fa>
 8008acc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008ad0:	0d1b      	lsrs	r3, r3, #20
 8008ad2:	051b      	lsls	r3, r3, #20
 8008ad4:	b183      	cbz	r3, 8008af8 <_dtoa_r+0x900>
 8008ad6:	9b04      	ldr	r3, [sp, #16]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	9304      	str	r3, [sp, #16]
 8008adc:	9b05      	ldr	r3, [sp, #20]
 8008ade:	3301      	adds	r3, #1
 8008ae0:	9305      	str	r3, [sp, #20]
 8008ae2:	f04f 0801 	mov.w	r8, #1
 8008ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	f47f af6a 	bne.w	80089c2 <_dtoa_r+0x7ca>
 8008aee:	2001      	movs	r0, #1
 8008af0:	e76f      	b.n	80089d2 <_dtoa_r+0x7da>
 8008af2:	f04f 0800 	mov.w	r8, #0
 8008af6:	e7f6      	b.n	8008ae6 <_dtoa_r+0x8ee>
 8008af8:	4698      	mov	r8, r3
 8008afa:	e7f4      	b.n	8008ae6 <_dtoa_r+0x8ee>
 8008afc:	f43f af7d 	beq.w	80089fa <_dtoa_r+0x802>
 8008b00:	4618      	mov	r0, r3
 8008b02:	301c      	adds	r0, #28
 8008b04:	e772      	b.n	80089ec <_dtoa_r+0x7f4>
 8008b06:	9b03      	ldr	r3, [sp, #12]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	dc37      	bgt.n	8008b7c <_dtoa_r+0x984>
 8008b0c:	9b06      	ldr	r3, [sp, #24]
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	dd34      	ble.n	8008b7c <_dtoa_r+0x984>
 8008b12:	9b03      	ldr	r3, [sp, #12]
 8008b14:	9302      	str	r3, [sp, #8]
 8008b16:	9b02      	ldr	r3, [sp, #8]
 8008b18:	b96b      	cbnz	r3, 8008b36 <_dtoa_r+0x93e>
 8008b1a:	4631      	mov	r1, r6
 8008b1c:	2205      	movs	r2, #5
 8008b1e:	4620      	mov	r0, r4
 8008b20:	f000 ff02 	bl	8009928 <__multadd>
 8008b24:	4601      	mov	r1, r0
 8008b26:	4606      	mov	r6, r0
 8008b28:	ee18 0a10 	vmov	r0, s16
 8008b2c:	f001 f966 	bl	8009dfc <__mcmp>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	f73f adbb 	bgt.w	80086ac <_dtoa_r+0x4b4>
 8008b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b38:	9d01      	ldr	r5, [sp, #4]
 8008b3a:	43db      	mvns	r3, r3
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	f04f 0800 	mov.w	r8, #0
 8008b42:	4631      	mov	r1, r6
 8008b44:	4620      	mov	r0, r4
 8008b46:	f000 fecd 	bl	80098e4 <_Bfree>
 8008b4a:	2f00      	cmp	r7, #0
 8008b4c:	f43f aea4 	beq.w	8008898 <_dtoa_r+0x6a0>
 8008b50:	f1b8 0f00 	cmp.w	r8, #0
 8008b54:	d005      	beq.n	8008b62 <_dtoa_r+0x96a>
 8008b56:	45b8      	cmp	r8, r7
 8008b58:	d003      	beq.n	8008b62 <_dtoa_r+0x96a>
 8008b5a:	4641      	mov	r1, r8
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	f000 fec1 	bl	80098e4 <_Bfree>
 8008b62:	4639      	mov	r1, r7
 8008b64:	4620      	mov	r0, r4
 8008b66:	f000 febd 	bl	80098e4 <_Bfree>
 8008b6a:	e695      	b.n	8008898 <_dtoa_r+0x6a0>
 8008b6c:	2600      	movs	r6, #0
 8008b6e:	4637      	mov	r7, r6
 8008b70:	e7e1      	b.n	8008b36 <_dtoa_r+0x93e>
 8008b72:	9700      	str	r7, [sp, #0]
 8008b74:	4637      	mov	r7, r6
 8008b76:	e599      	b.n	80086ac <_dtoa_r+0x4b4>
 8008b78:	40240000 	.word	0x40240000
 8008b7c:	9b08      	ldr	r3, [sp, #32]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	f000 80ca 	beq.w	8008d18 <_dtoa_r+0xb20>
 8008b84:	9b03      	ldr	r3, [sp, #12]
 8008b86:	9302      	str	r3, [sp, #8]
 8008b88:	2d00      	cmp	r5, #0
 8008b8a:	dd05      	ble.n	8008b98 <_dtoa_r+0x9a0>
 8008b8c:	4639      	mov	r1, r7
 8008b8e:	462a      	mov	r2, r5
 8008b90:	4620      	mov	r0, r4
 8008b92:	f001 f8c3 	bl	8009d1c <__lshift>
 8008b96:	4607      	mov	r7, r0
 8008b98:	f1b8 0f00 	cmp.w	r8, #0
 8008b9c:	d05b      	beq.n	8008c56 <_dtoa_r+0xa5e>
 8008b9e:	6879      	ldr	r1, [r7, #4]
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f000 fe5f 	bl	8009864 <_Balloc>
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	b928      	cbnz	r0, 8008bb6 <_dtoa_r+0x9be>
 8008baa:	4b87      	ldr	r3, [pc, #540]	; (8008dc8 <_dtoa_r+0xbd0>)
 8008bac:	4602      	mov	r2, r0
 8008bae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008bb2:	f7ff bb3b 	b.w	800822c <_dtoa_r+0x34>
 8008bb6:	693a      	ldr	r2, [r7, #16]
 8008bb8:	3202      	adds	r2, #2
 8008bba:	0092      	lsls	r2, r2, #2
 8008bbc:	f107 010c 	add.w	r1, r7, #12
 8008bc0:	300c      	adds	r0, #12
 8008bc2:	f7fd fc8b 	bl	80064dc <memcpy>
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	4629      	mov	r1, r5
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f001 f8a6 	bl	8009d1c <__lshift>
 8008bd0:	9b01      	ldr	r3, [sp, #4]
 8008bd2:	f103 0901 	add.w	r9, r3, #1
 8008bd6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008bda:	4413      	add	r3, r2
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	f00a 0301 	and.w	r3, sl, #1
 8008be2:	46b8      	mov	r8, r7
 8008be4:	9304      	str	r3, [sp, #16]
 8008be6:	4607      	mov	r7, r0
 8008be8:	4631      	mov	r1, r6
 8008bea:	ee18 0a10 	vmov	r0, s16
 8008bee:	f7ff fa77 	bl	80080e0 <quorem>
 8008bf2:	4641      	mov	r1, r8
 8008bf4:	9002      	str	r0, [sp, #8]
 8008bf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008bfa:	ee18 0a10 	vmov	r0, s16
 8008bfe:	f001 f8fd 	bl	8009dfc <__mcmp>
 8008c02:	463a      	mov	r2, r7
 8008c04:	9003      	str	r0, [sp, #12]
 8008c06:	4631      	mov	r1, r6
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f001 f913 	bl	8009e34 <__mdiff>
 8008c0e:	68c2      	ldr	r2, [r0, #12]
 8008c10:	f109 3bff 	add.w	fp, r9, #4294967295
 8008c14:	4605      	mov	r5, r0
 8008c16:	bb02      	cbnz	r2, 8008c5a <_dtoa_r+0xa62>
 8008c18:	4601      	mov	r1, r0
 8008c1a:	ee18 0a10 	vmov	r0, s16
 8008c1e:	f001 f8ed 	bl	8009dfc <__mcmp>
 8008c22:	4602      	mov	r2, r0
 8008c24:	4629      	mov	r1, r5
 8008c26:	4620      	mov	r0, r4
 8008c28:	9207      	str	r2, [sp, #28]
 8008c2a:	f000 fe5b 	bl	80098e4 <_Bfree>
 8008c2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008c32:	ea43 0102 	orr.w	r1, r3, r2
 8008c36:	9b04      	ldr	r3, [sp, #16]
 8008c38:	430b      	orrs	r3, r1
 8008c3a:	464d      	mov	r5, r9
 8008c3c:	d10f      	bne.n	8008c5e <_dtoa_r+0xa66>
 8008c3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c42:	d02a      	beq.n	8008c9a <_dtoa_r+0xaa2>
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	dd02      	ble.n	8008c50 <_dtoa_r+0xa58>
 8008c4a:	9b02      	ldr	r3, [sp, #8]
 8008c4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008c50:	f88b a000 	strb.w	sl, [fp]
 8008c54:	e775      	b.n	8008b42 <_dtoa_r+0x94a>
 8008c56:	4638      	mov	r0, r7
 8008c58:	e7ba      	b.n	8008bd0 <_dtoa_r+0x9d8>
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	e7e2      	b.n	8008c24 <_dtoa_r+0xa2c>
 8008c5e:	9b03      	ldr	r3, [sp, #12]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	db04      	blt.n	8008c6e <_dtoa_r+0xa76>
 8008c64:	9906      	ldr	r1, [sp, #24]
 8008c66:	430b      	orrs	r3, r1
 8008c68:	9904      	ldr	r1, [sp, #16]
 8008c6a:	430b      	orrs	r3, r1
 8008c6c:	d122      	bne.n	8008cb4 <_dtoa_r+0xabc>
 8008c6e:	2a00      	cmp	r2, #0
 8008c70:	ddee      	ble.n	8008c50 <_dtoa_r+0xa58>
 8008c72:	ee18 1a10 	vmov	r1, s16
 8008c76:	2201      	movs	r2, #1
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f001 f84f 	bl	8009d1c <__lshift>
 8008c7e:	4631      	mov	r1, r6
 8008c80:	ee08 0a10 	vmov	s16, r0
 8008c84:	f001 f8ba 	bl	8009dfc <__mcmp>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	dc03      	bgt.n	8008c94 <_dtoa_r+0xa9c>
 8008c8c:	d1e0      	bne.n	8008c50 <_dtoa_r+0xa58>
 8008c8e:	f01a 0f01 	tst.w	sl, #1
 8008c92:	d0dd      	beq.n	8008c50 <_dtoa_r+0xa58>
 8008c94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c98:	d1d7      	bne.n	8008c4a <_dtoa_r+0xa52>
 8008c9a:	2339      	movs	r3, #57	; 0x39
 8008c9c:	f88b 3000 	strb.w	r3, [fp]
 8008ca0:	462b      	mov	r3, r5
 8008ca2:	461d      	mov	r5, r3
 8008ca4:	3b01      	subs	r3, #1
 8008ca6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008caa:	2a39      	cmp	r2, #57	; 0x39
 8008cac:	d071      	beq.n	8008d92 <_dtoa_r+0xb9a>
 8008cae:	3201      	adds	r2, #1
 8008cb0:	701a      	strb	r2, [r3, #0]
 8008cb2:	e746      	b.n	8008b42 <_dtoa_r+0x94a>
 8008cb4:	2a00      	cmp	r2, #0
 8008cb6:	dd07      	ble.n	8008cc8 <_dtoa_r+0xad0>
 8008cb8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008cbc:	d0ed      	beq.n	8008c9a <_dtoa_r+0xaa2>
 8008cbe:	f10a 0301 	add.w	r3, sl, #1
 8008cc2:	f88b 3000 	strb.w	r3, [fp]
 8008cc6:	e73c      	b.n	8008b42 <_dtoa_r+0x94a>
 8008cc8:	9b05      	ldr	r3, [sp, #20]
 8008cca:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008cce:	4599      	cmp	r9, r3
 8008cd0:	d047      	beq.n	8008d62 <_dtoa_r+0xb6a>
 8008cd2:	ee18 1a10 	vmov	r1, s16
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	220a      	movs	r2, #10
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fe24 	bl	8009928 <__multadd>
 8008ce0:	45b8      	cmp	r8, r7
 8008ce2:	ee08 0a10 	vmov	s16, r0
 8008ce6:	f04f 0300 	mov.w	r3, #0
 8008cea:	f04f 020a 	mov.w	r2, #10
 8008cee:	4641      	mov	r1, r8
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	d106      	bne.n	8008d02 <_dtoa_r+0xb0a>
 8008cf4:	f000 fe18 	bl	8009928 <__multadd>
 8008cf8:	4680      	mov	r8, r0
 8008cfa:	4607      	mov	r7, r0
 8008cfc:	f109 0901 	add.w	r9, r9, #1
 8008d00:	e772      	b.n	8008be8 <_dtoa_r+0x9f0>
 8008d02:	f000 fe11 	bl	8009928 <__multadd>
 8008d06:	4639      	mov	r1, r7
 8008d08:	4680      	mov	r8, r0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	220a      	movs	r2, #10
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f000 fe0a 	bl	8009928 <__multadd>
 8008d14:	4607      	mov	r7, r0
 8008d16:	e7f1      	b.n	8008cfc <_dtoa_r+0xb04>
 8008d18:	9b03      	ldr	r3, [sp, #12]
 8008d1a:	9302      	str	r3, [sp, #8]
 8008d1c:	9d01      	ldr	r5, [sp, #4]
 8008d1e:	ee18 0a10 	vmov	r0, s16
 8008d22:	4631      	mov	r1, r6
 8008d24:	f7ff f9dc 	bl	80080e0 <quorem>
 8008d28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d2c:	9b01      	ldr	r3, [sp, #4]
 8008d2e:	f805 ab01 	strb.w	sl, [r5], #1
 8008d32:	1aea      	subs	r2, r5, r3
 8008d34:	9b02      	ldr	r3, [sp, #8]
 8008d36:	4293      	cmp	r3, r2
 8008d38:	dd09      	ble.n	8008d4e <_dtoa_r+0xb56>
 8008d3a:	ee18 1a10 	vmov	r1, s16
 8008d3e:	2300      	movs	r3, #0
 8008d40:	220a      	movs	r2, #10
 8008d42:	4620      	mov	r0, r4
 8008d44:	f000 fdf0 	bl	8009928 <__multadd>
 8008d48:	ee08 0a10 	vmov	s16, r0
 8008d4c:	e7e7      	b.n	8008d1e <_dtoa_r+0xb26>
 8008d4e:	9b02      	ldr	r3, [sp, #8]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	bfc8      	it	gt
 8008d54:	461d      	movgt	r5, r3
 8008d56:	9b01      	ldr	r3, [sp, #4]
 8008d58:	bfd8      	it	le
 8008d5a:	2501      	movle	r5, #1
 8008d5c:	441d      	add	r5, r3
 8008d5e:	f04f 0800 	mov.w	r8, #0
 8008d62:	ee18 1a10 	vmov	r1, s16
 8008d66:	2201      	movs	r2, #1
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f000 ffd7 	bl	8009d1c <__lshift>
 8008d6e:	4631      	mov	r1, r6
 8008d70:	ee08 0a10 	vmov	s16, r0
 8008d74:	f001 f842 	bl	8009dfc <__mcmp>
 8008d78:	2800      	cmp	r0, #0
 8008d7a:	dc91      	bgt.n	8008ca0 <_dtoa_r+0xaa8>
 8008d7c:	d102      	bne.n	8008d84 <_dtoa_r+0xb8c>
 8008d7e:	f01a 0f01 	tst.w	sl, #1
 8008d82:	d18d      	bne.n	8008ca0 <_dtoa_r+0xaa8>
 8008d84:	462b      	mov	r3, r5
 8008d86:	461d      	mov	r5, r3
 8008d88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d8c:	2a30      	cmp	r2, #48	; 0x30
 8008d8e:	d0fa      	beq.n	8008d86 <_dtoa_r+0xb8e>
 8008d90:	e6d7      	b.n	8008b42 <_dtoa_r+0x94a>
 8008d92:	9a01      	ldr	r2, [sp, #4]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d184      	bne.n	8008ca2 <_dtoa_r+0xaaa>
 8008d98:	9b00      	ldr	r3, [sp, #0]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	9300      	str	r3, [sp, #0]
 8008d9e:	2331      	movs	r3, #49	; 0x31
 8008da0:	7013      	strb	r3, [r2, #0]
 8008da2:	e6ce      	b.n	8008b42 <_dtoa_r+0x94a>
 8008da4:	4b09      	ldr	r3, [pc, #36]	; (8008dcc <_dtoa_r+0xbd4>)
 8008da6:	f7ff ba95 	b.w	80082d4 <_dtoa_r+0xdc>
 8008daa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f47f aa6e 	bne.w	800828e <_dtoa_r+0x96>
 8008db2:	4b07      	ldr	r3, [pc, #28]	; (8008dd0 <_dtoa_r+0xbd8>)
 8008db4:	f7ff ba8e 	b.w	80082d4 <_dtoa_r+0xdc>
 8008db8:	9b02      	ldr	r3, [sp, #8]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	dcae      	bgt.n	8008d1c <_dtoa_r+0xb24>
 8008dbe:	9b06      	ldr	r3, [sp, #24]
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	f73f aea8 	bgt.w	8008b16 <_dtoa_r+0x91e>
 8008dc6:	e7a9      	b.n	8008d1c <_dtoa_r+0xb24>
 8008dc8:	0800c118 	.word	0x0800c118
 8008dcc:	0800bf1c 	.word	0x0800bf1c
 8008dd0:	0800c099 	.word	0x0800c099

08008dd4 <__sflush_r>:
 8008dd4:	898a      	ldrh	r2, [r1, #12]
 8008dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dda:	4605      	mov	r5, r0
 8008ddc:	0710      	lsls	r0, r2, #28
 8008dde:	460c      	mov	r4, r1
 8008de0:	d458      	bmi.n	8008e94 <__sflush_r+0xc0>
 8008de2:	684b      	ldr	r3, [r1, #4]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	dc05      	bgt.n	8008df4 <__sflush_r+0x20>
 8008de8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	dc02      	bgt.n	8008df4 <__sflush_r+0x20>
 8008dee:	2000      	movs	r0, #0
 8008df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008df4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008df6:	2e00      	cmp	r6, #0
 8008df8:	d0f9      	beq.n	8008dee <__sflush_r+0x1a>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e00:	682f      	ldr	r7, [r5, #0]
 8008e02:	602b      	str	r3, [r5, #0]
 8008e04:	d032      	beq.n	8008e6c <__sflush_r+0x98>
 8008e06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e08:	89a3      	ldrh	r3, [r4, #12]
 8008e0a:	075a      	lsls	r2, r3, #29
 8008e0c:	d505      	bpl.n	8008e1a <__sflush_r+0x46>
 8008e0e:	6863      	ldr	r3, [r4, #4]
 8008e10:	1ac0      	subs	r0, r0, r3
 8008e12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e14:	b10b      	cbz	r3, 8008e1a <__sflush_r+0x46>
 8008e16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e18:	1ac0      	subs	r0, r0, r3
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e20:	6a21      	ldr	r1, [r4, #32]
 8008e22:	4628      	mov	r0, r5
 8008e24:	47b0      	blx	r6
 8008e26:	1c43      	adds	r3, r0, #1
 8008e28:	89a3      	ldrh	r3, [r4, #12]
 8008e2a:	d106      	bne.n	8008e3a <__sflush_r+0x66>
 8008e2c:	6829      	ldr	r1, [r5, #0]
 8008e2e:	291d      	cmp	r1, #29
 8008e30:	d82c      	bhi.n	8008e8c <__sflush_r+0xb8>
 8008e32:	4a2a      	ldr	r2, [pc, #168]	; (8008edc <__sflush_r+0x108>)
 8008e34:	40ca      	lsrs	r2, r1
 8008e36:	07d6      	lsls	r6, r2, #31
 8008e38:	d528      	bpl.n	8008e8c <__sflush_r+0xb8>
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	6062      	str	r2, [r4, #4]
 8008e3e:	04d9      	lsls	r1, r3, #19
 8008e40:	6922      	ldr	r2, [r4, #16]
 8008e42:	6022      	str	r2, [r4, #0]
 8008e44:	d504      	bpl.n	8008e50 <__sflush_r+0x7c>
 8008e46:	1c42      	adds	r2, r0, #1
 8008e48:	d101      	bne.n	8008e4e <__sflush_r+0x7a>
 8008e4a:	682b      	ldr	r3, [r5, #0]
 8008e4c:	b903      	cbnz	r3, 8008e50 <__sflush_r+0x7c>
 8008e4e:	6560      	str	r0, [r4, #84]	; 0x54
 8008e50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e52:	602f      	str	r7, [r5, #0]
 8008e54:	2900      	cmp	r1, #0
 8008e56:	d0ca      	beq.n	8008dee <__sflush_r+0x1a>
 8008e58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e5c:	4299      	cmp	r1, r3
 8008e5e:	d002      	beq.n	8008e66 <__sflush_r+0x92>
 8008e60:	4628      	mov	r0, r5
 8008e62:	f001 f9d7 	bl	800a214 <_free_r>
 8008e66:	2000      	movs	r0, #0
 8008e68:	6360      	str	r0, [r4, #52]	; 0x34
 8008e6a:	e7c1      	b.n	8008df0 <__sflush_r+0x1c>
 8008e6c:	6a21      	ldr	r1, [r4, #32]
 8008e6e:	2301      	movs	r3, #1
 8008e70:	4628      	mov	r0, r5
 8008e72:	47b0      	blx	r6
 8008e74:	1c41      	adds	r1, r0, #1
 8008e76:	d1c7      	bne.n	8008e08 <__sflush_r+0x34>
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d0c4      	beq.n	8008e08 <__sflush_r+0x34>
 8008e7e:	2b1d      	cmp	r3, #29
 8008e80:	d001      	beq.n	8008e86 <__sflush_r+0xb2>
 8008e82:	2b16      	cmp	r3, #22
 8008e84:	d101      	bne.n	8008e8a <__sflush_r+0xb6>
 8008e86:	602f      	str	r7, [r5, #0]
 8008e88:	e7b1      	b.n	8008dee <__sflush_r+0x1a>
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	e7ad      	b.n	8008df0 <__sflush_r+0x1c>
 8008e94:	690f      	ldr	r7, [r1, #16]
 8008e96:	2f00      	cmp	r7, #0
 8008e98:	d0a9      	beq.n	8008dee <__sflush_r+0x1a>
 8008e9a:	0793      	lsls	r3, r2, #30
 8008e9c:	680e      	ldr	r6, [r1, #0]
 8008e9e:	bf08      	it	eq
 8008ea0:	694b      	ldreq	r3, [r1, #20]
 8008ea2:	600f      	str	r7, [r1, #0]
 8008ea4:	bf18      	it	ne
 8008ea6:	2300      	movne	r3, #0
 8008ea8:	eba6 0807 	sub.w	r8, r6, r7
 8008eac:	608b      	str	r3, [r1, #8]
 8008eae:	f1b8 0f00 	cmp.w	r8, #0
 8008eb2:	dd9c      	ble.n	8008dee <__sflush_r+0x1a>
 8008eb4:	6a21      	ldr	r1, [r4, #32]
 8008eb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008eb8:	4643      	mov	r3, r8
 8008eba:	463a      	mov	r2, r7
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	47b0      	blx	r6
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	dc06      	bgt.n	8008ed2 <__sflush_r+0xfe>
 8008ec4:	89a3      	ldrh	r3, [r4, #12]
 8008ec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008eca:	81a3      	strh	r3, [r4, #12]
 8008ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed0:	e78e      	b.n	8008df0 <__sflush_r+0x1c>
 8008ed2:	4407      	add	r7, r0
 8008ed4:	eba8 0800 	sub.w	r8, r8, r0
 8008ed8:	e7e9      	b.n	8008eae <__sflush_r+0xda>
 8008eda:	bf00      	nop
 8008edc:	20400001 	.word	0x20400001

08008ee0 <_fflush_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	690b      	ldr	r3, [r1, #16]
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	b913      	cbnz	r3, 8008ef0 <_fflush_r+0x10>
 8008eea:	2500      	movs	r5, #0
 8008eec:	4628      	mov	r0, r5
 8008eee:	bd38      	pop	{r3, r4, r5, pc}
 8008ef0:	b118      	cbz	r0, 8008efa <_fflush_r+0x1a>
 8008ef2:	6983      	ldr	r3, [r0, #24]
 8008ef4:	b90b      	cbnz	r3, 8008efa <_fflush_r+0x1a>
 8008ef6:	f000 f887 	bl	8009008 <__sinit>
 8008efa:	4b14      	ldr	r3, [pc, #80]	; (8008f4c <_fflush_r+0x6c>)
 8008efc:	429c      	cmp	r4, r3
 8008efe:	d11b      	bne.n	8008f38 <_fflush_r+0x58>
 8008f00:	686c      	ldr	r4, [r5, #4]
 8008f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d0ef      	beq.n	8008eea <_fflush_r+0xa>
 8008f0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f0c:	07d0      	lsls	r0, r2, #31
 8008f0e:	d404      	bmi.n	8008f1a <_fflush_r+0x3a>
 8008f10:	0599      	lsls	r1, r3, #22
 8008f12:	d402      	bmi.n	8008f1a <_fflush_r+0x3a>
 8008f14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f16:	f000 fc88 	bl	800982a <__retarget_lock_acquire_recursive>
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	f7ff ff59 	bl	8008dd4 <__sflush_r>
 8008f22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f24:	07da      	lsls	r2, r3, #31
 8008f26:	4605      	mov	r5, r0
 8008f28:	d4e0      	bmi.n	8008eec <_fflush_r+0xc>
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	059b      	lsls	r3, r3, #22
 8008f2e:	d4dd      	bmi.n	8008eec <_fflush_r+0xc>
 8008f30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f32:	f000 fc7b 	bl	800982c <__retarget_lock_release_recursive>
 8008f36:	e7d9      	b.n	8008eec <_fflush_r+0xc>
 8008f38:	4b05      	ldr	r3, [pc, #20]	; (8008f50 <_fflush_r+0x70>)
 8008f3a:	429c      	cmp	r4, r3
 8008f3c:	d101      	bne.n	8008f42 <_fflush_r+0x62>
 8008f3e:	68ac      	ldr	r4, [r5, #8]
 8008f40:	e7df      	b.n	8008f02 <_fflush_r+0x22>
 8008f42:	4b04      	ldr	r3, [pc, #16]	; (8008f54 <_fflush_r+0x74>)
 8008f44:	429c      	cmp	r4, r3
 8008f46:	bf08      	it	eq
 8008f48:	68ec      	ldreq	r4, [r5, #12]
 8008f4a:	e7da      	b.n	8008f02 <_fflush_r+0x22>
 8008f4c:	0800c14c 	.word	0x0800c14c
 8008f50:	0800c16c 	.word	0x0800c16c
 8008f54:	0800c12c 	.word	0x0800c12c

08008f58 <std>:
 8008f58:	2300      	movs	r3, #0
 8008f5a:	b510      	push	{r4, lr}
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	e9c0 3300 	strd	r3, r3, [r0]
 8008f62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f66:	6083      	str	r3, [r0, #8]
 8008f68:	8181      	strh	r1, [r0, #12]
 8008f6a:	6643      	str	r3, [r0, #100]	; 0x64
 8008f6c:	81c2      	strh	r2, [r0, #14]
 8008f6e:	6183      	str	r3, [r0, #24]
 8008f70:	4619      	mov	r1, r3
 8008f72:	2208      	movs	r2, #8
 8008f74:	305c      	adds	r0, #92	; 0x5c
 8008f76:	f7fd fabf 	bl	80064f8 <memset>
 8008f7a:	4b05      	ldr	r3, [pc, #20]	; (8008f90 <std+0x38>)
 8008f7c:	6263      	str	r3, [r4, #36]	; 0x24
 8008f7e:	4b05      	ldr	r3, [pc, #20]	; (8008f94 <std+0x3c>)
 8008f80:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f82:	4b05      	ldr	r3, [pc, #20]	; (8008f98 <std+0x40>)
 8008f84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f86:	4b05      	ldr	r3, [pc, #20]	; (8008f9c <std+0x44>)
 8008f88:	6224      	str	r4, [r4, #32]
 8008f8a:	6323      	str	r3, [r4, #48]	; 0x30
 8008f8c:	bd10      	pop	{r4, pc}
 8008f8e:	bf00      	nop
 8008f90:	0800a711 	.word	0x0800a711
 8008f94:	0800a733 	.word	0x0800a733
 8008f98:	0800a76b 	.word	0x0800a76b
 8008f9c:	0800a78f 	.word	0x0800a78f

08008fa0 <_cleanup_r>:
 8008fa0:	4901      	ldr	r1, [pc, #4]	; (8008fa8 <_cleanup_r+0x8>)
 8008fa2:	f000 b8af 	b.w	8009104 <_fwalk_reent>
 8008fa6:	bf00      	nop
 8008fa8:	08008ee1 	.word	0x08008ee1

08008fac <__sfmoreglue>:
 8008fac:	b570      	push	{r4, r5, r6, lr}
 8008fae:	2268      	movs	r2, #104	; 0x68
 8008fb0:	1e4d      	subs	r5, r1, #1
 8008fb2:	4355      	muls	r5, r2
 8008fb4:	460e      	mov	r6, r1
 8008fb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008fba:	f001 f997 	bl	800a2ec <_malloc_r>
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	b140      	cbz	r0, 8008fd4 <__sfmoreglue+0x28>
 8008fc2:	2100      	movs	r1, #0
 8008fc4:	e9c0 1600 	strd	r1, r6, [r0]
 8008fc8:	300c      	adds	r0, #12
 8008fca:	60a0      	str	r0, [r4, #8]
 8008fcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008fd0:	f7fd fa92 	bl	80064f8 <memset>
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}

08008fd8 <__sfp_lock_acquire>:
 8008fd8:	4801      	ldr	r0, [pc, #4]	; (8008fe0 <__sfp_lock_acquire+0x8>)
 8008fda:	f000 bc26 	b.w	800982a <__retarget_lock_acquire_recursive>
 8008fde:	bf00      	nop
 8008fe0:	20000901 	.word	0x20000901

08008fe4 <__sfp_lock_release>:
 8008fe4:	4801      	ldr	r0, [pc, #4]	; (8008fec <__sfp_lock_release+0x8>)
 8008fe6:	f000 bc21 	b.w	800982c <__retarget_lock_release_recursive>
 8008fea:	bf00      	nop
 8008fec:	20000901 	.word	0x20000901

08008ff0 <__sinit_lock_acquire>:
 8008ff0:	4801      	ldr	r0, [pc, #4]	; (8008ff8 <__sinit_lock_acquire+0x8>)
 8008ff2:	f000 bc1a 	b.w	800982a <__retarget_lock_acquire_recursive>
 8008ff6:	bf00      	nop
 8008ff8:	20000902 	.word	0x20000902

08008ffc <__sinit_lock_release>:
 8008ffc:	4801      	ldr	r0, [pc, #4]	; (8009004 <__sinit_lock_release+0x8>)
 8008ffe:	f000 bc15 	b.w	800982c <__retarget_lock_release_recursive>
 8009002:	bf00      	nop
 8009004:	20000902 	.word	0x20000902

08009008 <__sinit>:
 8009008:	b510      	push	{r4, lr}
 800900a:	4604      	mov	r4, r0
 800900c:	f7ff fff0 	bl	8008ff0 <__sinit_lock_acquire>
 8009010:	69a3      	ldr	r3, [r4, #24]
 8009012:	b11b      	cbz	r3, 800901c <__sinit+0x14>
 8009014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009018:	f7ff bff0 	b.w	8008ffc <__sinit_lock_release>
 800901c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009020:	6523      	str	r3, [r4, #80]	; 0x50
 8009022:	4b13      	ldr	r3, [pc, #76]	; (8009070 <__sinit+0x68>)
 8009024:	4a13      	ldr	r2, [pc, #76]	; (8009074 <__sinit+0x6c>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	62a2      	str	r2, [r4, #40]	; 0x28
 800902a:	42a3      	cmp	r3, r4
 800902c:	bf04      	itt	eq
 800902e:	2301      	moveq	r3, #1
 8009030:	61a3      	streq	r3, [r4, #24]
 8009032:	4620      	mov	r0, r4
 8009034:	f000 f820 	bl	8009078 <__sfp>
 8009038:	6060      	str	r0, [r4, #4]
 800903a:	4620      	mov	r0, r4
 800903c:	f000 f81c 	bl	8009078 <__sfp>
 8009040:	60a0      	str	r0, [r4, #8]
 8009042:	4620      	mov	r0, r4
 8009044:	f000 f818 	bl	8009078 <__sfp>
 8009048:	2200      	movs	r2, #0
 800904a:	60e0      	str	r0, [r4, #12]
 800904c:	2104      	movs	r1, #4
 800904e:	6860      	ldr	r0, [r4, #4]
 8009050:	f7ff ff82 	bl	8008f58 <std>
 8009054:	68a0      	ldr	r0, [r4, #8]
 8009056:	2201      	movs	r2, #1
 8009058:	2109      	movs	r1, #9
 800905a:	f7ff ff7d 	bl	8008f58 <std>
 800905e:	68e0      	ldr	r0, [r4, #12]
 8009060:	2202      	movs	r2, #2
 8009062:	2112      	movs	r1, #18
 8009064:	f7ff ff78 	bl	8008f58 <std>
 8009068:	2301      	movs	r3, #1
 800906a:	61a3      	str	r3, [r4, #24]
 800906c:	e7d2      	b.n	8009014 <__sinit+0xc>
 800906e:	bf00      	nop
 8009070:	0800bf08 	.word	0x0800bf08
 8009074:	08008fa1 	.word	0x08008fa1

08009078 <__sfp>:
 8009078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800907a:	4607      	mov	r7, r0
 800907c:	f7ff ffac 	bl	8008fd8 <__sfp_lock_acquire>
 8009080:	4b1e      	ldr	r3, [pc, #120]	; (80090fc <__sfp+0x84>)
 8009082:	681e      	ldr	r6, [r3, #0]
 8009084:	69b3      	ldr	r3, [r6, #24]
 8009086:	b913      	cbnz	r3, 800908e <__sfp+0x16>
 8009088:	4630      	mov	r0, r6
 800908a:	f7ff ffbd 	bl	8009008 <__sinit>
 800908e:	3648      	adds	r6, #72	; 0x48
 8009090:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009094:	3b01      	subs	r3, #1
 8009096:	d503      	bpl.n	80090a0 <__sfp+0x28>
 8009098:	6833      	ldr	r3, [r6, #0]
 800909a:	b30b      	cbz	r3, 80090e0 <__sfp+0x68>
 800909c:	6836      	ldr	r6, [r6, #0]
 800909e:	e7f7      	b.n	8009090 <__sfp+0x18>
 80090a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80090a4:	b9d5      	cbnz	r5, 80090dc <__sfp+0x64>
 80090a6:	4b16      	ldr	r3, [pc, #88]	; (8009100 <__sfp+0x88>)
 80090a8:	60e3      	str	r3, [r4, #12]
 80090aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80090ae:	6665      	str	r5, [r4, #100]	; 0x64
 80090b0:	f000 fbba 	bl	8009828 <__retarget_lock_init_recursive>
 80090b4:	f7ff ff96 	bl	8008fe4 <__sfp_lock_release>
 80090b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80090bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80090c0:	6025      	str	r5, [r4, #0]
 80090c2:	61a5      	str	r5, [r4, #24]
 80090c4:	2208      	movs	r2, #8
 80090c6:	4629      	mov	r1, r5
 80090c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80090cc:	f7fd fa14 	bl	80064f8 <memset>
 80090d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80090d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80090d8:	4620      	mov	r0, r4
 80090da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090dc:	3468      	adds	r4, #104	; 0x68
 80090de:	e7d9      	b.n	8009094 <__sfp+0x1c>
 80090e0:	2104      	movs	r1, #4
 80090e2:	4638      	mov	r0, r7
 80090e4:	f7ff ff62 	bl	8008fac <__sfmoreglue>
 80090e8:	4604      	mov	r4, r0
 80090ea:	6030      	str	r0, [r6, #0]
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d1d5      	bne.n	800909c <__sfp+0x24>
 80090f0:	f7ff ff78 	bl	8008fe4 <__sfp_lock_release>
 80090f4:	230c      	movs	r3, #12
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	e7ee      	b.n	80090d8 <__sfp+0x60>
 80090fa:	bf00      	nop
 80090fc:	0800bf08 	.word	0x0800bf08
 8009100:	ffff0001 	.word	0xffff0001

08009104 <_fwalk_reent>:
 8009104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009108:	4606      	mov	r6, r0
 800910a:	4688      	mov	r8, r1
 800910c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009110:	2700      	movs	r7, #0
 8009112:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009116:	f1b9 0901 	subs.w	r9, r9, #1
 800911a:	d505      	bpl.n	8009128 <_fwalk_reent+0x24>
 800911c:	6824      	ldr	r4, [r4, #0]
 800911e:	2c00      	cmp	r4, #0
 8009120:	d1f7      	bne.n	8009112 <_fwalk_reent+0xe>
 8009122:	4638      	mov	r0, r7
 8009124:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009128:	89ab      	ldrh	r3, [r5, #12]
 800912a:	2b01      	cmp	r3, #1
 800912c:	d907      	bls.n	800913e <_fwalk_reent+0x3a>
 800912e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009132:	3301      	adds	r3, #1
 8009134:	d003      	beq.n	800913e <_fwalk_reent+0x3a>
 8009136:	4629      	mov	r1, r5
 8009138:	4630      	mov	r0, r6
 800913a:	47c0      	blx	r8
 800913c:	4307      	orrs	r7, r0
 800913e:	3568      	adds	r5, #104	; 0x68
 8009140:	e7e9      	b.n	8009116 <_fwalk_reent+0x12>

08009142 <rshift>:
 8009142:	6903      	ldr	r3, [r0, #16]
 8009144:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009148:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800914c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009150:	f100 0414 	add.w	r4, r0, #20
 8009154:	dd45      	ble.n	80091e2 <rshift+0xa0>
 8009156:	f011 011f 	ands.w	r1, r1, #31
 800915a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800915e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009162:	d10c      	bne.n	800917e <rshift+0x3c>
 8009164:	f100 0710 	add.w	r7, r0, #16
 8009168:	4629      	mov	r1, r5
 800916a:	42b1      	cmp	r1, r6
 800916c:	d334      	bcc.n	80091d8 <rshift+0x96>
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	1eea      	subs	r2, r5, #3
 8009174:	4296      	cmp	r6, r2
 8009176:	bf38      	it	cc
 8009178:	2300      	movcc	r3, #0
 800917a:	4423      	add	r3, r4
 800917c:	e015      	b.n	80091aa <rshift+0x68>
 800917e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009182:	f1c1 0820 	rsb	r8, r1, #32
 8009186:	40cf      	lsrs	r7, r1
 8009188:	f105 0e04 	add.w	lr, r5, #4
 800918c:	46a1      	mov	r9, r4
 800918e:	4576      	cmp	r6, lr
 8009190:	46f4      	mov	ip, lr
 8009192:	d815      	bhi.n	80091c0 <rshift+0x7e>
 8009194:	1a9a      	subs	r2, r3, r2
 8009196:	0092      	lsls	r2, r2, #2
 8009198:	3a04      	subs	r2, #4
 800919a:	3501      	adds	r5, #1
 800919c:	42ae      	cmp	r6, r5
 800919e:	bf38      	it	cc
 80091a0:	2200      	movcc	r2, #0
 80091a2:	18a3      	adds	r3, r4, r2
 80091a4:	50a7      	str	r7, [r4, r2]
 80091a6:	b107      	cbz	r7, 80091aa <rshift+0x68>
 80091a8:	3304      	adds	r3, #4
 80091aa:	1b1a      	subs	r2, r3, r4
 80091ac:	42a3      	cmp	r3, r4
 80091ae:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091b2:	bf08      	it	eq
 80091b4:	2300      	moveq	r3, #0
 80091b6:	6102      	str	r2, [r0, #16]
 80091b8:	bf08      	it	eq
 80091ba:	6143      	streq	r3, [r0, #20]
 80091bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091c0:	f8dc c000 	ldr.w	ip, [ip]
 80091c4:	fa0c fc08 	lsl.w	ip, ip, r8
 80091c8:	ea4c 0707 	orr.w	r7, ip, r7
 80091cc:	f849 7b04 	str.w	r7, [r9], #4
 80091d0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80091d4:	40cf      	lsrs	r7, r1
 80091d6:	e7da      	b.n	800918e <rshift+0x4c>
 80091d8:	f851 cb04 	ldr.w	ip, [r1], #4
 80091dc:	f847 cf04 	str.w	ip, [r7, #4]!
 80091e0:	e7c3      	b.n	800916a <rshift+0x28>
 80091e2:	4623      	mov	r3, r4
 80091e4:	e7e1      	b.n	80091aa <rshift+0x68>

080091e6 <__hexdig_fun>:
 80091e6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80091ea:	2b09      	cmp	r3, #9
 80091ec:	d802      	bhi.n	80091f4 <__hexdig_fun+0xe>
 80091ee:	3820      	subs	r0, #32
 80091f0:	b2c0      	uxtb	r0, r0
 80091f2:	4770      	bx	lr
 80091f4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80091f8:	2b05      	cmp	r3, #5
 80091fa:	d801      	bhi.n	8009200 <__hexdig_fun+0x1a>
 80091fc:	3847      	subs	r0, #71	; 0x47
 80091fe:	e7f7      	b.n	80091f0 <__hexdig_fun+0xa>
 8009200:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009204:	2b05      	cmp	r3, #5
 8009206:	d801      	bhi.n	800920c <__hexdig_fun+0x26>
 8009208:	3827      	subs	r0, #39	; 0x27
 800920a:	e7f1      	b.n	80091f0 <__hexdig_fun+0xa>
 800920c:	2000      	movs	r0, #0
 800920e:	4770      	bx	lr

08009210 <__gethex>:
 8009210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009214:	ed2d 8b02 	vpush	{d8}
 8009218:	b089      	sub	sp, #36	; 0x24
 800921a:	ee08 0a10 	vmov	s16, r0
 800921e:	9304      	str	r3, [sp, #16]
 8009220:	4bb4      	ldr	r3, [pc, #720]	; (80094f4 <__gethex+0x2e4>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	4618      	mov	r0, r3
 8009228:	468b      	mov	fp, r1
 800922a:	4690      	mov	r8, r2
 800922c:	f7f6 fff0 	bl	8000210 <strlen>
 8009230:	9b01      	ldr	r3, [sp, #4]
 8009232:	f8db 2000 	ldr.w	r2, [fp]
 8009236:	4403      	add	r3, r0
 8009238:	4682      	mov	sl, r0
 800923a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800923e:	9305      	str	r3, [sp, #20]
 8009240:	1c93      	adds	r3, r2, #2
 8009242:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009246:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800924a:	32fe      	adds	r2, #254	; 0xfe
 800924c:	18d1      	adds	r1, r2, r3
 800924e:	461f      	mov	r7, r3
 8009250:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009254:	9100      	str	r1, [sp, #0]
 8009256:	2830      	cmp	r0, #48	; 0x30
 8009258:	d0f8      	beq.n	800924c <__gethex+0x3c>
 800925a:	f7ff ffc4 	bl	80091e6 <__hexdig_fun>
 800925e:	4604      	mov	r4, r0
 8009260:	2800      	cmp	r0, #0
 8009262:	d13a      	bne.n	80092da <__gethex+0xca>
 8009264:	9901      	ldr	r1, [sp, #4]
 8009266:	4652      	mov	r2, sl
 8009268:	4638      	mov	r0, r7
 800926a:	f001 fa94 	bl	800a796 <strncmp>
 800926e:	4605      	mov	r5, r0
 8009270:	2800      	cmp	r0, #0
 8009272:	d168      	bne.n	8009346 <__gethex+0x136>
 8009274:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009278:	eb07 060a 	add.w	r6, r7, sl
 800927c:	f7ff ffb3 	bl	80091e6 <__hexdig_fun>
 8009280:	2800      	cmp	r0, #0
 8009282:	d062      	beq.n	800934a <__gethex+0x13a>
 8009284:	4633      	mov	r3, r6
 8009286:	7818      	ldrb	r0, [r3, #0]
 8009288:	2830      	cmp	r0, #48	; 0x30
 800928a:	461f      	mov	r7, r3
 800928c:	f103 0301 	add.w	r3, r3, #1
 8009290:	d0f9      	beq.n	8009286 <__gethex+0x76>
 8009292:	f7ff ffa8 	bl	80091e6 <__hexdig_fun>
 8009296:	2301      	movs	r3, #1
 8009298:	fab0 f480 	clz	r4, r0
 800929c:	0964      	lsrs	r4, r4, #5
 800929e:	4635      	mov	r5, r6
 80092a0:	9300      	str	r3, [sp, #0]
 80092a2:	463a      	mov	r2, r7
 80092a4:	4616      	mov	r6, r2
 80092a6:	3201      	adds	r2, #1
 80092a8:	7830      	ldrb	r0, [r6, #0]
 80092aa:	f7ff ff9c 	bl	80091e6 <__hexdig_fun>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d1f8      	bne.n	80092a4 <__gethex+0x94>
 80092b2:	9901      	ldr	r1, [sp, #4]
 80092b4:	4652      	mov	r2, sl
 80092b6:	4630      	mov	r0, r6
 80092b8:	f001 fa6d 	bl	800a796 <strncmp>
 80092bc:	b980      	cbnz	r0, 80092e0 <__gethex+0xd0>
 80092be:	b94d      	cbnz	r5, 80092d4 <__gethex+0xc4>
 80092c0:	eb06 050a 	add.w	r5, r6, sl
 80092c4:	462a      	mov	r2, r5
 80092c6:	4616      	mov	r6, r2
 80092c8:	3201      	adds	r2, #1
 80092ca:	7830      	ldrb	r0, [r6, #0]
 80092cc:	f7ff ff8b 	bl	80091e6 <__hexdig_fun>
 80092d0:	2800      	cmp	r0, #0
 80092d2:	d1f8      	bne.n	80092c6 <__gethex+0xb6>
 80092d4:	1bad      	subs	r5, r5, r6
 80092d6:	00ad      	lsls	r5, r5, #2
 80092d8:	e004      	b.n	80092e4 <__gethex+0xd4>
 80092da:	2400      	movs	r4, #0
 80092dc:	4625      	mov	r5, r4
 80092de:	e7e0      	b.n	80092a2 <__gethex+0x92>
 80092e0:	2d00      	cmp	r5, #0
 80092e2:	d1f7      	bne.n	80092d4 <__gethex+0xc4>
 80092e4:	7833      	ldrb	r3, [r6, #0]
 80092e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80092ea:	2b50      	cmp	r3, #80	; 0x50
 80092ec:	d13b      	bne.n	8009366 <__gethex+0x156>
 80092ee:	7873      	ldrb	r3, [r6, #1]
 80092f0:	2b2b      	cmp	r3, #43	; 0x2b
 80092f2:	d02c      	beq.n	800934e <__gethex+0x13e>
 80092f4:	2b2d      	cmp	r3, #45	; 0x2d
 80092f6:	d02e      	beq.n	8009356 <__gethex+0x146>
 80092f8:	1c71      	adds	r1, r6, #1
 80092fa:	f04f 0900 	mov.w	r9, #0
 80092fe:	7808      	ldrb	r0, [r1, #0]
 8009300:	f7ff ff71 	bl	80091e6 <__hexdig_fun>
 8009304:	1e43      	subs	r3, r0, #1
 8009306:	b2db      	uxtb	r3, r3
 8009308:	2b18      	cmp	r3, #24
 800930a:	d82c      	bhi.n	8009366 <__gethex+0x156>
 800930c:	f1a0 0210 	sub.w	r2, r0, #16
 8009310:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009314:	f7ff ff67 	bl	80091e6 <__hexdig_fun>
 8009318:	1e43      	subs	r3, r0, #1
 800931a:	b2db      	uxtb	r3, r3
 800931c:	2b18      	cmp	r3, #24
 800931e:	d91d      	bls.n	800935c <__gethex+0x14c>
 8009320:	f1b9 0f00 	cmp.w	r9, #0
 8009324:	d000      	beq.n	8009328 <__gethex+0x118>
 8009326:	4252      	negs	r2, r2
 8009328:	4415      	add	r5, r2
 800932a:	f8cb 1000 	str.w	r1, [fp]
 800932e:	b1e4      	cbz	r4, 800936a <__gethex+0x15a>
 8009330:	9b00      	ldr	r3, [sp, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	bf14      	ite	ne
 8009336:	2700      	movne	r7, #0
 8009338:	2706      	moveq	r7, #6
 800933a:	4638      	mov	r0, r7
 800933c:	b009      	add	sp, #36	; 0x24
 800933e:	ecbd 8b02 	vpop	{d8}
 8009342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009346:	463e      	mov	r6, r7
 8009348:	4625      	mov	r5, r4
 800934a:	2401      	movs	r4, #1
 800934c:	e7ca      	b.n	80092e4 <__gethex+0xd4>
 800934e:	f04f 0900 	mov.w	r9, #0
 8009352:	1cb1      	adds	r1, r6, #2
 8009354:	e7d3      	b.n	80092fe <__gethex+0xee>
 8009356:	f04f 0901 	mov.w	r9, #1
 800935a:	e7fa      	b.n	8009352 <__gethex+0x142>
 800935c:	230a      	movs	r3, #10
 800935e:	fb03 0202 	mla	r2, r3, r2, r0
 8009362:	3a10      	subs	r2, #16
 8009364:	e7d4      	b.n	8009310 <__gethex+0x100>
 8009366:	4631      	mov	r1, r6
 8009368:	e7df      	b.n	800932a <__gethex+0x11a>
 800936a:	1bf3      	subs	r3, r6, r7
 800936c:	3b01      	subs	r3, #1
 800936e:	4621      	mov	r1, r4
 8009370:	2b07      	cmp	r3, #7
 8009372:	dc0b      	bgt.n	800938c <__gethex+0x17c>
 8009374:	ee18 0a10 	vmov	r0, s16
 8009378:	f000 fa74 	bl	8009864 <_Balloc>
 800937c:	4604      	mov	r4, r0
 800937e:	b940      	cbnz	r0, 8009392 <__gethex+0x182>
 8009380:	4b5d      	ldr	r3, [pc, #372]	; (80094f8 <__gethex+0x2e8>)
 8009382:	4602      	mov	r2, r0
 8009384:	21de      	movs	r1, #222	; 0xde
 8009386:	485d      	ldr	r0, [pc, #372]	; (80094fc <__gethex+0x2ec>)
 8009388:	f001 fa26 	bl	800a7d8 <__assert_func>
 800938c:	3101      	adds	r1, #1
 800938e:	105b      	asrs	r3, r3, #1
 8009390:	e7ee      	b.n	8009370 <__gethex+0x160>
 8009392:	f100 0914 	add.w	r9, r0, #20
 8009396:	f04f 0b00 	mov.w	fp, #0
 800939a:	f1ca 0301 	rsb	r3, sl, #1
 800939e:	f8cd 9008 	str.w	r9, [sp, #8]
 80093a2:	f8cd b000 	str.w	fp, [sp]
 80093a6:	9306      	str	r3, [sp, #24]
 80093a8:	42b7      	cmp	r7, r6
 80093aa:	d340      	bcc.n	800942e <__gethex+0x21e>
 80093ac:	9802      	ldr	r0, [sp, #8]
 80093ae:	9b00      	ldr	r3, [sp, #0]
 80093b0:	f840 3b04 	str.w	r3, [r0], #4
 80093b4:	eba0 0009 	sub.w	r0, r0, r9
 80093b8:	1080      	asrs	r0, r0, #2
 80093ba:	0146      	lsls	r6, r0, #5
 80093bc:	6120      	str	r0, [r4, #16]
 80093be:	4618      	mov	r0, r3
 80093c0:	f000 fb42 	bl	8009a48 <__hi0bits>
 80093c4:	1a30      	subs	r0, r6, r0
 80093c6:	f8d8 6000 	ldr.w	r6, [r8]
 80093ca:	42b0      	cmp	r0, r6
 80093cc:	dd63      	ble.n	8009496 <__gethex+0x286>
 80093ce:	1b87      	subs	r7, r0, r6
 80093d0:	4639      	mov	r1, r7
 80093d2:	4620      	mov	r0, r4
 80093d4:	f000 fee6 	bl	800a1a4 <__any_on>
 80093d8:	4682      	mov	sl, r0
 80093da:	b1a8      	cbz	r0, 8009408 <__gethex+0x1f8>
 80093dc:	1e7b      	subs	r3, r7, #1
 80093de:	1159      	asrs	r1, r3, #5
 80093e0:	f003 021f 	and.w	r2, r3, #31
 80093e4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80093e8:	f04f 0a01 	mov.w	sl, #1
 80093ec:	fa0a f202 	lsl.w	r2, sl, r2
 80093f0:	420a      	tst	r2, r1
 80093f2:	d009      	beq.n	8009408 <__gethex+0x1f8>
 80093f4:	4553      	cmp	r3, sl
 80093f6:	dd05      	ble.n	8009404 <__gethex+0x1f4>
 80093f8:	1eb9      	subs	r1, r7, #2
 80093fa:	4620      	mov	r0, r4
 80093fc:	f000 fed2 	bl	800a1a4 <__any_on>
 8009400:	2800      	cmp	r0, #0
 8009402:	d145      	bne.n	8009490 <__gethex+0x280>
 8009404:	f04f 0a02 	mov.w	sl, #2
 8009408:	4639      	mov	r1, r7
 800940a:	4620      	mov	r0, r4
 800940c:	f7ff fe99 	bl	8009142 <rshift>
 8009410:	443d      	add	r5, r7
 8009412:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009416:	42ab      	cmp	r3, r5
 8009418:	da4c      	bge.n	80094b4 <__gethex+0x2a4>
 800941a:	ee18 0a10 	vmov	r0, s16
 800941e:	4621      	mov	r1, r4
 8009420:	f000 fa60 	bl	80098e4 <_Bfree>
 8009424:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009426:	2300      	movs	r3, #0
 8009428:	6013      	str	r3, [r2, #0]
 800942a:	27a3      	movs	r7, #163	; 0xa3
 800942c:	e785      	b.n	800933a <__gethex+0x12a>
 800942e:	1e73      	subs	r3, r6, #1
 8009430:	9a05      	ldr	r2, [sp, #20]
 8009432:	9303      	str	r3, [sp, #12]
 8009434:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009438:	4293      	cmp	r3, r2
 800943a:	d019      	beq.n	8009470 <__gethex+0x260>
 800943c:	f1bb 0f20 	cmp.w	fp, #32
 8009440:	d107      	bne.n	8009452 <__gethex+0x242>
 8009442:	9b02      	ldr	r3, [sp, #8]
 8009444:	9a00      	ldr	r2, [sp, #0]
 8009446:	f843 2b04 	str.w	r2, [r3], #4
 800944a:	9302      	str	r3, [sp, #8]
 800944c:	2300      	movs	r3, #0
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	469b      	mov	fp, r3
 8009452:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009456:	f7ff fec6 	bl	80091e6 <__hexdig_fun>
 800945a:	9b00      	ldr	r3, [sp, #0]
 800945c:	f000 000f 	and.w	r0, r0, #15
 8009460:	fa00 f00b 	lsl.w	r0, r0, fp
 8009464:	4303      	orrs	r3, r0
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	f10b 0b04 	add.w	fp, fp, #4
 800946c:	9b03      	ldr	r3, [sp, #12]
 800946e:	e00d      	b.n	800948c <__gethex+0x27c>
 8009470:	9b03      	ldr	r3, [sp, #12]
 8009472:	9a06      	ldr	r2, [sp, #24]
 8009474:	4413      	add	r3, r2
 8009476:	42bb      	cmp	r3, r7
 8009478:	d3e0      	bcc.n	800943c <__gethex+0x22c>
 800947a:	4618      	mov	r0, r3
 800947c:	9901      	ldr	r1, [sp, #4]
 800947e:	9307      	str	r3, [sp, #28]
 8009480:	4652      	mov	r2, sl
 8009482:	f001 f988 	bl	800a796 <strncmp>
 8009486:	9b07      	ldr	r3, [sp, #28]
 8009488:	2800      	cmp	r0, #0
 800948a:	d1d7      	bne.n	800943c <__gethex+0x22c>
 800948c:	461e      	mov	r6, r3
 800948e:	e78b      	b.n	80093a8 <__gethex+0x198>
 8009490:	f04f 0a03 	mov.w	sl, #3
 8009494:	e7b8      	b.n	8009408 <__gethex+0x1f8>
 8009496:	da0a      	bge.n	80094ae <__gethex+0x29e>
 8009498:	1a37      	subs	r7, r6, r0
 800949a:	4621      	mov	r1, r4
 800949c:	ee18 0a10 	vmov	r0, s16
 80094a0:	463a      	mov	r2, r7
 80094a2:	f000 fc3b 	bl	8009d1c <__lshift>
 80094a6:	1bed      	subs	r5, r5, r7
 80094a8:	4604      	mov	r4, r0
 80094aa:	f100 0914 	add.w	r9, r0, #20
 80094ae:	f04f 0a00 	mov.w	sl, #0
 80094b2:	e7ae      	b.n	8009412 <__gethex+0x202>
 80094b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80094b8:	42a8      	cmp	r0, r5
 80094ba:	dd72      	ble.n	80095a2 <__gethex+0x392>
 80094bc:	1b45      	subs	r5, r0, r5
 80094be:	42ae      	cmp	r6, r5
 80094c0:	dc36      	bgt.n	8009530 <__gethex+0x320>
 80094c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d02a      	beq.n	8009520 <__gethex+0x310>
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d02c      	beq.n	8009528 <__gethex+0x318>
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d11c      	bne.n	800950c <__gethex+0x2fc>
 80094d2:	42ae      	cmp	r6, r5
 80094d4:	d11a      	bne.n	800950c <__gethex+0x2fc>
 80094d6:	2e01      	cmp	r6, #1
 80094d8:	d112      	bne.n	8009500 <__gethex+0x2f0>
 80094da:	9a04      	ldr	r2, [sp, #16]
 80094dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80094e0:	6013      	str	r3, [r2, #0]
 80094e2:	2301      	movs	r3, #1
 80094e4:	6123      	str	r3, [r4, #16]
 80094e6:	f8c9 3000 	str.w	r3, [r9]
 80094ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094ec:	2762      	movs	r7, #98	; 0x62
 80094ee:	601c      	str	r4, [r3, #0]
 80094f0:	e723      	b.n	800933a <__gethex+0x12a>
 80094f2:	bf00      	nop
 80094f4:	0800c1f4 	.word	0x0800c1f4
 80094f8:	0800c118 	.word	0x0800c118
 80094fc:	0800c18c 	.word	0x0800c18c
 8009500:	1e71      	subs	r1, r6, #1
 8009502:	4620      	mov	r0, r4
 8009504:	f000 fe4e 	bl	800a1a4 <__any_on>
 8009508:	2800      	cmp	r0, #0
 800950a:	d1e6      	bne.n	80094da <__gethex+0x2ca>
 800950c:	ee18 0a10 	vmov	r0, s16
 8009510:	4621      	mov	r1, r4
 8009512:	f000 f9e7 	bl	80098e4 <_Bfree>
 8009516:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009518:	2300      	movs	r3, #0
 800951a:	6013      	str	r3, [r2, #0]
 800951c:	2750      	movs	r7, #80	; 0x50
 800951e:	e70c      	b.n	800933a <__gethex+0x12a>
 8009520:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1f2      	bne.n	800950c <__gethex+0x2fc>
 8009526:	e7d8      	b.n	80094da <__gethex+0x2ca>
 8009528:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800952a:	2b00      	cmp	r3, #0
 800952c:	d1d5      	bne.n	80094da <__gethex+0x2ca>
 800952e:	e7ed      	b.n	800950c <__gethex+0x2fc>
 8009530:	1e6f      	subs	r7, r5, #1
 8009532:	f1ba 0f00 	cmp.w	sl, #0
 8009536:	d131      	bne.n	800959c <__gethex+0x38c>
 8009538:	b127      	cbz	r7, 8009544 <__gethex+0x334>
 800953a:	4639      	mov	r1, r7
 800953c:	4620      	mov	r0, r4
 800953e:	f000 fe31 	bl	800a1a4 <__any_on>
 8009542:	4682      	mov	sl, r0
 8009544:	117b      	asrs	r3, r7, #5
 8009546:	2101      	movs	r1, #1
 8009548:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800954c:	f007 071f 	and.w	r7, r7, #31
 8009550:	fa01 f707 	lsl.w	r7, r1, r7
 8009554:	421f      	tst	r7, r3
 8009556:	4629      	mov	r1, r5
 8009558:	4620      	mov	r0, r4
 800955a:	bf18      	it	ne
 800955c:	f04a 0a02 	orrne.w	sl, sl, #2
 8009560:	1b76      	subs	r6, r6, r5
 8009562:	f7ff fdee 	bl	8009142 <rshift>
 8009566:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800956a:	2702      	movs	r7, #2
 800956c:	f1ba 0f00 	cmp.w	sl, #0
 8009570:	d048      	beq.n	8009604 <__gethex+0x3f4>
 8009572:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009576:	2b02      	cmp	r3, #2
 8009578:	d015      	beq.n	80095a6 <__gethex+0x396>
 800957a:	2b03      	cmp	r3, #3
 800957c:	d017      	beq.n	80095ae <__gethex+0x39e>
 800957e:	2b01      	cmp	r3, #1
 8009580:	d109      	bne.n	8009596 <__gethex+0x386>
 8009582:	f01a 0f02 	tst.w	sl, #2
 8009586:	d006      	beq.n	8009596 <__gethex+0x386>
 8009588:	f8d9 0000 	ldr.w	r0, [r9]
 800958c:	ea4a 0a00 	orr.w	sl, sl, r0
 8009590:	f01a 0f01 	tst.w	sl, #1
 8009594:	d10e      	bne.n	80095b4 <__gethex+0x3a4>
 8009596:	f047 0710 	orr.w	r7, r7, #16
 800959a:	e033      	b.n	8009604 <__gethex+0x3f4>
 800959c:	f04f 0a01 	mov.w	sl, #1
 80095a0:	e7d0      	b.n	8009544 <__gethex+0x334>
 80095a2:	2701      	movs	r7, #1
 80095a4:	e7e2      	b.n	800956c <__gethex+0x35c>
 80095a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095a8:	f1c3 0301 	rsb	r3, r3, #1
 80095ac:	9315      	str	r3, [sp, #84]	; 0x54
 80095ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d0f0      	beq.n	8009596 <__gethex+0x386>
 80095b4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80095b8:	f104 0314 	add.w	r3, r4, #20
 80095bc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80095c0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80095c4:	f04f 0c00 	mov.w	ip, #0
 80095c8:	4618      	mov	r0, r3
 80095ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ce:	f1b2 3fff 	cmp.w	r2, #4294967295
 80095d2:	d01c      	beq.n	800960e <__gethex+0x3fe>
 80095d4:	3201      	adds	r2, #1
 80095d6:	6002      	str	r2, [r0, #0]
 80095d8:	2f02      	cmp	r7, #2
 80095da:	f104 0314 	add.w	r3, r4, #20
 80095de:	d13f      	bne.n	8009660 <__gethex+0x450>
 80095e0:	f8d8 2000 	ldr.w	r2, [r8]
 80095e4:	3a01      	subs	r2, #1
 80095e6:	42b2      	cmp	r2, r6
 80095e8:	d10a      	bne.n	8009600 <__gethex+0x3f0>
 80095ea:	1171      	asrs	r1, r6, #5
 80095ec:	2201      	movs	r2, #1
 80095ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095f2:	f006 061f 	and.w	r6, r6, #31
 80095f6:	fa02 f606 	lsl.w	r6, r2, r6
 80095fa:	421e      	tst	r6, r3
 80095fc:	bf18      	it	ne
 80095fe:	4617      	movne	r7, r2
 8009600:	f047 0720 	orr.w	r7, r7, #32
 8009604:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009606:	601c      	str	r4, [r3, #0]
 8009608:	9b04      	ldr	r3, [sp, #16]
 800960a:	601d      	str	r5, [r3, #0]
 800960c:	e695      	b.n	800933a <__gethex+0x12a>
 800960e:	4299      	cmp	r1, r3
 8009610:	f843 cc04 	str.w	ip, [r3, #-4]
 8009614:	d8d8      	bhi.n	80095c8 <__gethex+0x3b8>
 8009616:	68a3      	ldr	r3, [r4, #8]
 8009618:	459b      	cmp	fp, r3
 800961a:	db19      	blt.n	8009650 <__gethex+0x440>
 800961c:	6861      	ldr	r1, [r4, #4]
 800961e:	ee18 0a10 	vmov	r0, s16
 8009622:	3101      	adds	r1, #1
 8009624:	f000 f91e 	bl	8009864 <_Balloc>
 8009628:	4681      	mov	r9, r0
 800962a:	b918      	cbnz	r0, 8009634 <__gethex+0x424>
 800962c:	4b1a      	ldr	r3, [pc, #104]	; (8009698 <__gethex+0x488>)
 800962e:	4602      	mov	r2, r0
 8009630:	2184      	movs	r1, #132	; 0x84
 8009632:	e6a8      	b.n	8009386 <__gethex+0x176>
 8009634:	6922      	ldr	r2, [r4, #16]
 8009636:	3202      	adds	r2, #2
 8009638:	f104 010c 	add.w	r1, r4, #12
 800963c:	0092      	lsls	r2, r2, #2
 800963e:	300c      	adds	r0, #12
 8009640:	f7fc ff4c 	bl	80064dc <memcpy>
 8009644:	4621      	mov	r1, r4
 8009646:	ee18 0a10 	vmov	r0, s16
 800964a:	f000 f94b 	bl	80098e4 <_Bfree>
 800964e:	464c      	mov	r4, r9
 8009650:	6923      	ldr	r3, [r4, #16]
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009658:	6122      	str	r2, [r4, #16]
 800965a:	2201      	movs	r2, #1
 800965c:	615a      	str	r2, [r3, #20]
 800965e:	e7bb      	b.n	80095d8 <__gethex+0x3c8>
 8009660:	6922      	ldr	r2, [r4, #16]
 8009662:	455a      	cmp	r2, fp
 8009664:	dd0b      	ble.n	800967e <__gethex+0x46e>
 8009666:	2101      	movs	r1, #1
 8009668:	4620      	mov	r0, r4
 800966a:	f7ff fd6a 	bl	8009142 <rshift>
 800966e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009672:	3501      	adds	r5, #1
 8009674:	42ab      	cmp	r3, r5
 8009676:	f6ff aed0 	blt.w	800941a <__gethex+0x20a>
 800967a:	2701      	movs	r7, #1
 800967c:	e7c0      	b.n	8009600 <__gethex+0x3f0>
 800967e:	f016 061f 	ands.w	r6, r6, #31
 8009682:	d0fa      	beq.n	800967a <__gethex+0x46a>
 8009684:	4453      	add	r3, sl
 8009686:	f1c6 0620 	rsb	r6, r6, #32
 800968a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800968e:	f000 f9db 	bl	8009a48 <__hi0bits>
 8009692:	42b0      	cmp	r0, r6
 8009694:	dbe7      	blt.n	8009666 <__gethex+0x456>
 8009696:	e7f0      	b.n	800967a <__gethex+0x46a>
 8009698:	0800c118 	.word	0x0800c118

0800969c <L_shift>:
 800969c:	f1c2 0208 	rsb	r2, r2, #8
 80096a0:	0092      	lsls	r2, r2, #2
 80096a2:	b570      	push	{r4, r5, r6, lr}
 80096a4:	f1c2 0620 	rsb	r6, r2, #32
 80096a8:	6843      	ldr	r3, [r0, #4]
 80096aa:	6804      	ldr	r4, [r0, #0]
 80096ac:	fa03 f506 	lsl.w	r5, r3, r6
 80096b0:	432c      	orrs	r4, r5
 80096b2:	40d3      	lsrs	r3, r2
 80096b4:	6004      	str	r4, [r0, #0]
 80096b6:	f840 3f04 	str.w	r3, [r0, #4]!
 80096ba:	4288      	cmp	r0, r1
 80096bc:	d3f4      	bcc.n	80096a8 <L_shift+0xc>
 80096be:	bd70      	pop	{r4, r5, r6, pc}

080096c0 <__match>:
 80096c0:	b530      	push	{r4, r5, lr}
 80096c2:	6803      	ldr	r3, [r0, #0]
 80096c4:	3301      	adds	r3, #1
 80096c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096ca:	b914      	cbnz	r4, 80096d2 <__match+0x12>
 80096cc:	6003      	str	r3, [r0, #0]
 80096ce:	2001      	movs	r0, #1
 80096d0:	bd30      	pop	{r4, r5, pc}
 80096d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096d6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80096da:	2d19      	cmp	r5, #25
 80096dc:	bf98      	it	ls
 80096de:	3220      	addls	r2, #32
 80096e0:	42a2      	cmp	r2, r4
 80096e2:	d0f0      	beq.n	80096c6 <__match+0x6>
 80096e4:	2000      	movs	r0, #0
 80096e6:	e7f3      	b.n	80096d0 <__match+0x10>

080096e8 <__hexnan>:
 80096e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ec:	680b      	ldr	r3, [r1, #0]
 80096ee:	115e      	asrs	r6, r3, #5
 80096f0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80096f4:	f013 031f 	ands.w	r3, r3, #31
 80096f8:	b087      	sub	sp, #28
 80096fa:	bf18      	it	ne
 80096fc:	3604      	addne	r6, #4
 80096fe:	2500      	movs	r5, #0
 8009700:	1f37      	subs	r7, r6, #4
 8009702:	4690      	mov	r8, r2
 8009704:	6802      	ldr	r2, [r0, #0]
 8009706:	9301      	str	r3, [sp, #4]
 8009708:	4682      	mov	sl, r0
 800970a:	f846 5c04 	str.w	r5, [r6, #-4]
 800970e:	46b9      	mov	r9, r7
 8009710:	463c      	mov	r4, r7
 8009712:	9502      	str	r5, [sp, #8]
 8009714:	46ab      	mov	fp, r5
 8009716:	7851      	ldrb	r1, [r2, #1]
 8009718:	1c53      	adds	r3, r2, #1
 800971a:	9303      	str	r3, [sp, #12]
 800971c:	b341      	cbz	r1, 8009770 <__hexnan+0x88>
 800971e:	4608      	mov	r0, r1
 8009720:	9205      	str	r2, [sp, #20]
 8009722:	9104      	str	r1, [sp, #16]
 8009724:	f7ff fd5f 	bl	80091e6 <__hexdig_fun>
 8009728:	2800      	cmp	r0, #0
 800972a:	d14f      	bne.n	80097cc <__hexnan+0xe4>
 800972c:	9904      	ldr	r1, [sp, #16]
 800972e:	9a05      	ldr	r2, [sp, #20]
 8009730:	2920      	cmp	r1, #32
 8009732:	d818      	bhi.n	8009766 <__hexnan+0x7e>
 8009734:	9b02      	ldr	r3, [sp, #8]
 8009736:	459b      	cmp	fp, r3
 8009738:	dd13      	ble.n	8009762 <__hexnan+0x7a>
 800973a:	454c      	cmp	r4, r9
 800973c:	d206      	bcs.n	800974c <__hexnan+0x64>
 800973e:	2d07      	cmp	r5, #7
 8009740:	dc04      	bgt.n	800974c <__hexnan+0x64>
 8009742:	462a      	mov	r2, r5
 8009744:	4649      	mov	r1, r9
 8009746:	4620      	mov	r0, r4
 8009748:	f7ff ffa8 	bl	800969c <L_shift>
 800974c:	4544      	cmp	r4, r8
 800974e:	d950      	bls.n	80097f2 <__hexnan+0x10a>
 8009750:	2300      	movs	r3, #0
 8009752:	f1a4 0904 	sub.w	r9, r4, #4
 8009756:	f844 3c04 	str.w	r3, [r4, #-4]
 800975a:	f8cd b008 	str.w	fp, [sp, #8]
 800975e:	464c      	mov	r4, r9
 8009760:	461d      	mov	r5, r3
 8009762:	9a03      	ldr	r2, [sp, #12]
 8009764:	e7d7      	b.n	8009716 <__hexnan+0x2e>
 8009766:	2929      	cmp	r1, #41	; 0x29
 8009768:	d156      	bne.n	8009818 <__hexnan+0x130>
 800976a:	3202      	adds	r2, #2
 800976c:	f8ca 2000 	str.w	r2, [sl]
 8009770:	f1bb 0f00 	cmp.w	fp, #0
 8009774:	d050      	beq.n	8009818 <__hexnan+0x130>
 8009776:	454c      	cmp	r4, r9
 8009778:	d206      	bcs.n	8009788 <__hexnan+0xa0>
 800977a:	2d07      	cmp	r5, #7
 800977c:	dc04      	bgt.n	8009788 <__hexnan+0xa0>
 800977e:	462a      	mov	r2, r5
 8009780:	4649      	mov	r1, r9
 8009782:	4620      	mov	r0, r4
 8009784:	f7ff ff8a 	bl	800969c <L_shift>
 8009788:	4544      	cmp	r4, r8
 800978a:	d934      	bls.n	80097f6 <__hexnan+0x10e>
 800978c:	f1a8 0204 	sub.w	r2, r8, #4
 8009790:	4623      	mov	r3, r4
 8009792:	f853 1b04 	ldr.w	r1, [r3], #4
 8009796:	f842 1f04 	str.w	r1, [r2, #4]!
 800979a:	429f      	cmp	r7, r3
 800979c:	d2f9      	bcs.n	8009792 <__hexnan+0xaa>
 800979e:	1b3b      	subs	r3, r7, r4
 80097a0:	f023 0303 	bic.w	r3, r3, #3
 80097a4:	3304      	adds	r3, #4
 80097a6:	3401      	adds	r4, #1
 80097a8:	3e03      	subs	r6, #3
 80097aa:	42b4      	cmp	r4, r6
 80097ac:	bf88      	it	hi
 80097ae:	2304      	movhi	r3, #4
 80097b0:	4443      	add	r3, r8
 80097b2:	2200      	movs	r2, #0
 80097b4:	f843 2b04 	str.w	r2, [r3], #4
 80097b8:	429f      	cmp	r7, r3
 80097ba:	d2fb      	bcs.n	80097b4 <__hexnan+0xcc>
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	b91b      	cbnz	r3, 80097c8 <__hexnan+0xe0>
 80097c0:	4547      	cmp	r7, r8
 80097c2:	d127      	bne.n	8009814 <__hexnan+0x12c>
 80097c4:	2301      	movs	r3, #1
 80097c6:	603b      	str	r3, [r7, #0]
 80097c8:	2005      	movs	r0, #5
 80097ca:	e026      	b.n	800981a <__hexnan+0x132>
 80097cc:	3501      	adds	r5, #1
 80097ce:	2d08      	cmp	r5, #8
 80097d0:	f10b 0b01 	add.w	fp, fp, #1
 80097d4:	dd06      	ble.n	80097e4 <__hexnan+0xfc>
 80097d6:	4544      	cmp	r4, r8
 80097d8:	d9c3      	bls.n	8009762 <__hexnan+0x7a>
 80097da:	2300      	movs	r3, #0
 80097dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80097e0:	2501      	movs	r5, #1
 80097e2:	3c04      	subs	r4, #4
 80097e4:	6822      	ldr	r2, [r4, #0]
 80097e6:	f000 000f 	and.w	r0, r0, #15
 80097ea:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80097ee:	6022      	str	r2, [r4, #0]
 80097f0:	e7b7      	b.n	8009762 <__hexnan+0x7a>
 80097f2:	2508      	movs	r5, #8
 80097f4:	e7b5      	b.n	8009762 <__hexnan+0x7a>
 80097f6:	9b01      	ldr	r3, [sp, #4]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d0df      	beq.n	80097bc <__hexnan+0xd4>
 80097fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009800:	f1c3 0320 	rsb	r3, r3, #32
 8009804:	fa22 f303 	lsr.w	r3, r2, r3
 8009808:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800980c:	401a      	ands	r2, r3
 800980e:	f846 2c04 	str.w	r2, [r6, #-4]
 8009812:	e7d3      	b.n	80097bc <__hexnan+0xd4>
 8009814:	3f04      	subs	r7, #4
 8009816:	e7d1      	b.n	80097bc <__hexnan+0xd4>
 8009818:	2004      	movs	r0, #4
 800981a:	b007      	add	sp, #28
 800981c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009820 <_localeconv_r>:
 8009820:	4800      	ldr	r0, [pc, #0]	; (8009824 <_localeconv_r+0x4>)
 8009822:	4770      	bx	lr
 8009824:	20000160 	.word	0x20000160

08009828 <__retarget_lock_init_recursive>:
 8009828:	4770      	bx	lr

0800982a <__retarget_lock_acquire_recursive>:
 800982a:	4770      	bx	lr

0800982c <__retarget_lock_release_recursive>:
 800982c:	4770      	bx	lr
	...

08009830 <malloc>:
 8009830:	4b02      	ldr	r3, [pc, #8]	; (800983c <malloc+0xc>)
 8009832:	4601      	mov	r1, r0
 8009834:	6818      	ldr	r0, [r3, #0]
 8009836:	f000 bd59 	b.w	800a2ec <_malloc_r>
 800983a:	bf00      	nop
 800983c:	20000008 	.word	0x20000008

08009840 <__ascii_mbtowc>:
 8009840:	b082      	sub	sp, #8
 8009842:	b901      	cbnz	r1, 8009846 <__ascii_mbtowc+0x6>
 8009844:	a901      	add	r1, sp, #4
 8009846:	b142      	cbz	r2, 800985a <__ascii_mbtowc+0x1a>
 8009848:	b14b      	cbz	r3, 800985e <__ascii_mbtowc+0x1e>
 800984a:	7813      	ldrb	r3, [r2, #0]
 800984c:	600b      	str	r3, [r1, #0]
 800984e:	7812      	ldrb	r2, [r2, #0]
 8009850:	1e10      	subs	r0, r2, #0
 8009852:	bf18      	it	ne
 8009854:	2001      	movne	r0, #1
 8009856:	b002      	add	sp, #8
 8009858:	4770      	bx	lr
 800985a:	4610      	mov	r0, r2
 800985c:	e7fb      	b.n	8009856 <__ascii_mbtowc+0x16>
 800985e:	f06f 0001 	mvn.w	r0, #1
 8009862:	e7f8      	b.n	8009856 <__ascii_mbtowc+0x16>

08009864 <_Balloc>:
 8009864:	b570      	push	{r4, r5, r6, lr}
 8009866:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009868:	4604      	mov	r4, r0
 800986a:	460d      	mov	r5, r1
 800986c:	b976      	cbnz	r6, 800988c <_Balloc+0x28>
 800986e:	2010      	movs	r0, #16
 8009870:	f7ff ffde 	bl	8009830 <malloc>
 8009874:	4602      	mov	r2, r0
 8009876:	6260      	str	r0, [r4, #36]	; 0x24
 8009878:	b920      	cbnz	r0, 8009884 <_Balloc+0x20>
 800987a:	4b18      	ldr	r3, [pc, #96]	; (80098dc <_Balloc+0x78>)
 800987c:	4818      	ldr	r0, [pc, #96]	; (80098e0 <_Balloc+0x7c>)
 800987e:	2166      	movs	r1, #102	; 0x66
 8009880:	f000 ffaa 	bl	800a7d8 <__assert_func>
 8009884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009888:	6006      	str	r6, [r0, #0]
 800988a:	60c6      	str	r6, [r0, #12]
 800988c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800988e:	68f3      	ldr	r3, [r6, #12]
 8009890:	b183      	cbz	r3, 80098b4 <_Balloc+0x50>
 8009892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009894:	68db      	ldr	r3, [r3, #12]
 8009896:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800989a:	b9b8      	cbnz	r0, 80098cc <_Balloc+0x68>
 800989c:	2101      	movs	r1, #1
 800989e:	fa01 f605 	lsl.w	r6, r1, r5
 80098a2:	1d72      	adds	r2, r6, #5
 80098a4:	0092      	lsls	r2, r2, #2
 80098a6:	4620      	mov	r0, r4
 80098a8:	f000 fc9d 	bl	800a1e6 <_calloc_r>
 80098ac:	b160      	cbz	r0, 80098c8 <_Balloc+0x64>
 80098ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80098b2:	e00e      	b.n	80098d2 <_Balloc+0x6e>
 80098b4:	2221      	movs	r2, #33	; 0x21
 80098b6:	2104      	movs	r1, #4
 80098b8:	4620      	mov	r0, r4
 80098ba:	f000 fc94 	bl	800a1e6 <_calloc_r>
 80098be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098c0:	60f0      	str	r0, [r6, #12]
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d1e4      	bne.n	8009892 <_Balloc+0x2e>
 80098c8:	2000      	movs	r0, #0
 80098ca:	bd70      	pop	{r4, r5, r6, pc}
 80098cc:	6802      	ldr	r2, [r0, #0]
 80098ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098d2:	2300      	movs	r3, #0
 80098d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098d8:	e7f7      	b.n	80098ca <_Balloc+0x66>
 80098da:	bf00      	nop
 80098dc:	0800c0a6 	.word	0x0800c0a6
 80098e0:	0800c208 	.word	0x0800c208

080098e4 <_Bfree>:
 80098e4:	b570      	push	{r4, r5, r6, lr}
 80098e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098e8:	4605      	mov	r5, r0
 80098ea:	460c      	mov	r4, r1
 80098ec:	b976      	cbnz	r6, 800990c <_Bfree+0x28>
 80098ee:	2010      	movs	r0, #16
 80098f0:	f7ff ff9e 	bl	8009830 <malloc>
 80098f4:	4602      	mov	r2, r0
 80098f6:	6268      	str	r0, [r5, #36]	; 0x24
 80098f8:	b920      	cbnz	r0, 8009904 <_Bfree+0x20>
 80098fa:	4b09      	ldr	r3, [pc, #36]	; (8009920 <_Bfree+0x3c>)
 80098fc:	4809      	ldr	r0, [pc, #36]	; (8009924 <_Bfree+0x40>)
 80098fe:	218a      	movs	r1, #138	; 0x8a
 8009900:	f000 ff6a 	bl	800a7d8 <__assert_func>
 8009904:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009908:	6006      	str	r6, [r0, #0]
 800990a:	60c6      	str	r6, [r0, #12]
 800990c:	b13c      	cbz	r4, 800991e <_Bfree+0x3a>
 800990e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009910:	6862      	ldr	r2, [r4, #4]
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009918:	6021      	str	r1, [r4, #0]
 800991a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800991e:	bd70      	pop	{r4, r5, r6, pc}
 8009920:	0800c0a6 	.word	0x0800c0a6
 8009924:	0800c208 	.word	0x0800c208

08009928 <__multadd>:
 8009928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800992c:	690d      	ldr	r5, [r1, #16]
 800992e:	4607      	mov	r7, r0
 8009930:	460c      	mov	r4, r1
 8009932:	461e      	mov	r6, r3
 8009934:	f101 0c14 	add.w	ip, r1, #20
 8009938:	2000      	movs	r0, #0
 800993a:	f8dc 3000 	ldr.w	r3, [ip]
 800993e:	b299      	uxth	r1, r3
 8009940:	fb02 6101 	mla	r1, r2, r1, r6
 8009944:	0c1e      	lsrs	r6, r3, #16
 8009946:	0c0b      	lsrs	r3, r1, #16
 8009948:	fb02 3306 	mla	r3, r2, r6, r3
 800994c:	b289      	uxth	r1, r1
 800994e:	3001      	adds	r0, #1
 8009950:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009954:	4285      	cmp	r5, r0
 8009956:	f84c 1b04 	str.w	r1, [ip], #4
 800995a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800995e:	dcec      	bgt.n	800993a <__multadd+0x12>
 8009960:	b30e      	cbz	r6, 80099a6 <__multadd+0x7e>
 8009962:	68a3      	ldr	r3, [r4, #8]
 8009964:	42ab      	cmp	r3, r5
 8009966:	dc19      	bgt.n	800999c <__multadd+0x74>
 8009968:	6861      	ldr	r1, [r4, #4]
 800996a:	4638      	mov	r0, r7
 800996c:	3101      	adds	r1, #1
 800996e:	f7ff ff79 	bl	8009864 <_Balloc>
 8009972:	4680      	mov	r8, r0
 8009974:	b928      	cbnz	r0, 8009982 <__multadd+0x5a>
 8009976:	4602      	mov	r2, r0
 8009978:	4b0c      	ldr	r3, [pc, #48]	; (80099ac <__multadd+0x84>)
 800997a:	480d      	ldr	r0, [pc, #52]	; (80099b0 <__multadd+0x88>)
 800997c:	21b5      	movs	r1, #181	; 0xb5
 800997e:	f000 ff2b 	bl	800a7d8 <__assert_func>
 8009982:	6922      	ldr	r2, [r4, #16]
 8009984:	3202      	adds	r2, #2
 8009986:	f104 010c 	add.w	r1, r4, #12
 800998a:	0092      	lsls	r2, r2, #2
 800998c:	300c      	adds	r0, #12
 800998e:	f7fc fda5 	bl	80064dc <memcpy>
 8009992:	4621      	mov	r1, r4
 8009994:	4638      	mov	r0, r7
 8009996:	f7ff ffa5 	bl	80098e4 <_Bfree>
 800999a:	4644      	mov	r4, r8
 800999c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80099a0:	3501      	adds	r5, #1
 80099a2:	615e      	str	r6, [r3, #20]
 80099a4:	6125      	str	r5, [r4, #16]
 80099a6:	4620      	mov	r0, r4
 80099a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099ac:	0800c118 	.word	0x0800c118
 80099b0:	0800c208 	.word	0x0800c208

080099b4 <__s2b>:
 80099b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099b8:	460c      	mov	r4, r1
 80099ba:	4615      	mov	r5, r2
 80099bc:	461f      	mov	r7, r3
 80099be:	2209      	movs	r2, #9
 80099c0:	3308      	adds	r3, #8
 80099c2:	4606      	mov	r6, r0
 80099c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80099c8:	2100      	movs	r1, #0
 80099ca:	2201      	movs	r2, #1
 80099cc:	429a      	cmp	r2, r3
 80099ce:	db09      	blt.n	80099e4 <__s2b+0x30>
 80099d0:	4630      	mov	r0, r6
 80099d2:	f7ff ff47 	bl	8009864 <_Balloc>
 80099d6:	b940      	cbnz	r0, 80099ea <__s2b+0x36>
 80099d8:	4602      	mov	r2, r0
 80099da:	4b19      	ldr	r3, [pc, #100]	; (8009a40 <__s2b+0x8c>)
 80099dc:	4819      	ldr	r0, [pc, #100]	; (8009a44 <__s2b+0x90>)
 80099de:	21ce      	movs	r1, #206	; 0xce
 80099e0:	f000 fefa 	bl	800a7d8 <__assert_func>
 80099e4:	0052      	lsls	r2, r2, #1
 80099e6:	3101      	adds	r1, #1
 80099e8:	e7f0      	b.n	80099cc <__s2b+0x18>
 80099ea:	9b08      	ldr	r3, [sp, #32]
 80099ec:	6143      	str	r3, [r0, #20]
 80099ee:	2d09      	cmp	r5, #9
 80099f0:	f04f 0301 	mov.w	r3, #1
 80099f4:	6103      	str	r3, [r0, #16]
 80099f6:	dd16      	ble.n	8009a26 <__s2b+0x72>
 80099f8:	f104 0909 	add.w	r9, r4, #9
 80099fc:	46c8      	mov	r8, r9
 80099fe:	442c      	add	r4, r5
 8009a00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a04:	4601      	mov	r1, r0
 8009a06:	3b30      	subs	r3, #48	; 0x30
 8009a08:	220a      	movs	r2, #10
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f7ff ff8c 	bl	8009928 <__multadd>
 8009a10:	45a0      	cmp	r8, r4
 8009a12:	d1f5      	bne.n	8009a00 <__s2b+0x4c>
 8009a14:	f1a5 0408 	sub.w	r4, r5, #8
 8009a18:	444c      	add	r4, r9
 8009a1a:	1b2d      	subs	r5, r5, r4
 8009a1c:	1963      	adds	r3, r4, r5
 8009a1e:	42bb      	cmp	r3, r7
 8009a20:	db04      	blt.n	8009a2c <__s2b+0x78>
 8009a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a26:	340a      	adds	r4, #10
 8009a28:	2509      	movs	r5, #9
 8009a2a:	e7f6      	b.n	8009a1a <__s2b+0x66>
 8009a2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a30:	4601      	mov	r1, r0
 8009a32:	3b30      	subs	r3, #48	; 0x30
 8009a34:	220a      	movs	r2, #10
 8009a36:	4630      	mov	r0, r6
 8009a38:	f7ff ff76 	bl	8009928 <__multadd>
 8009a3c:	e7ee      	b.n	8009a1c <__s2b+0x68>
 8009a3e:	bf00      	nop
 8009a40:	0800c118 	.word	0x0800c118
 8009a44:	0800c208 	.word	0x0800c208

08009a48 <__hi0bits>:
 8009a48:	0c03      	lsrs	r3, r0, #16
 8009a4a:	041b      	lsls	r3, r3, #16
 8009a4c:	b9d3      	cbnz	r3, 8009a84 <__hi0bits+0x3c>
 8009a4e:	0400      	lsls	r0, r0, #16
 8009a50:	2310      	movs	r3, #16
 8009a52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009a56:	bf04      	itt	eq
 8009a58:	0200      	lsleq	r0, r0, #8
 8009a5a:	3308      	addeq	r3, #8
 8009a5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009a60:	bf04      	itt	eq
 8009a62:	0100      	lsleq	r0, r0, #4
 8009a64:	3304      	addeq	r3, #4
 8009a66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009a6a:	bf04      	itt	eq
 8009a6c:	0080      	lsleq	r0, r0, #2
 8009a6e:	3302      	addeq	r3, #2
 8009a70:	2800      	cmp	r0, #0
 8009a72:	db05      	blt.n	8009a80 <__hi0bits+0x38>
 8009a74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009a78:	f103 0301 	add.w	r3, r3, #1
 8009a7c:	bf08      	it	eq
 8009a7e:	2320      	moveq	r3, #32
 8009a80:	4618      	mov	r0, r3
 8009a82:	4770      	bx	lr
 8009a84:	2300      	movs	r3, #0
 8009a86:	e7e4      	b.n	8009a52 <__hi0bits+0xa>

08009a88 <__lo0bits>:
 8009a88:	6803      	ldr	r3, [r0, #0]
 8009a8a:	f013 0207 	ands.w	r2, r3, #7
 8009a8e:	4601      	mov	r1, r0
 8009a90:	d00b      	beq.n	8009aaa <__lo0bits+0x22>
 8009a92:	07da      	lsls	r2, r3, #31
 8009a94:	d423      	bmi.n	8009ade <__lo0bits+0x56>
 8009a96:	0798      	lsls	r0, r3, #30
 8009a98:	bf49      	itett	mi
 8009a9a:	085b      	lsrmi	r3, r3, #1
 8009a9c:	089b      	lsrpl	r3, r3, #2
 8009a9e:	2001      	movmi	r0, #1
 8009aa0:	600b      	strmi	r3, [r1, #0]
 8009aa2:	bf5c      	itt	pl
 8009aa4:	600b      	strpl	r3, [r1, #0]
 8009aa6:	2002      	movpl	r0, #2
 8009aa8:	4770      	bx	lr
 8009aaa:	b298      	uxth	r0, r3
 8009aac:	b9a8      	cbnz	r0, 8009ada <__lo0bits+0x52>
 8009aae:	0c1b      	lsrs	r3, r3, #16
 8009ab0:	2010      	movs	r0, #16
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	b90a      	cbnz	r2, 8009aba <__lo0bits+0x32>
 8009ab6:	3008      	adds	r0, #8
 8009ab8:	0a1b      	lsrs	r3, r3, #8
 8009aba:	071a      	lsls	r2, r3, #28
 8009abc:	bf04      	itt	eq
 8009abe:	091b      	lsreq	r3, r3, #4
 8009ac0:	3004      	addeq	r0, #4
 8009ac2:	079a      	lsls	r2, r3, #30
 8009ac4:	bf04      	itt	eq
 8009ac6:	089b      	lsreq	r3, r3, #2
 8009ac8:	3002      	addeq	r0, #2
 8009aca:	07da      	lsls	r2, r3, #31
 8009acc:	d403      	bmi.n	8009ad6 <__lo0bits+0x4e>
 8009ace:	085b      	lsrs	r3, r3, #1
 8009ad0:	f100 0001 	add.w	r0, r0, #1
 8009ad4:	d005      	beq.n	8009ae2 <__lo0bits+0x5a>
 8009ad6:	600b      	str	r3, [r1, #0]
 8009ad8:	4770      	bx	lr
 8009ada:	4610      	mov	r0, r2
 8009adc:	e7e9      	b.n	8009ab2 <__lo0bits+0x2a>
 8009ade:	2000      	movs	r0, #0
 8009ae0:	4770      	bx	lr
 8009ae2:	2020      	movs	r0, #32
 8009ae4:	4770      	bx	lr
	...

08009ae8 <__i2b>:
 8009ae8:	b510      	push	{r4, lr}
 8009aea:	460c      	mov	r4, r1
 8009aec:	2101      	movs	r1, #1
 8009aee:	f7ff feb9 	bl	8009864 <_Balloc>
 8009af2:	4602      	mov	r2, r0
 8009af4:	b928      	cbnz	r0, 8009b02 <__i2b+0x1a>
 8009af6:	4b05      	ldr	r3, [pc, #20]	; (8009b0c <__i2b+0x24>)
 8009af8:	4805      	ldr	r0, [pc, #20]	; (8009b10 <__i2b+0x28>)
 8009afa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009afe:	f000 fe6b 	bl	800a7d8 <__assert_func>
 8009b02:	2301      	movs	r3, #1
 8009b04:	6144      	str	r4, [r0, #20]
 8009b06:	6103      	str	r3, [r0, #16]
 8009b08:	bd10      	pop	{r4, pc}
 8009b0a:	bf00      	nop
 8009b0c:	0800c118 	.word	0x0800c118
 8009b10:	0800c208 	.word	0x0800c208

08009b14 <__multiply>:
 8009b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b18:	4691      	mov	r9, r2
 8009b1a:	690a      	ldr	r2, [r1, #16]
 8009b1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	bfb8      	it	lt
 8009b24:	460b      	movlt	r3, r1
 8009b26:	460c      	mov	r4, r1
 8009b28:	bfbc      	itt	lt
 8009b2a:	464c      	movlt	r4, r9
 8009b2c:	4699      	movlt	r9, r3
 8009b2e:	6927      	ldr	r7, [r4, #16]
 8009b30:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b34:	68a3      	ldr	r3, [r4, #8]
 8009b36:	6861      	ldr	r1, [r4, #4]
 8009b38:	eb07 060a 	add.w	r6, r7, sl
 8009b3c:	42b3      	cmp	r3, r6
 8009b3e:	b085      	sub	sp, #20
 8009b40:	bfb8      	it	lt
 8009b42:	3101      	addlt	r1, #1
 8009b44:	f7ff fe8e 	bl	8009864 <_Balloc>
 8009b48:	b930      	cbnz	r0, 8009b58 <__multiply+0x44>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	4b44      	ldr	r3, [pc, #272]	; (8009c60 <__multiply+0x14c>)
 8009b4e:	4845      	ldr	r0, [pc, #276]	; (8009c64 <__multiply+0x150>)
 8009b50:	f240 115d 	movw	r1, #349	; 0x15d
 8009b54:	f000 fe40 	bl	800a7d8 <__assert_func>
 8009b58:	f100 0514 	add.w	r5, r0, #20
 8009b5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009b60:	462b      	mov	r3, r5
 8009b62:	2200      	movs	r2, #0
 8009b64:	4543      	cmp	r3, r8
 8009b66:	d321      	bcc.n	8009bac <__multiply+0x98>
 8009b68:	f104 0314 	add.w	r3, r4, #20
 8009b6c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009b70:	f109 0314 	add.w	r3, r9, #20
 8009b74:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009b78:	9202      	str	r2, [sp, #8]
 8009b7a:	1b3a      	subs	r2, r7, r4
 8009b7c:	3a15      	subs	r2, #21
 8009b7e:	f022 0203 	bic.w	r2, r2, #3
 8009b82:	3204      	adds	r2, #4
 8009b84:	f104 0115 	add.w	r1, r4, #21
 8009b88:	428f      	cmp	r7, r1
 8009b8a:	bf38      	it	cc
 8009b8c:	2204      	movcc	r2, #4
 8009b8e:	9201      	str	r2, [sp, #4]
 8009b90:	9a02      	ldr	r2, [sp, #8]
 8009b92:	9303      	str	r3, [sp, #12]
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d80c      	bhi.n	8009bb2 <__multiply+0x9e>
 8009b98:	2e00      	cmp	r6, #0
 8009b9a:	dd03      	ble.n	8009ba4 <__multiply+0x90>
 8009b9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d05a      	beq.n	8009c5a <__multiply+0x146>
 8009ba4:	6106      	str	r6, [r0, #16]
 8009ba6:	b005      	add	sp, #20
 8009ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bac:	f843 2b04 	str.w	r2, [r3], #4
 8009bb0:	e7d8      	b.n	8009b64 <__multiply+0x50>
 8009bb2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009bb6:	f1ba 0f00 	cmp.w	sl, #0
 8009bba:	d024      	beq.n	8009c06 <__multiply+0xf2>
 8009bbc:	f104 0e14 	add.w	lr, r4, #20
 8009bc0:	46a9      	mov	r9, r5
 8009bc2:	f04f 0c00 	mov.w	ip, #0
 8009bc6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009bca:	f8d9 1000 	ldr.w	r1, [r9]
 8009bce:	fa1f fb82 	uxth.w	fp, r2
 8009bd2:	b289      	uxth	r1, r1
 8009bd4:	fb0a 110b 	mla	r1, sl, fp, r1
 8009bd8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009bdc:	f8d9 2000 	ldr.w	r2, [r9]
 8009be0:	4461      	add	r1, ip
 8009be2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009be6:	fb0a c20b 	mla	r2, sl, fp, ip
 8009bea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009bee:	b289      	uxth	r1, r1
 8009bf0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009bf4:	4577      	cmp	r7, lr
 8009bf6:	f849 1b04 	str.w	r1, [r9], #4
 8009bfa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009bfe:	d8e2      	bhi.n	8009bc6 <__multiply+0xb2>
 8009c00:	9a01      	ldr	r2, [sp, #4]
 8009c02:	f845 c002 	str.w	ip, [r5, r2]
 8009c06:	9a03      	ldr	r2, [sp, #12]
 8009c08:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009c0c:	3304      	adds	r3, #4
 8009c0e:	f1b9 0f00 	cmp.w	r9, #0
 8009c12:	d020      	beq.n	8009c56 <__multiply+0x142>
 8009c14:	6829      	ldr	r1, [r5, #0]
 8009c16:	f104 0c14 	add.w	ip, r4, #20
 8009c1a:	46ae      	mov	lr, r5
 8009c1c:	f04f 0a00 	mov.w	sl, #0
 8009c20:	f8bc b000 	ldrh.w	fp, [ip]
 8009c24:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009c28:	fb09 220b 	mla	r2, r9, fp, r2
 8009c2c:	4492      	add	sl, r2
 8009c2e:	b289      	uxth	r1, r1
 8009c30:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009c34:	f84e 1b04 	str.w	r1, [lr], #4
 8009c38:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c3c:	f8be 1000 	ldrh.w	r1, [lr]
 8009c40:	0c12      	lsrs	r2, r2, #16
 8009c42:	fb09 1102 	mla	r1, r9, r2, r1
 8009c46:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009c4a:	4567      	cmp	r7, ip
 8009c4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009c50:	d8e6      	bhi.n	8009c20 <__multiply+0x10c>
 8009c52:	9a01      	ldr	r2, [sp, #4]
 8009c54:	50a9      	str	r1, [r5, r2]
 8009c56:	3504      	adds	r5, #4
 8009c58:	e79a      	b.n	8009b90 <__multiply+0x7c>
 8009c5a:	3e01      	subs	r6, #1
 8009c5c:	e79c      	b.n	8009b98 <__multiply+0x84>
 8009c5e:	bf00      	nop
 8009c60:	0800c118 	.word	0x0800c118
 8009c64:	0800c208 	.word	0x0800c208

08009c68 <__pow5mult>:
 8009c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c6c:	4615      	mov	r5, r2
 8009c6e:	f012 0203 	ands.w	r2, r2, #3
 8009c72:	4606      	mov	r6, r0
 8009c74:	460f      	mov	r7, r1
 8009c76:	d007      	beq.n	8009c88 <__pow5mult+0x20>
 8009c78:	4c25      	ldr	r4, [pc, #148]	; (8009d10 <__pow5mult+0xa8>)
 8009c7a:	3a01      	subs	r2, #1
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c82:	f7ff fe51 	bl	8009928 <__multadd>
 8009c86:	4607      	mov	r7, r0
 8009c88:	10ad      	asrs	r5, r5, #2
 8009c8a:	d03d      	beq.n	8009d08 <__pow5mult+0xa0>
 8009c8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009c8e:	b97c      	cbnz	r4, 8009cb0 <__pow5mult+0x48>
 8009c90:	2010      	movs	r0, #16
 8009c92:	f7ff fdcd 	bl	8009830 <malloc>
 8009c96:	4602      	mov	r2, r0
 8009c98:	6270      	str	r0, [r6, #36]	; 0x24
 8009c9a:	b928      	cbnz	r0, 8009ca8 <__pow5mult+0x40>
 8009c9c:	4b1d      	ldr	r3, [pc, #116]	; (8009d14 <__pow5mult+0xac>)
 8009c9e:	481e      	ldr	r0, [pc, #120]	; (8009d18 <__pow5mult+0xb0>)
 8009ca0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ca4:	f000 fd98 	bl	800a7d8 <__assert_func>
 8009ca8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009cac:	6004      	str	r4, [r0, #0]
 8009cae:	60c4      	str	r4, [r0, #12]
 8009cb0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009cb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009cb8:	b94c      	cbnz	r4, 8009cce <__pow5mult+0x66>
 8009cba:	f240 2171 	movw	r1, #625	; 0x271
 8009cbe:	4630      	mov	r0, r6
 8009cc0:	f7ff ff12 	bl	8009ae8 <__i2b>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009cca:	4604      	mov	r4, r0
 8009ccc:	6003      	str	r3, [r0, #0]
 8009cce:	f04f 0900 	mov.w	r9, #0
 8009cd2:	07eb      	lsls	r3, r5, #31
 8009cd4:	d50a      	bpl.n	8009cec <__pow5mult+0x84>
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	4622      	mov	r2, r4
 8009cda:	4630      	mov	r0, r6
 8009cdc:	f7ff ff1a 	bl	8009b14 <__multiply>
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	4680      	mov	r8, r0
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	f7ff fdfd 	bl	80098e4 <_Bfree>
 8009cea:	4647      	mov	r7, r8
 8009cec:	106d      	asrs	r5, r5, #1
 8009cee:	d00b      	beq.n	8009d08 <__pow5mult+0xa0>
 8009cf0:	6820      	ldr	r0, [r4, #0]
 8009cf2:	b938      	cbnz	r0, 8009d04 <__pow5mult+0x9c>
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f7ff ff0b 	bl	8009b14 <__multiply>
 8009cfe:	6020      	str	r0, [r4, #0]
 8009d00:	f8c0 9000 	str.w	r9, [r0]
 8009d04:	4604      	mov	r4, r0
 8009d06:	e7e4      	b.n	8009cd2 <__pow5mult+0x6a>
 8009d08:	4638      	mov	r0, r7
 8009d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d0e:	bf00      	nop
 8009d10:	0800c358 	.word	0x0800c358
 8009d14:	0800c0a6 	.word	0x0800c0a6
 8009d18:	0800c208 	.word	0x0800c208

08009d1c <__lshift>:
 8009d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d20:	460c      	mov	r4, r1
 8009d22:	6849      	ldr	r1, [r1, #4]
 8009d24:	6923      	ldr	r3, [r4, #16]
 8009d26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d2a:	68a3      	ldr	r3, [r4, #8]
 8009d2c:	4607      	mov	r7, r0
 8009d2e:	4691      	mov	r9, r2
 8009d30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d34:	f108 0601 	add.w	r6, r8, #1
 8009d38:	42b3      	cmp	r3, r6
 8009d3a:	db0b      	blt.n	8009d54 <__lshift+0x38>
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	f7ff fd91 	bl	8009864 <_Balloc>
 8009d42:	4605      	mov	r5, r0
 8009d44:	b948      	cbnz	r0, 8009d5a <__lshift+0x3e>
 8009d46:	4602      	mov	r2, r0
 8009d48:	4b2a      	ldr	r3, [pc, #168]	; (8009df4 <__lshift+0xd8>)
 8009d4a:	482b      	ldr	r0, [pc, #172]	; (8009df8 <__lshift+0xdc>)
 8009d4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009d50:	f000 fd42 	bl	800a7d8 <__assert_func>
 8009d54:	3101      	adds	r1, #1
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	e7ee      	b.n	8009d38 <__lshift+0x1c>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	f100 0114 	add.w	r1, r0, #20
 8009d60:	f100 0210 	add.w	r2, r0, #16
 8009d64:	4618      	mov	r0, r3
 8009d66:	4553      	cmp	r3, sl
 8009d68:	db37      	blt.n	8009dda <__lshift+0xbe>
 8009d6a:	6920      	ldr	r0, [r4, #16]
 8009d6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d70:	f104 0314 	add.w	r3, r4, #20
 8009d74:	f019 091f 	ands.w	r9, r9, #31
 8009d78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d80:	d02f      	beq.n	8009de2 <__lshift+0xc6>
 8009d82:	f1c9 0e20 	rsb	lr, r9, #32
 8009d86:	468a      	mov	sl, r1
 8009d88:	f04f 0c00 	mov.w	ip, #0
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	fa02 f209 	lsl.w	r2, r2, r9
 8009d92:	ea42 020c 	orr.w	r2, r2, ip
 8009d96:	f84a 2b04 	str.w	r2, [sl], #4
 8009d9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d9e:	4298      	cmp	r0, r3
 8009da0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009da4:	d8f2      	bhi.n	8009d8c <__lshift+0x70>
 8009da6:	1b03      	subs	r3, r0, r4
 8009da8:	3b15      	subs	r3, #21
 8009daa:	f023 0303 	bic.w	r3, r3, #3
 8009dae:	3304      	adds	r3, #4
 8009db0:	f104 0215 	add.w	r2, r4, #21
 8009db4:	4290      	cmp	r0, r2
 8009db6:	bf38      	it	cc
 8009db8:	2304      	movcc	r3, #4
 8009dba:	f841 c003 	str.w	ip, [r1, r3]
 8009dbe:	f1bc 0f00 	cmp.w	ip, #0
 8009dc2:	d001      	beq.n	8009dc8 <__lshift+0xac>
 8009dc4:	f108 0602 	add.w	r6, r8, #2
 8009dc8:	3e01      	subs	r6, #1
 8009dca:	4638      	mov	r0, r7
 8009dcc:	612e      	str	r6, [r5, #16]
 8009dce:	4621      	mov	r1, r4
 8009dd0:	f7ff fd88 	bl	80098e4 <_Bfree>
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dda:	f842 0f04 	str.w	r0, [r2, #4]!
 8009dde:	3301      	adds	r3, #1
 8009de0:	e7c1      	b.n	8009d66 <__lshift+0x4a>
 8009de2:	3904      	subs	r1, #4
 8009de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009de8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009dec:	4298      	cmp	r0, r3
 8009dee:	d8f9      	bhi.n	8009de4 <__lshift+0xc8>
 8009df0:	e7ea      	b.n	8009dc8 <__lshift+0xac>
 8009df2:	bf00      	nop
 8009df4:	0800c118 	.word	0x0800c118
 8009df8:	0800c208 	.word	0x0800c208

08009dfc <__mcmp>:
 8009dfc:	b530      	push	{r4, r5, lr}
 8009dfe:	6902      	ldr	r2, [r0, #16]
 8009e00:	690c      	ldr	r4, [r1, #16]
 8009e02:	1b12      	subs	r2, r2, r4
 8009e04:	d10e      	bne.n	8009e24 <__mcmp+0x28>
 8009e06:	f100 0314 	add.w	r3, r0, #20
 8009e0a:	3114      	adds	r1, #20
 8009e0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009e10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009e14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009e18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009e1c:	42a5      	cmp	r5, r4
 8009e1e:	d003      	beq.n	8009e28 <__mcmp+0x2c>
 8009e20:	d305      	bcc.n	8009e2e <__mcmp+0x32>
 8009e22:	2201      	movs	r2, #1
 8009e24:	4610      	mov	r0, r2
 8009e26:	bd30      	pop	{r4, r5, pc}
 8009e28:	4283      	cmp	r3, r0
 8009e2a:	d3f3      	bcc.n	8009e14 <__mcmp+0x18>
 8009e2c:	e7fa      	b.n	8009e24 <__mcmp+0x28>
 8009e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e32:	e7f7      	b.n	8009e24 <__mcmp+0x28>

08009e34 <__mdiff>:
 8009e34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e38:	460c      	mov	r4, r1
 8009e3a:	4606      	mov	r6, r0
 8009e3c:	4611      	mov	r1, r2
 8009e3e:	4620      	mov	r0, r4
 8009e40:	4690      	mov	r8, r2
 8009e42:	f7ff ffdb 	bl	8009dfc <__mcmp>
 8009e46:	1e05      	subs	r5, r0, #0
 8009e48:	d110      	bne.n	8009e6c <__mdiff+0x38>
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f7ff fd09 	bl	8009864 <_Balloc>
 8009e52:	b930      	cbnz	r0, 8009e62 <__mdiff+0x2e>
 8009e54:	4b3a      	ldr	r3, [pc, #232]	; (8009f40 <__mdiff+0x10c>)
 8009e56:	4602      	mov	r2, r0
 8009e58:	f240 2132 	movw	r1, #562	; 0x232
 8009e5c:	4839      	ldr	r0, [pc, #228]	; (8009f44 <__mdiff+0x110>)
 8009e5e:	f000 fcbb 	bl	800a7d8 <__assert_func>
 8009e62:	2301      	movs	r3, #1
 8009e64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6c:	bfa4      	itt	ge
 8009e6e:	4643      	movge	r3, r8
 8009e70:	46a0      	movge	r8, r4
 8009e72:	4630      	mov	r0, r6
 8009e74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009e78:	bfa6      	itte	ge
 8009e7a:	461c      	movge	r4, r3
 8009e7c:	2500      	movge	r5, #0
 8009e7e:	2501      	movlt	r5, #1
 8009e80:	f7ff fcf0 	bl	8009864 <_Balloc>
 8009e84:	b920      	cbnz	r0, 8009e90 <__mdiff+0x5c>
 8009e86:	4b2e      	ldr	r3, [pc, #184]	; (8009f40 <__mdiff+0x10c>)
 8009e88:	4602      	mov	r2, r0
 8009e8a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009e8e:	e7e5      	b.n	8009e5c <__mdiff+0x28>
 8009e90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009e94:	6926      	ldr	r6, [r4, #16]
 8009e96:	60c5      	str	r5, [r0, #12]
 8009e98:	f104 0914 	add.w	r9, r4, #20
 8009e9c:	f108 0514 	add.w	r5, r8, #20
 8009ea0:	f100 0e14 	add.w	lr, r0, #20
 8009ea4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009ea8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009eac:	f108 0210 	add.w	r2, r8, #16
 8009eb0:	46f2      	mov	sl, lr
 8009eb2:	2100      	movs	r1, #0
 8009eb4:	f859 3b04 	ldr.w	r3, [r9], #4
 8009eb8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009ebc:	fa1f f883 	uxth.w	r8, r3
 8009ec0:	fa11 f18b 	uxtah	r1, r1, fp
 8009ec4:	0c1b      	lsrs	r3, r3, #16
 8009ec6:	eba1 0808 	sub.w	r8, r1, r8
 8009eca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009ece:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009ed2:	fa1f f888 	uxth.w	r8, r8
 8009ed6:	1419      	asrs	r1, r3, #16
 8009ed8:	454e      	cmp	r6, r9
 8009eda:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009ede:	f84a 3b04 	str.w	r3, [sl], #4
 8009ee2:	d8e7      	bhi.n	8009eb4 <__mdiff+0x80>
 8009ee4:	1b33      	subs	r3, r6, r4
 8009ee6:	3b15      	subs	r3, #21
 8009ee8:	f023 0303 	bic.w	r3, r3, #3
 8009eec:	3304      	adds	r3, #4
 8009eee:	3415      	adds	r4, #21
 8009ef0:	42a6      	cmp	r6, r4
 8009ef2:	bf38      	it	cc
 8009ef4:	2304      	movcc	r3, #4
 8009ef6:	441d      	add	r5, r3
 8009ef8:	4473      	add	r3, lr
 8009efa:	469e      	mov	lr, r3
 8009efc:	462e      	mov	r6, r5
 8009efe:	4566      	cmp	r6, ip
 8009f00:	d30e      	bcc.n	8009f20 <__mdiff+0xec>
 8009f02:	f10c 0203 	add.w	r2, ip, #3
 8009f06:	1b52      	subs	r2, r2, r5
 8009f08:	f022 0203 	bic.w	r2, r2, #3
 8009f0c:	3d03      	subs	r5, #3
 8009f0e:	45ac      	cmp	ip, r5
 8009f10:	bf38      	it	cc
 8009f12:	2200      	movcc	r2, #0
 8009f14:	441a      	add	r2, r3
 8009f16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009f1a:	b17b      	cbz	r3, 8009f3c <__mdiff+0x108>
 8009f1c:	6107      	str	r7, [r0, #16]
 8009f1e:	e7a3      	b.n	8009e68 <__mdiff+0x34>
 8009f20:	f856 8b04 	ldr.w	r8, [r6], #4
 8009f24:	fa11 f288 	uxtah	r2, r1, r8
 8009f28:	1414      	asrs	r4, r2, #16
 8009f2a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009f2e:	b292      	uxth	r2, r2
 8009f30:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009f34:	f84e 2b04 	str.w	r2, [lr], #4
 8009f38:	1421      	asrs	r1, r4, #16
 8009f3a:	e7e0      	b.n	8009efe <__mdiff+0xca>
 8009f3c:	3f01      	subs	r7, #1
 8009f3e:	e7ea      	b.n	8009f16 <__mdiff+0xe2>
 8009f40:	0800c118 	.word	0x0800c118
 8009f44:	0800c208 	.word	0x0800c208

08009f48 <__ulp>:
 8009f48:	b082      	sub	sp, #8
 8009f4a:	ed8d 0b00 	vstr	d0, [sp]
 8009f4e:	9b01      	ldr	r3, [sp, #4]
 8009f50:	4912      	ldr	r1, [pc, #72]	; (8009f9c <__ulp+0x54>)
 8009f52:	4019      	ands	r1, r3
 8009f54:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009f58:	2900      	cmp	r1, #0
 8009f5a:	dd05      	ble.n	8009f68 <__ulp+0x20>
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	ec43 2b10 	vmov	d0, r2, r3
 8009f64:	b002      	add	sp, #8
 8009f66:	4770      	bx	lr
 8009f68:	4249      	negs	r1, r1
 8009f6a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009f6e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009f72:	f04f 0200 	mov.w	r2, #0
 8009f76:	f04f 0300 	mov.w	r3, #0
 8009f7a:	da04      	bge.n	8009f86 <__ulp+0x3e>
 8009f7c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009f80:	fa41 f300 	asr.w	r3, r1, r0
 8009f84:	e7ec      	b.n	8009f60 <__ulp+0x18>
 8009f86:	f1a0 0114 	sub.w	r1, r0, #20
 8009f8a:	291e      	cmp	r1, #30
 8009f8c:	bfda      	itte	le
 8009f8e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009f92:	fa20 f101 	lsrle.w	r1, r0, r1
 8009f96:	2101      	movgt	r1, #1
 8009f98:	460a      	mov	r2, r1
 8009f9a:	e7e1      	b.n	8009f60 <__ulp+0x18>
 8009f9c:	7ff00000 	.word	0x7ff00000

08009fa0 <__b2d>:
 8009fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa2:	6905      	ldr	r5, [r0, #16]
 8009fa4:	f100 0714 	add.w	r7, r0, #20
 8009fa8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009fac:	1f2e      	subs	r6, r5, #4
 8009fae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	f7ff fd48 	bl	8009a48 <__hi0bits>
 8009fb8:	f1c0 0320 	rsb	r3, r0, #32
 8009fbc:	280a      	cmp	r0, #10
 8009fbe:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a03c <__b2d+0x9c>
 8009fc2:	600b      	str	r3, [r1, #0]
 8009fc4:	dc14      	bgt.n	8009ff0 <__b2d+0x50>
 8009fc6:	f1c0 0e0b 	rsb	lr, r0, #11
 8009fca:	fa24 f10e 	lsr.w	r1, r4, lr
 8009fce:	42b7      	cmp	r7, r6
 8009fd0:	ea41 030c 	orr.w	r3, r1, ip
 8009fd4:	bf34      	ite	cc
 8009fd6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009fda:	2100      	movcs	r1, #0
 8009fdc:	3015      	adds	r0, #21
 8009fde:	fa04 f000 	lsl.w	r0, r4, r0
 8009fe2:	fa21 f10e 	lsr.w	r1, r1, lr
 8009fe6:	ea40 0201 	orr.w	r2, r0, r1
 8009fea:	ec43 2b10 	vmov	d0, r2, r3
 8009fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ff0:	42b7      	cmp	r7, r6
 8009ff2:	bf3a      	itte	cc
 8009ff4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009ff8:	f1a5 0608 	subcc.w	r6, r5, #8
 8009ffc:	2100      	movcs	r1, #0
 8009ffe:	380b      	subs	r0, #11
 800a000:	d017      	beq.n	800a032 <__b2d+0x92>
 800a002:	f1c0 0c20 	rsb	ip, r0, #32
 800a006:	fa04 f500 	lsl.w	r5, r4, r0
 800a00a:	42be      	cmp	r6, r7
 800a00c:	fa21 f40c 	lsr.w	r4, r1, ip
 800a010:	ea45 0504 	orr.w	r5, r5, r4
 800a014:	bf8c      	ite	hi
 800a016:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a01a:	2400      	movls	r4, #0
 800a01c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a020:	fa01 f000 	lsl.w	r0, r1, r0
 800a024:	fa24 f40c 	lsr.w	r4, r4, ip
 800a028:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a02c:	ea40 0204 	orr.w	r2, r0, r4
 800a030:	e7db      	b.n	8009fea <__b2d+0x4a>
 800a032:	ea44 030c 	orr.w	r3, r4, ip
 800a036:	460a      	mov	r2, r1
 800a038:	e7d7      	b.n	8009fea <__b2d+0x4a>
 800a03a:	bf00      	nop
 800a03c:	3ff00000 	.word	0x3ff00000

0800a040 <__d2b>:
 800a040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a044:	4689      	mov	r9, r1
 800a046:	2101      	movs	r1, #1
 800a048:	ec57 6b10 	vmov	r6, r7, d0
 800a04c:	4690      	mov	r8, r2
 800a04e:	f7ff fc09 	bl	8009864 <_Balloc>
 800a052:	4604      	mov	r4, r0
 800a054:	b930      	cbnz	r0, 800a064 <__d2b+0x24>
 800a056:	4602      	mov	r2, r0
 800a058:	4b25      	ldr	r3, [pc, #148]	; (800a0f0 <__d2b+0xb0>)
 800a05a:	4826      	ldr	r0, [pc, #152]	; (800a0f4 <__d2b+0xb4>)
 800a05c:	f240 310a 	movw	r1, #778	; 0x30a
 800a060:	f000 fbba 	bl	800a7d8 <__assert_func>
 800a064:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a06c:	bb35      	cbnz	r5, 800a0bc <__d2b+0x7c>
 800a06e:	2e00      	cmp	r6, #0
 800a070:	9301      	str	r3, [sp, #4]
 800a072:	d028      	beq.n	800a0c6 <__d2b+0x86>
 800a074:	4668      	mov	r0, sp
 800a076:	9600      	str	r6, [sp, #0]
 800a078:	f7ff fd06 	bl	8009a88 <__lo0bits>
 800a07c:	9900      	ldr	r1, [sp, #0]
 800a07e:	b300      	cbz	r0, 800a0c2 <__d2b+0x82>
 800a080:	9a01      	ldr	r2, [sp, #4]
 800a082:	f1c0 0320 	rsb	r3, r0, #32
 800a086:	fa02 f303 	lsl.w	r3, r2, r3
 800a08a:	430b      	orrs	r3, r1
 800a08c:	40c2      	lsrs	r2, r0
 800a08e:	6163      	str	r3, [r4, #20]
 800a090:	9201      	str	r2, [sp, #4]
 800a092:	9b01      	ldr	r3, [sp, #4]
 800a094:	61a3      	str	r3, [r4, #24]
 800a096:	2b00      	cmp	r3, #0
 800a098:	bf14      	ite	ne
 800a09a:	2202      	movne	r2, #2
 800a09c:	2201      	moveq	r2, #1
 800a09e:	6122      	str	r2, [r4, #16]
 800a0a0:	b1d5      	cbz	r5, 800a0d8 <__d2b+0x98>
 800a0a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a0a6:	4405      	add	r5, r0
 800a0a8:	f8c9 5000 	str.w	r5, [r9]
 800a0ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a0b0:	f8c8 0000 	str.w	r0, [r8]
 800a0b4:	4620      	mov	r0, r4
 800a0b6:	b003      	add	sp, #12
 800a0b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0c0:	e7d5      	b.n	800a06e <__d2b+0x2e>
 800a0c2:	6161      	str	r1, [r4, #20]
 800a0c4:	e7e5      	b.n	800a092 <__d2b+0x52>
 800a0c6:	a801      	add	r0, sp, #4
 800a0c8:	f7ff fcde 	bl	8009a88 <__lo0bits>
 800a0cc:	9b01      	ldr	r3, [sp, #4]
 800a0ce:	6163      	str	r3, [r4, #20]
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	6122      	str	r2, [r4, #16]
 800a0d4:	3020      	adds	r0, #32
 800a0d6:	e7e3      	b.n	800a0a0 <__d2b+0x60>
 800a0d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a0e0:	f8c9 0000 	str.w	r0, [r9]
 800a0e4:	6918      	ldr	r0, [r3, #16]
 800a0e6:	f7ff fcaf 	bl	8009a48 <__hi0bits>
 800a0ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0ee:	e7df      	b.n	800a0b0 <__d2b+0x70>
 800a0f0:	0800c118 	.word	0x0800c118
 800a0f4:	0800c208 	.word	0x0800c208

0800a0f8 <__ratio>:
 800a0f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0fc:	4688      	mov	r8, r1
 800a0fe:	4669      	mov	r1, sp
 800a100:	4681      	mov	r9, r0
 800a102:	f7ff ff4d 	bl	8009fa0 <__b2d>
 800a106:	a901      	add	r1, sp, #4
 800a108:	4640      	mov	r0, r8
 800a10a:	ec55 4b10 	vmov	r4, r5, d0
 800a10e:	f7ff ff47 	bl	8009fa0 <__b2d>
 800a112:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a116:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a11a:	eba3 0c02 	sub.w	ip, r3, r2
 800a11e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a122:	1a9b      	subs	r3, r3, r2
 800a124:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a128:	ec51 0b10 	vmov	r0, r1, d0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	bfd6      	itet	le
 800a130:	460a      	movle	r2, r1
 800a132:	462a      	movgt	r2, r5
 800a134:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a138:	468b      	mov	fp, r1
 800a13a:	462f      	mov	r7, r5
 800a13c:	bfd4      	ite	le
 800a13e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a142:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a146:	4620      	mov	r0, r4
 800a148:	ee10 2a10 	vmov	r2, s0
 800a14c:	465b      	mov	r3, fp
 800a14e:	4639      	mov	r1, r7
 800a150:	f7f6 fb9c 	bl	800088c <__aeabi_ddiv>
 800a154:	ec41 0b10 	vmov	d0, r0, r1
 800a158:	b003      	add	sp, #12
 800a15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a15e <__copybits>:
 800a15e:	3901      	subs	r1, #1
 800a160:	b570      	push	{r4, r5, r6, lr}
 800a162:	1149      	asrs	r1, r1, #5
 800a164:	6914      	ldr	r4, [r2, #16]
 800a166:	3101      	adds	r1, #1
 800a168:	f102 0314 	add.w	r3, r2, #20
 800a16c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a170:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a174:	1f05      	subs	r5, r0, #4
 800a176:	42a3      	cmp	r3, r4
 800a178:	d30c      	bcc.n	800a194 <__copybits+0x36>
 800a17a:	1aa3      	subs	r3, r4, r2
 800a17c:	3b11      	subs	r3, #17
 800a17e:	f023 0303 	bic.w	r3, r3, #3
 800a182:	3211      	adds	r2, #17
 800a184:	42a2      	cmp	r2, r4
 800a186:	bf88      	it	hi
 800a188:	2300      	movhi	r3, #0
 800a18a:	4418      	add	r0, r3
 800a18c:	2300      	movs	r3, #0
 800a18e:	4288      	cmp	r0, r1
 800a190:	d305      	bcc.n	800a19e <__copybits+0x40>
 800a192:	bd70      	pop	{r4, r5, r6, pc}
 800a194:	f853 6b04 	ldr.w	r6, [r3], #4
 800a198:	f845 6f04 	str.w	r6, [r5, #4]!
 800a19c:	e7eb      	b.n	800a176 <__copybits+0x18>
 800a19e:	f840 3b04 	str.w	r3, [r0], #4
 800a1a2:	e7f4      	b.n	800a18e <__copybits+0x30>

0800a1a4 <__any_on>:
 800a1a4:	f100 0214 	add.w	r2, r0, #20
 800a1a8:	6900      	ldr	r0, [r0, #16]
 800a1aa:	114b      	asrs	r3, r1, #5
 800a1ac:	4298      	cmp	r0, r3
 800a1ae:	b510      	push	{r4, lr}
 800a1b0:	db11      	blt.n	800a1d6 <__any_on+0x32>
 800a1b2:	dd0a      	ble.n	800a1ca <__any_on+0x26>
 800a1b4:	f011 011f 	ands.w	r1, r1, #31
 800a1b8:	d007      	beq.n	800a1ca <__any_on+0x26>
 800a1ba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a1be:	fa24 f001 	lsr.w	r0, r4, r1
 800a1c2:	fa00 f101 	lsl.w	r1, r0, r1
 800a1c6:	428c      	cmp	r4, r1
 800a1c8:	d10b      	bne.n	800a1e2 <__any_on+0x3e>
 800a1ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d803      	bhi.n	800a1da <__any_on+0x36>
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	bd10      	pop	{r4, pc}
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	e7f7      	b.n	800a1ca <__any_on+0x26>
 800a1da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1de:	2900      	cmp	r1, #0
 800a1e0:	d0f5      	beq.n	800a1ce <__any_on+0x2a>
 800a1e2:	2001      	movs	r0, #1
 800a1e4:	e7f6      	b.n	800a1d4 <__any_on+0x30>

0800a1e6 <_calloc_r>:
 800a1e6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1e8:	fba1 2402 	umull	r2, r4, r1, r2
 800a1ec:	b94c      	cbnz	r4, 800a202 <_calloc_r+0x1c>
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	9201      	str	r2, [sp, #4]
 800a1f2:	f000 f87b 	bl	800a2ec <_malloc_r>
 800a1f6:	9a01      	ldr	r2, [sp, #4]
 800a1f8:	4605      	mov	r5, r0
 800a1fa:	b930      	cbnz	r0, 800a20a <_calloc_r+0x24>
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	b003      	add	sp, #12
 800a200:	bd30      	pop	{r4, r5, pc}
 800a202:	220c      	movs	r2, #12
 800a204:	6002      	str	r2, [r0, #0]
 800a206:	2500      	movs	r5, #0
 800a208:	e7f8      	b.n	800a1fc <_calloc_r+0x16>
 800a20a:	4621      	mov	r1, r4
 800a20c:	f7fc f974 	bl	80064f8 <memset>
 800a210:	e7f4      	b.n	800a1fc <_calloc_r+0x16>
	...

0800a214 <_free_r>:
 800a214:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a216:	2900      	cmp	r1, #0
 800a218:	d044      	beq.n	800a2a4 <_free_r+0x90>
 800a21a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a21e:	9001      	str	r0, [sp, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	f1a1 0404 	sub.w	r4, r1, #4
 800a226:	bfb8      	it	lt
 800a228:	18e4      	addlt	r4, r4, r3
 800a22a:	f000 fb41 	bl	800a8b0 <__malloc_lock>
 800a22e:	4a1e      	ldr	r2, [pc, #120]	; (800a2a8 <_free_r+0x94>)
 800a230:	9801      	ldr	r0, [sp, #4]
 800a232:	6813      	ldr	r3, [r2, #0]
 800a234:	b933      	cbnz	r3, 800a244 <_free_r+0x30>
 800a236:	6063      	str	r3, [r4, #4]
 800a238:	6014      	str	r4, [r2, #0]
 800a23a:	b003      	add	sp, #12
 800a23c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a240:	f000 bb3c 	b.w	800a8bc <__malloc_unlock>
 800a244:	42a3      	cmp	r3, r4
 800a246:	d908      	bls.n	800a25a <_free_r+0x46>
 800a248:	6825      	ldr	r5, [r4, #0]
 800a24a:	1961      	adds	r1, r4, r5
 800a24c:	428b      	cmp	r3, r1
 800a24e:	bf01      	itttt	eq
 800a250:	6819      	ldreq	r1, [r3, #0]
 800a252:	685b      	ldreq	r3, [r3, #4]
 800a254:	1949      	addeq	r1, r1, r5
 800a256:	6021      	streq	r1, [r4, #0]
 800a258:	e7ed      	b.n	800a236 <_free_r+0x22>
 800a25a:	461a      	mov	r2, r3
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	b10b      	cbz	r3, 800a264 <_free_r+0x50>
 800a260:	42a3      	cmp	r3, r4
 800a262:	d9fa      	bls.n	800a25a <_free_r+0x46>
 800a264:	6811      	ldr	r1, [r2, #0]
 800a266:	1855      	adds	r5, r2, r1
 800a268:	42a5      	cmp	r5, r4
 800a26a:	d10b      	bne.n	800a284 <_free_r+0x70>
 800a26c:	6824      	ldr	r4, [r4, #0]
 800a26e:	4421      	add	r1, r4
 800a270:	1854      	adds	r4, r2, r1
 800a272:	42a3      	cmp	r3, r4
 800a274:	6011      	str	r1, [r2, #0]
 800a276:	d1e0      	bne.n	800a23a <_free_r+0x26>
 800a278:	681c      	ldr	r4, [r3, #0]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	6053      	str	r3, [r2, #4]
 800a27e:	4421      	add	r1, r4
 800a280:	6011      	str	r1, [r2, #0]
 800a282:	e7da      	b.n	800a23a <_free_r+0x26>
 800a284:	d902      	bls.n	800a28c <_free_r+0x78>
 800a286:	230c      	movs	r3, #12
 800a288:	6003      	str	r3, [r0, #0]
 800a28a:	e7d6      	b.n	800a23a <_free_r+0x26>
 800a28c:	6825      	ldr	r5, [r4, #0]
 800a28e:	1961      	adds	r1, r4, r5
 800a290:	428b      	cmp	r3, r1
 800a292:	bf04      	itt	eq
 800a294:	6819      	ldreq	r1, [r3, #0]
 800a296:	685b      	ldreq	r3, [r3, #4]
 800a298:	6063      	str	r3, [r4, #4]
 800a29a:	bf04      	itt	eq
 800a29c:	1949      	addeq	r1, r1, r5
 800a29e:	6021      	streq	r1, [r4, #0]
 800a2a0:	6054      	str	r4, [r2, #4]
 800a2a2:	e7ca      	b.n	800a23a <_free_r+0x26>
 800a2a4:	b003      	add	sp, #12
 800a2a6:	bd30      	pop	{r4, r5, pc}
 800a2a8:	20000904 	.word	0x20000904

0800a2ac <sbrk_aligned>:
 800a2ac:	b570      	push	{r4, r5, r6, lr}
 800a2ae:	4e0e      	ldr	r6, [pc, #56]	; (800a2e8 <sbrk_aligned+0x3c>)
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	6831      	ldr	r1, [r6, #0]
 800a2b4:	4605      	mov	r5, r0
 800a2b6:	b911      	cbnz	r1, 800a2be <sbrk_aligned+0x12>
 800a2b8:	f000 fa1a 	bl	800a6f0 <_sbrk_r>
 800a2bc:	6030      	str	r0, [r6, #0]
 800a2be:	4621      	mov	r1, r4
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	f000 fa15 	bl	800a6f0 <_sbrk_r>
 800a2c6:	1c43      	adds	r3, r0, #1
 800a2c8:	d00a      	beq.n	800a2e0 <sbrk_aligned+0x34>
 800a2ca:	1cc4      	adds	r4, r0, #3
 800a2cc:	f024 0403 	bic.w	r4, r4, #3
 800a2d0:	42a0      	cmp	r0, r4
 800a2d2:	d007      	beq.n	800a2e4 <sbrk_aligned+0x38>
 800a2d4:	1a21      	subs	r1, r4, r0
 800a2d6:	4628      	mov	r0, r5
 800a2d8:	f000 fa0a 	bl	800a6f0 <_sbrk_r>
 800a2dc:	3001      	adds	r0, #1
 800a2de:	d101      	bne.n	800a2e4 <sbrk_aligned+0x38>
 800a2e0:	f04f 34ff 	mov.w	r4, #4294967295
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	bd70      	pop	{r4, r5, r6, pc}
 800a2e8:	20000908 	.word	0x20000908

0800a2ec <_malloc_r>:
 800a2ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f0:	1ccd      	adds	r5, r1, #3
 800a2f2:	f025 0503 	bic.w	r5, r5, #3
 800a2f6:	3508      	adds	r5, #8
 800a2f8:	2d0c      	cmp	r5, #12
 800a2fa:	bf38      	it	cc
 800a2fc:	250c      	movcc	r5, #12
 800a2fe:	2d00      	cmp	r5, #0
 800a300:	4607      	mov	r7, r0
 800a302:	db01      	blt.n	800a308 <_malloc_r+0x1c>
 800a304:	42a9      	cmp	r1, r5
 800a306:	d905      	bls.n	800a314 <_malloc_r+0x28>
 800a308:	230c      	movs	r3, #12
 800a30a:	603b      	str	r3, [r7, #0]
 800a30c:	2600      	movs	r6, #0
 800a30e:	4630      	mov	r0, r6
 800a310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a314:	4e2e      	ldr	r6, [pc, #184]	; (800a3d0 <_malloc_r+0xe4>)
 800a316:	f000 facb 	bl	800a8b0 <__malloc_lock>
 800a31a:	6833      	ldr	r3, [r6, #0]
 800a31c:	461c      	mov	r4, r3
 800a31e:	bb34      	cbnz	r4, 800a36e <_malloc_r+0x82>
 800a320:	4629      	mov	r1, r5
 800a322:	4638      	mov	r0, r7
 800a324:	f7ff ffc2 	bl	800a2ac <sbrk_aligned>
 800a328:	1c43      	adds	r3, r0, #1
 800a32a:	4604      	mov	r4, r0
 800a32c:	d14d      	bne.n	800a3ca <_malloc_r+0xde>
 800a32e:	6834      	ldr	r4, [r6, #0]
 800a330:	4626      	mov	r6, r4
 800a332:	2e00      	cmp	r6, #0
 800a334:	d140      	bne.n	800a3b8 <_malloc_r+0xcc>
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	4631      	mov	r1, r6
 800a33a:	4638      	mov	r0, r7
 800a33c:	eb04 0803 	add.w	r8, r4, r3
 800a340:	f000 f9d6 	bl	800a6f0 <_sbrk_r>
 800a344:	4580      	cmp	r8, r0
 800a346:	d13a      	bne.n	800a3be <_malloc_r+0xd2>
 800a348:	6821      	ldr	r1, [r4, #0]
 800a34a:	3503      	adds	r5, #3
 800a34c:	1a6d      	subs	r5, r5, r1
 800a34e:	f025 0503 	bic.w	r5, r5, #3
 800a352:	3508      	adds	r5, #8
 800a354:	2d0c      	cmp	r5, #12
 800a356:	bf38      	it	cc
 800a358:	250c      	movcc	r5, #12
 800a35a:	4629      	mov	r1, r5
 800a35c:	4638      	mov	r0, r7
 800a35e:	f7ff ffa5 	bl	800a2ac <sbrk_aligned>
 800a362:	3001      	adds	r0, #1
 800a364:	d02b      	beq.n	800a3be <_malloc_r+0xd2>
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	442b      	add	r3, r5
 800a36a:	6023      	str	r3, [r4, #0]
 800a36c:	e00e      	b.n	800a38c <_malloc_r+0xa0>
 800a36e:	6822      	ldr	r2, [r4, #0]
 800a370:	1b52      	subs	r2, r2, r5
 800a372:	d41e      	bmi.n	800a3b2 <_malloc_r+0xc6>
 800a374:	2a0b      	cmp	r2, #11
 800a376:	d916      	bls.n	800a3a6 <_malloc_r+0xba>
 800a378:	1961      	adds	r1, r4, r5
 800a37a:	42a3      	cmp	r3, r4
 800a37c:	6025      	str	r5, [r4, #0]
 800a37e:	bf18      	it	ne
 800a380:	6059      	strne	r1, [r3, #4]
 800a382:	6863      	ldr	r3, [r4, #4]
 800a384:	bf08      	it	eq
 800a386:	6031      	streq	r1, [r6, #0]
 800a388:	5162      	str	r2, [r4, r5]
 800a38a:	604b      	str	r3, [r1, #4]
 800a38c:	4638      	mov	r0, r7
 800a38e:	f104 060b 	add.w	r6, r4, #11
 800a392:	f000 fa93 	bl	800a8bc <__malloc_unlock>
 800a396:	f026 0607 	bic.w	r6, r6, #7
 800a39a:	1d23      	adds	r3, r4, #4
 800a39c:	1af2      	subs	r2, r6, r3
 800a39e:	d0b6      	beq.n	800a30e <_malloc_r+0x22>
 800a3a0:	1b9b      	subs	r3, r3, r6
 800a3a2:	50a3      	str	r3, [r4, r2]
 800a3a4:	e7b3      	b.n	800a30e <_malloc_r+0x22>
 800a3a6:	6862      	ldr	r2, [r4, #4]
 800a3a8:	42a3      	cmp	r3, r4
 800a3aa:	bf0c      	ite	eq
 800a3ac:	6032      	streq	r2, [r6, #0]
 800a3ae:	605a      	strne	r2, [r3, #4]
 800a3b0:	e7ec      	b.n	800a38c <_malloc_r+0xa0>
 800a3b2:	4623      	mov	r3, r4
 800a3b4:	6864      	ldr	r4, [r4, #4]
 800a3b6:	e7b2      	b.n	800a31e <_malloc_r+0x32>
 800a3b8:	4634      	mov	r4, r6
 800a3ba:	6876      	ldr	r6, [r6, #4]
 800a3bc:	e7b9      	b.n	800a332 <_malloc_r+0x46>
 800a3be:	230c      	movs	r3, #12
 800a3c0:	603b      	str	r3, [r7, #0]
 800a3c2:	4638      	mov	r0, r7
 800a3c4:	f000 fa7a 	bl	800a8bc <__malloc_unlock>
 800a3c8:	e7a1      	b.n	800a30e <_malloc_r+0x22>
 800a3ca:	6025      	str	r5, [r4, #0]
 800a3cc:	e7de      	b.n	800a38c <_malloc_r+0xa0>
 800a3ce:	bf00      	nop
 800a3d0:	20000904 	.word	0x20000904

0800a3d4 <__ssputs_r>:
 800a3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3d8:	688e      	ldr	r6, [r1, #8]
 800a3da:	429e      	cmp	r6, r3
 800a3dc:	4682      	mov	sl, r0
 800a3de:	460c      	mov	r4, r1
 800a3e0:	4690      	mov	r8, r2
 800a3e2:	461f      	mov	r7, r3
 800a3e4:	d838      	bhi.n	800a458 <__ssputs_r+0x84>
 800a3e6:	898a      	ldrh	r2, [r1, #12]
 800a3e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a3ec:	d032      	beq.n	800a454 <__ssputs_r+0x80>
 800a3ee:	6825      	ldr	r5, [r4, #0]
 800a3f0:	6909      	ldr	r1, [r1, #16]
 800a3f2:	eba5 0901 	sub.w	r9, r5, r1
 800a3f6:	6965      	ldr	r5, [r4, #20]
 800a3f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a3fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a400:	3301      	adds	r3, #1
 800a402:	444b      	add	r3, r9
 800a404:	106d      	asrs	r5, r5, #1
 800a406:	429d      	cmp	r5, r3
 800a408:	bf38      	it	cc
 800a40a:	461d      	movcc	r5, r3
 800a40c:	0553      	lsls	r3, r2, #21
 800a40e:	d531      	bpl.n	800a474 <__ssputs_r+0xa0>
 800a410:	4629      	mov	r1, r5
 800a412:	f7ff ff6b 	bl	800a2ec <_malloc_r>
 800a416:	4606      	mov	r6, r0
 800a418:	b950      	cbnz	r0, 800a430 <__ssputs_r+0x5c>
 800a41a:	230c      	movs	r3, #12
 800a41c:	f8ca 3000 	str.w	r3, [sl]
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a426:	81a3      	strh	r3, [r4, #12]
 800a428:	f04f 30ff 	mov.w	r0, #4294967295
 800a42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a430:	6921      	ldr	r1, [r4, #16]
 800a432:	464a      	mov	r2, r9
 800a434:	f7fc f852 	bl	80064dc <memcpy>
 800a438:	89a3      	ldrh	r3, [r4, #12]
 800a43a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a43e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a442:	81a3      	strh	r3, [r4, #12]
 800a444:	6126      	str	r6, [r4, #16]
 800a446:	6165      	str	r5, [r4, #20]
 800a448:	444e      	add	r6, r9
 800a44a:	eba5 0509 	sub.w	r5, r5, r9
 800a44e:	6026      	str	r6, [r4, #0]
 800a450:	60a5      	str	r5, [r4, #8]
 800a452:	463e      	mov	r6, r7
 800a454:	42be      	cmp	r6, r7
 800a456:	d900      	bls.n	800a45a <__ssputs_r+0x86>
 800a458:	463e      	mov	r6, r7
 800a45a:	6820      	ldr	r0, [r4, #0]
 800a45c:	4632      	mov	r2, r6
 800a45e:	4641      	mov	r1, r8
 800a460:	f000 fa0c 	bl	800a87c <memmove>
 800a464:	68a3      	ldr	r3, [r4, #8]
 800a466:	1b9b      	subs	r3, r3, r6
 800a468:	60a3      	str	r3, [r4, #8]
 800a46a:	6823      	ldr	r3, [r4, #0]
 800a46c:	4433      	add	r3, r6
 800a46e:	6023      	str	r3, [r4, #0]
 800a470:	2000      	movs	r0, #0
 800a472:	e7db      	b.n	800a42c <__ssputs_r+0x58>
 800a474:	462a      	mov	r2, r5
 800a476:	f000 fa27 	bl	800a8c8 <_realloc_r>
 800a47a:	4606      	mov	r6, r0
 800a47c:	2800      	cmp	r0, #0
 800a47e:	d1e1      	bne.n	800a444 <__ssputs_r+0x70>
 800a480:	6921      	ldr	r1, [r4, #16]
 800a482:	4650      	mov	r0, sl
 800a484:	f7ff fec6 	bl	800a214 <_free_r>
 800a488:	e7c7      	b.n	800a41a <__ssputs_r+0x46>
	...

0800a48c <_svfiprintf_r>:
 800a48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a490:	4698      	mov	r8, r3
 800a492:	898b      	ldrh	r3, [r1, #12]
 800a494:	061b      	lsls	r3, r3, #24
 800a496:	b09d      	sub	sp, #116	; 0x74
 800a498:	4607      	mov	r7, r0
 800a49a:	460d      	mov	r5, r1
 800a49c:	4614      	mov	r4, r2
 800a49e:	d50e      	bpl.n	800a4be <_svfiprintf_r+0x32>
 800a4a0:	690b      	ldr	r3, [r1, #16]
 800a4a2:	b963      	cbnz	r3, 800a4be <_svfiprintf_r+0x32>
 800a4a4:	2140      	movs	r1, #64	; 0x40
 800a4a6:	f7ff ff21 	bl	800a2ec <_malloc_r>
 800a4aa:	6028      	str	r0, [r5, #0]
 800a4ac:	6128      	str	r0, [r5, #16]
 800a4ae:	b920      	cbnz	r0, 800a4ba <_svfiprintf_r+0x2e>
 800a4b0:	230c      	movs	r3, #12
 800a4b2:	603b      	str	r3, [r7, #0]
 800a4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b8:	e0d1      	b.n	800a65e <_svfiprintf_r+0x1d2>
 800a4ba:	2340      	movs	r3, #64	; 0x40
 800a4bc:	616b      	str	r3, [r5, #20]
 800a4be:	2300      	movs	r3, #0
 800a4c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c2:	2320      	movs	r3, #32
 800a4c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4cc:	2330      	movs	r3, #48	; 0x30
 800a4ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a678 <_svfiprintf_r+0x1ec>
 800a4d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4d6:	f04f 0901 	mov.w	r9, #1
 800a4da:	4623      	mov	r3, r4
 800a4dc:	469a      	mov	sl, r3
 800a4de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4e2:	b10a      	cbz	r2, 800a4e8 <_svfiprintf_r+0x5c>
 800a4e4:	2a25      	cmp	r2, #37	; 0x25
 800a4e6:	d1f9      	bne.n	800a4dc <_svfiprintf_r+0x50>
 800a4e8:	ebba 0b04 	subs.w	fp, sl, r4
 800a4ec:	d00b      	beq.n	800a506 <_svfiprintf_r+0x7a>
 800a4ee:	465b      	mov	r3, fp
 800a4f0:	4622      	mov	r2, r4
 800a4f2:	4629      	mov	r1, r5
 800a4f4:	4638      	mov	r0, r7
 800a4f6:	f7ff ff6d 	bl	800a3d4 <__ssputs_r>
 800a4fa:	3001      	adds	r0, #1
 800a4fc:	f000 80aa 	beq.w	800a654 <_svfiprintf_r+0x1c8>
 800a500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a502:	445a      	add	r2, fp
 800a504:	9209      	str	r2, [sp, #36]	; 0x24
 800a506:	f89a 3000 	ldrb.w	r3, [sl]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	f000 80a2 	beq.w	800a654 <_svfiprintf_r+0x1c8>
 800a510:	2300      	movs	r3, #0
 800a512:	f04f 32ff 	mov.w	r2, #4294967295
 800a516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a51a:	f10a 0a01 	add.w	sl, sl, #1
 800a51e:	9304      	str	r3, [sp, #16]
 800a520:	9307      	str	r3, [sp, #28]
 800a522:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a526:	931a      	str	r3, [sp, #104]	; 0x68
 800a528:	4654      	mov	r4, sl
 800a52a:	2205      	movs	r2, #5
 800a52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a530:	4851      	ldr	r0, [pc, #324]	; (800a678 <_svfiprintf_r+0x1ec>)
 800a532:	f7f5 fe75 	bl	8000220 <memchr>
 800a536:	9a04      	ldr	r2, [sp, #16]
 800a538:	b9d8      	cbnz	r0, 800a572 <_svfiprintf_r+0xe6>
 800a53a:	06d0      	lsls	r0, r2, #27
 800a53c:	bf44      	itt	mi
 800a53e:	2320      	movmi	r3, #32
 800a540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a544:	0711      	lsls	r1, r2, #28
 800a546:	bf44      	itt	mi
 800a548:	232b      	movmi	r3, #43	; 0x2b
 800a54a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a54e:	f89a 3000 	ldrb.w	r3, [sl]
 800a552:	2b2a      	cmp	r3, #42	; 0x2a
 800a554:	d015      	beq.n	800a582 <_svfiprintf_r+0xf6>
 800a556:	9a07      	ldr	r2, [sp, #28]
 800a558:	4654      	mov	r4, sl
 800a55a:	2000      	movs	r0, #0
 800a55c:	f04f 0c0a 	mov.w	ip, #10
 800a560:	4621      	mov	r1, r4
 800a562:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a566:	3b30      	subs	r3, #48	; 0x30
 800a568:	2b09      	cmp	r3, #9
 800a56a:	d94e      	bls.n	800a60a <_svfiprintf_r+0x17e>
 800a56c:	b1b0      	cbz	r0, 800a59c <_svfiprintf_r+0x110>
 800a56e:	9207      	str	r2, [sp, #28]
 800a570:	e014      	b.n	800a59c <_svfiprintf_r+0x110>
 800a572:	eba0 0308 	sub.w	r3, r0, r8
 800a576:	fa09 f303 	lsl.w	r3, r9, r3
 800a57a:	4313      	orrs	r3, r2
 800a57c:	9304      	str	r3, [sp, #16]
 800a57e:	46a2      	mov	sl, r4
 800a580:	e7d2      	b.n	800a528 <_svfiprintf_r+0x9c>
 800a582:	9b03      	ldr	r3, [sp, #12]
 800a584:	1d19      	adds	r1, r3, #4
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	9103      	str	r1, [sp, #12]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	bfbb      	ittet	lt
 800a58e:	425b      	neglt	r3, r3
 800a590:	f042 0202 	orrlt.w	r2, r2, #2
 800a594:	9307      	strge	r3, [sp, #28]
 800a596:	9307      	strlt	r3, [sp, #28]
 800a598:	bfb8      	it	lt
 800a59a:	9204      	strlt	r2, [sp, #16]
 800a59c:	7823      	ldrb	r3, [r4, #0]
 800a59e:	2b2e      	cmp	r3, #46	; 0x2e
 800a5a0:	d10c      	bne.n	800a5bc <_svfiprintf_r+0x130>
 800a5a2:	7863      	ldrb	r3, [r4, #1]
 800a5a4:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a6:	d135      	bne.n	800a614 <_svfiprintf_r+0x188>
 800a5a8:	9b03      	ldr	r3, [sp, #12]
 800a5aa:	1d1a      	adds	r2, r3, #4
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	9203      	str	r2, [sp, #12]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	bfb8      	it	lt
 800a5b4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5b8:	3402      	adds	r4, #2
 800a5ba:	9305      	str	r3, [sp, #20]
 800a5bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a688 <_svfiprintf_r+0x1fc>
 800a5c0:	7821      	ldrb	r1, [r4, #0]
 800a5c2:	2203      	movs	r2, #3
 800a5c4:	4650      	mov	r0, sl
 800a5c6:	f7f5 fe2b 	bl	8000220 <memchr>
 800a5ca:	b140      	cbz	r0, 800a5de <_svfiprintf_r+0x152>
 800a5cc:	2340      	movs	r3, #64	; 0x40
 800a5ce:	eba0 000a 	sub.w	r0, r0, sl
 800a5d2:	fa03 f000 	lsl.w	r0, r3, r0
 800a5d6:	9b04      	ldr	r3, [sp, #16]
 800a5d8:	4303      	orrs	r3, r0
 800a5da:	3401      	adds	r4, #1
 800a5dc:	9304      	str	r3, [sp, #16]
 800a5de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5e2:	4826      	ldr	r0, [pc, #152]	; (800a67c <_svfiprintf_r+0x1f0>)
 800a5e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5e8:	2206      	movs	r2, #6
 800a5ea:	f7f5 fe19 	bl	8000220 <memchr>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	d038      	beq.n	800a664 <_svfiprintf_r+0x1d8>
 800a5f2:	4b23      	ldr	r3, [pc, #140]	; (800a680 <_svfiprintf_r+0x1f4>)
 800a5f4:	bb1b      	cbnz	r3, 800a63e <_svfiprintf_r+0x1b2>
 800a5f6:	9b03      	ldr	r3, [sp, #12]
 800a5f8:	3307      	adds	r3, #7
 800a5fa:	f023 0307 	bic.w	r3, r3, #7
 800a5fe:	3308      	adds	r3, #8
 800a600:	9303      	str	r3, [sp, #12]
 800a602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a604:	4433      	add	r3, r6
 800a606:	9309      	str	r3, [sp, #36]	; 0x24
 800a608:	e767      	b.n	800a4da <_svfiprintf_r+0x4e>
 800a60a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a60e:	460c      	mov	r4, r1
 800a610:	2001      	movs	r0, #1
 800a612:	e7a5      	b.n	800a560 <_svfiprintf_r+0xd4>
 800a614:	2300      	movs	r3, #0
 800a616:	3401      	adds	r4, #1
 800a618:	9305      	str	r3, [sp, #20]
 800a61a:	4619      	mov	r1, r3
 800a61c:	f04f 0c0a 	mov.w	ip, #10
 800a620:	4620      	mov	r0, r4
 800a622:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a626:	3a30      	subs	r2, #48	; 0x30
 800a628:	2a09      	cmp	r2, #9
 800a62a:	d903      	bls.n	800a634 <_svfiprintf_r+0x1a8>
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d0c5      	beq.n	800a5bc <_svfiprintf_r+0x130>
 800a630:	9105      	str	r1, [sp, #20]
 800a632:	e7c3      	b.n	800a5bc <_svfiprintf_r+0x130>
 800a634:	fb0c 2101 	mla	r1, ip, r1, r2
 800a638:	4604      	mov	r4, r0
 800a63a:	2301      	movs	r3, #1
 800a63c:	e7f0      	b.n	800a620 <_svfiprintf_r+0x194>
 800a63e:	ab03      	add	r3, sp, #12
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	462a      	mov	r2, r5
 800a644:	4b0f      	ldr	r3, [pc, #60]	; (800a684 <_svfiprintf_r+0x1f8>)
 800a646:	a904      	add	r1, sp, #16
 800a648:	4638      	mov	r0, r7
 800a64a:	f7fb fffd 	bl	8006648 <_printf_float>
 800a64e:	1c42      	adds	r2, r0, #1
 800a650:	4606      	mov	r6, r0
 800a652:	d1d6      	bne.n	800a602 <_svfiprintf_r+0x176>
 800a654:	89ab      	ldrh	r3, [r5, #12]
 800a656:	065b      	lsls	r3, r3, #25
 800a658:	f53f af2c 	bmi.w	800a4b4 <_svfiprintf_r+0x28>
 800a65c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a65e:	b01d      	add	sp, #116	; 0x74
 800a660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a664:	ab03      	add	r3, sp, #12
 800a666:	9300      	str	r3, [sp, #0]
 800a668:	462a      	mov	r2, r5
 800a66a:	4b06      	ldr	r3, [pc, #24]	; (800a684 <_svfiprintf_r+0x1f8>)
 800a66c:	a904      	add	r1, sp, #16
 800a66e:	4638      	mov	r0, r7
 800a670:	f7fc fa8e 	bl	8006b90 <_printf_i>
 800a674:	e7eb      	b.n	800a64e <_svfiprintf_r+0x1c2>
 800a676:	bf00      	nop
 800a678:	0800c364 	.word	0x0800c364
 800a67c:	0800c36e 	.word	0x0800c36e
 800a680:	08006649 	.word	0x08006649
 800a684:	0800a3d5 	.word	0x0800a3d5
 800a688:	0800c36a 	.word	0x0800c36a

0800a68c <__fpclassifyd>:
 800a68c:	ec51 0b10 	vmov	r0, r1, d0
 800a690:	b510      	push	{r4, lr}
 800a692:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800a696:	460b      	mov	r3, r1
 800a698:	d019      	beq.n	800a6ce <__fpclassifyd+0x42>
 800a69a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800a69e:	490e      	ldr	r1, [pc, #56]	; (800a6d8 <__fpclassifyd+0x4c>)
 800a6a0:	428a      	cmp	r2, r1
 800a6a2:	d90e      	bls.n	800a6c2 <__fpclassifyd+0x36>
 800a6a4:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800a6a8:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800a6ac:	428a      	cmp	r2, r1
 800a6ae:	d908      	bls.n	800a6c2 <__fpclassifyd+0x36>
 800a6b0:	4a0a      	ldr	r2, [pc, #40]	; (800a6dc <__fpclassifyd+0x50>)
 800a6b2:	4213      	tst	r3, r2
 800a6b4:	d007      	beq.n	800a6c6 <__fpclassifyd+0x3a>
 800a6b6:	4294      	cmp	r4, r2
 800a6b8:	d107      	bne.n	800a6ca <__fpclassifyd+0x3e>
 800a6ba:	fab0 f080 	clz	r0, r0
 800a6be:	0940      	lsrs	r0, r0, #5
 800a6c0:	bd10      	pop	{r4, pc}
 800a6c2:	2004      	movs	r0, #4
 800a6c4:	e7fc      	b.n	800a6c0 <__fpclassifyd+0x34>
 800a6c6:	2003      	movs	r0, #3
 800a6c8:	e7fa      	b.n	800a6c0 <__fpclassifyd+0x34>
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	e7f8      	b.n	800a6c0 <__fpclassifyd+0x34>
 800a6ce:	2800      	cmp	r0, #0
 800a6d0:	d1ee      	bne.n	800a6b0 <__fpclassifyd+0x24>
 800a6d2:	2002      	movs	r0, #2
 800a6d4:	e7f4      	b.n	800a6c0 <__fpclassifyd+0x34>
 800a6d6:	bf00      	nop
 800a6d8:	7fdfffff 	.word	0x7fdfffff
 800a6dc:	7ff00000 	.word	0x7ff00000

0800a6e0 <nan>:
 800a6e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a6e8 <nan+0x8>
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop
 800a6e8:	00000000 	.word	0x00000000
 800a6ec:	7ff80000 	.word	0x7ff80000

0800a6f0 <_sbrk_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4d06      	ldr	r5, [pc, #24]	; (800a70c <_sbrk_r+0x1c>)
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	4608      	mov	r0, r1
 800a6fa:	602b      	str	r3, [r5, #0]
 800a6fc:	f7f7 fbac 	bl	8001e58 <_sbrk>
 800a700:	1c43      	adds	r3, r0, #1
 800a702:	d102      	bne.n	800a70a <_sbrk_r+0x1a>
 800a704:	682b      	ldr	r3, [r5, #0]
 800a706:	b103      	cbz	r3, 800a70a <_sbrk_r+0x1a>
 800a708:	6023      	str	r3, [r4, #0]
 800a70a:	bd38      	pop	{r3, r4, r5, pc}
 800a70c:	2000090c 	.word	0x2000090c

0800a710 <__sread>:
 800a710:	b510      	push	{r4, lr}
 800a712:	460c      	mov	r4, r1
 800a714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a718:	f000 fa5e 	bl	800abd8 <_read_r>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	bfab      	itete	ge
 800a720:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a722:	89a3      	ldrhlt	r3, [r4, #12]
 800a724:	181b      	addge	r3, r3, r0
 800a726:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a72a:	bfac      	ite	ge
 800a72c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a72e:	81a3      	strhlt	r3, [r4, #12]
 800a730:	bd10      	pop	{r4, pc}

0800a732 <__swrite>:
 800a732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a736:	461f      	mov	r7, r3
 800a738:	898b      	ldrh	r3, [r1, #12]
 800a73a:	05db      	lsls	r3, r3, #23
 800a73c:	4605      	mov	r5, r0
 800a73e:	460c      	mov	r4, r1
 800a740:	4616      	mov	r6, r2
 800a742:	d505      	bpl.n	800a750 <__swrite+0x1e>
 800a744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a748:	2302      	movs	r3, #2
 800a74a:	2200      	movs	r2, #0
 800a74c:	f000 f884 	bl	800a858 <_lseek_r>
 800a750:	89a3      	ldrh	r3, [r4, #12]
 800a752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a756:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a75a:	81a3      	strh	r3, [r4, #12]
 800a75c:	4632      	mov	r2, r6
 800a75e:	463b      	mov	r3, r7
 800a760:	4628      	mov	r0, r5
 800a762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a766:	f7fd bca9 	b.w	80080bc <_write_r>

0800a76a <__sseek>:
 800a76a:	b510      	push	{r4, lr}
 800a76c:	460c      	mov	r4, r1
 800a76e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a772:	f000 f871 	bl	800a858 <_lseek_r>
 800a776:	1c43      	adds	r3, r0, #1
 800a778:	89a3      	ldrh	r3, [r4, #12]
 800a77a:	bf15      	itete	ne
 800a77c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a77e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a782:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a786:	81a3      	strheq	r3, [r4, #12]
 800a788:	bf18      	it	ne
 800a78a:	81a3      	strhne	r3, [r4, #12]
 800a78c:	bd10      	pop	{r4, pc}

0800a78e <__sclose>:
 800a78e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a792:	f000 b83f 	b.w	800a814 <_close_r>

0800a796 <strncmp>:
 800a796:	b510      	push	{r4, lr}
 800a798:	b17a      	cbz	r2, 800a7ba <strncmp+0x24>
 800a79a:	4603      	mov	r3, r0
 800a79c:	3901      	subs	r1, #1
 800a79e:	1884      	adds	r4, r0, r2
 800a7a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a7a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a7a8:	4290      	cmp	r0, r2
 800a7aa:	d101      	bne.n	800a7b0 <strncmp+0x1a>
 800a7ac:	42a3      	cmp	r3, r4
 800a7ae:	d101      	bne.n	800a7b4 <strncmp+0x1e>
 800a7b0:	1a80      	subs	r0, r0, r2
 800a7b2:	bd10      	pop	{r4, pc}
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	d1f3      	bne.n	800a7a0 <strncmp+0xa>
 800a7b8:	e7fa      	b.n	800a7b0 <strncmp+0x1a>
 800a7ba:	4610      	mov	r0, r2
 800a7bc:	e7f9      	b.n	800a7b2 <strncmp+0x1c>

0800a7be <__ascii_wctomb>:
 800a7be:	b149      	cbz	r1, 800a7d4 <__ascii_wctomb+0x16>
 800a7c0:	2aff      	cmp	r2, #255	; 0xff
 800a7c2:	bf85      	ittet	hi
 800a7c4:	238a      	movhi	r3, #138	; 0x8a
 800a7c6:	6003      	strhi	r3, [r0, #0]
 800a7c8:	700a      	strbls	r2, [r1, #0]
 800a7ca:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7ce:	bf98      	it	ls
 800a7d0:	2001      	movls	r0, #1
 800a7d2:	4770      	bx	lr
 800a7d4:	4608      	mov	r0, r1
 800a7d6:	4770      	bx	lr

0800a7d8 <__assert_func>:
 800a7d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7da:	4614      	mov	r4, r2
 800a7dc:	461a      	mov	r2, r3
 800a7de:	4b09      	ldr	r3, [pc, #36]	; (800a804 <__assert_func+0x2c>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4605      	mov	r5, r0
 800a7e4:	68d8      	ldr	r0, [r3, #12]
 800a7e6:	b14c      	cbz	r4, 800a7fc <__assert_func+0x24>
 800a7e8:	4b07      	ldr	r3, [pc, #28]	; (800a808 <__assert_func+0x30>)
 800a7ea:	9100      	str	r1, [sp, #0]
 800a7ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7f0:	4906      	ldr	r1, [pc, #24]	; (800a80c <__assert_func+0x34>)
 800a7f2:	462b      	mov	r3, r5
 800a7f4:	f000 f81e 	bl	800a834 <fiprintf>
 800a7f8:	f000 fac0 	bl	800ad7c <abort>
 800a7fc:	4b04      	ldr	r3, [pc, #16]	; (800a810 <__assert_func+0x38>)
 800a7fe:	461c      	mov	r4, r3
 800a800:	e7f3      	b.n	800a7ea <__assert_func+0x12>
 800a802:	bf00      	nop
 800a804:	20000008 	.word	0x20000008
 800a808:	0800c375 	.word	0x0800c375
 800a80c:	0800c382 	.word	0x0800c382
 800a810:	0800c3b0 	.word	0x0800c3b0

0800a814 <_close_r>:
 800a814:	b538      	push	{r3, r4, r5, lr}
 800a816:	4d06      	ldr	r5, [pc, #24]	; (800a830 <_close_r+0x1c>)
 800a818:	2300      	movs	r3, #0
 800a81a:	4604      	mov	r4, r0
 800a81c:	4608      	mov	r0, r1
 800a81e:	602b      	str	r3, [r5, #0]
 800a820:	f7f7 fae5 	bl	8001dee <_close>
 800a824:	1c43      	adds	r3, r0, #1
 800a826:	d102      	bne.n	800a82e <_close_r+0x1a>
 800a828:	682b      	ldr	r3, [r5, #0]
 800a82a:	b103      	cbz	r3, 800a82e <_close_r+0x1a>
 800a82c:	6023      	str	r3, [r4, #0]
 800a82e:	bd38      	pop	{r3, r4, r5, pc}
 800a830:	2000090c 	.word	0x2000090c

0800a834 <fiprintf>:
 800a834:	b40e      	push	{r1, r2, r3}
 800a836:	b503      	push	{r0, r1, lr}
 800a838:	4601      	mov	r1, r0
 800a83a:	ab03      	add	r3, sp, #12
 800a83c:	4805      	ldr	r0, [pc, #20]	; (800a854 <fiprintf+0x20>)
 800a83e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a842:	6800      	ldr	r0, [r0, #0]
 800a844:	9301      	str	r3, [sp, #4]
 800a846:	f000 f897 	bl	800a978 <_vfiprintf_r>
 800a84a:	b002      	add	sp, #8
 800a84c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a850:	b003      	add	sp, #12
 800a852:	4770      	bx	lr
 800a854:	20000008 	.word	0x20000008

0800a858 <_lseek_r>:
 800a858:	b538      	push	{r3, r4, r5, lr}
 800a85a:	4d07      	ldr	r5, [pc, #28]	; (800a878 <_lseek_r+0x20>)
 800a85c:	4604      	mov	r4, r0
 800a85e:	4608      	mov	r0, r1
 800a860:	4611      	mov	r1, r2
 800a862:	2200      	movs	r2, #0
 800a864:	602a      	str	r2, [r5, #0]
 800a866:	461a      	mov	r2, r3
 800a868:	f7f7 fae8 	bl	8001e3c <_lseek>
 800a86c:	1c43      	adds	r3, r0, #1
 800a86e:	d102      	bne.n	800a876 <_lseek_r+0x1e>
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	b103      	cbz	r3, 800a876 <_lseek_r+0x1e>
 800a874:	6023      	str	r3, [r4, #0]
 800a876:	bd38      	pop	{r3, r4, r5, pc}
 800a878:	2000090c 	.word	0x2000090c

0800a87c <memmove>:
 800a87c:	4288      	cmp	r0, r1
 800a87e:	b510      	push	{r4, lr}
 800a880:	eb01 0402 	add.w	r4, r1, r2
 800a884:	d902      	bls.n	800a88c <memmove+0x10>
 800a886:	4284      	cmp	r4, r0
 800a888:	4623      	mov	r3, r4
 800a88a:	d807      	bhi.n	800a89c <memmove+0x20>
 800a88c:	1e43      	subs	r3, r0, #1
 800a88e:	42a1      	cmp	r1, r4
 800a890:	d008      	beq.n	800a8a4 <memmove+0x28>
 800a892:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a896:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a89a:	e7f8      	b.n	800a88e <memmove+0x12>
 800a89c:	4402      	add	r2, r0
 800a89e:	4601      	mov	r1, r0
 800a8a0:	428a      	cmp	r2, r1
 800a8a2:	d100      	bne.n	800a8a6 <memmove+0x2a>
 800a8a4:	bd10      	pop	{r4, pc}
 800a8a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8ae:	e7f7      	b.n	800a8a0 <memmove+0x24>

0800a8b0 <__malloc_lock>:
 800a8b0:	4801      	ldr	r0, [pc, #4]	; (800a8b8 <__malloc_lock+0x8>)
 800a8b2:	f7fe bfba 	b.w	800982a <__retarget_lock_acquire_recursive>
 800a8b6:	bf00      	nop
 800a8b8:	20000900 	.word	0x20000900

0800a8bc <__malloc_unlock>:
 800a8bc:	4801      	ldr	r0, [pc, #4]	; (800a8c4 <__malloc_unlock+0x8>)
 800a8be:	f7fe bfb5 	b.w	800982c <__retarget_lock_release_recursive>
 800a8c2:	bf00      	nop
 800a8c4:	20000900 	.word	0x20000900

0800a8c8 <_realloc_r>:
 800a8c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8cc:	4680      	mov	r8, r0
 800a8ce:	4614      	mov	r4, r2
 800a8d0:	460e      	mov	r6, r1
 800a8d2:	b921      	cbnz	r1, 800a8de <_realloc_r+0x16>
 800a8d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d8:	4611      	mov	r1, r2
 800a8da:	f7ff bd07 	b.w	800a2ec <_malloc_r>
 800a8de:	b92a      	cbnz	r2, 800a8ec <_realloc_r+0x24>
 800a8e0:	f7ff fc98 	bl	800a214 <_free_r>
 800a8e4:	4625      	mov	r5, r4
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8ec:	f000 fab2 	bl	800ae54 <_malloc_usable_size_r>
 800a8f0:	4284      	cmp	r4, r0
 800a8f2:	4607      	mov	r7, r0
 800a8f4:	d802      	bhi.n	800a8fc <_realloc_r+0x34>
 800a8f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a8fa:	d812      	bhi.n	800a922 <_realloc_r+0x5a>
 800a8fc:	4621      	mov	r1, r4
 800a8fe:	4640      	mov	r0, r8
 800a900:	f7ff fcf4 	bl	800a2ec <_malloc_r>
 800a904:	4605      	mov	r5, r0
 800a906:	2800      	cmp	r0, #0
 800a908:	d0ed      	beq.n	800a8e6 <_realloc_r+0x1e>
 800a90a:	42bc      	cmp	r4, r7
 800a90c:	4622      	mov	r2, r4
 800a90e:	4631      	mov	r1, r6
 800a910:	bf28      	it	cs
 800a912:	463a      	movcs	r2, r7
 800a914:	f7fb fde2 	bl	80064dc <memcpy>
 800a918:	4631      	mov	r1, r6
 800a91a:	4640      	mov	r0, r8
 800a91c:	f7ff fc7a 	bl	800a214 <_free_r>
 800a920:	e7e1      	b.n	800a8e6 <_realloc_r+0x1e>
 800a922:	4635      	mov	r5, r6
 800a924:	e7df      	b.n	800a8e6 <_realloc_r+0x1e>

0800a926 <__sfputc_r>:
 800a926:	6893      	ldr	r3, [r2, #8]
 800a928:	3b01      	subs	r3, #1
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	b410      	push	{r4}
 800a92e:	6093      	str	r3, [r2, #8]
 800a930:	da08      	bge.n	800a944 <__sfputc_r+0x1e>
 800a932:	6994      	ldr	r4, [r2, #24]
 800a934:	42a3      	cmp	r3, r4
 800a936:	db01      	blt.n	800a93c <__sfputc_r+0x16>
 800a938:	290a      	cmp	r1, #10
 800a93a:	d103      	bne.n	800a944 <__sfputc_r+0x1e>
 800a93c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a940:	f000 b95c 	b.w	800abfc <__swbuf_r>
 800a944:	6813      	ldr	r3, [r2, #0]
 800a946:	1c58      	adds	r0, r3, #1
 800a948:	6010      	str	r0, [r2, #0]
 800a94a:	7019      	strb	r1, [r3, #0]
 800a94c:	4608      	mov	r0, r1
 800a94e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <__sfputs_r>:
 800a954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a956:	4606      	mov	r6, r0
 800a958:	460f      	mov	r7, r1
 800a95a:	4614      	mov	r4, r2
 800a95c:	18d5      	adds	r5, r2, r3
 800a95e:	42ac      	cmp	r4, r5
 800a960:	d101      	bne.n	800a966 <__sfputs_r+0x12>
 800a962:	2000      	movs	r0, #0
 800a964:	e007      	b.n	800a976 <__sfputs_r+0x22>
 800a966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a96a:	463a      	mov	r2, r7
 800a96c:	4630      	mov	r0, r6
 800a96e:	f7ff ffda 	bl	800a926 <__sfputc_r>
 800a972:	1c43      	adds	r3, r0, #1
 800a974:	d1f3      	bne.n	800a95e <__sfputs_r+0xa>
 800a976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a978 <_vfiprintf_r>:
 800a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97c:	460d      	mov	r5, r1
 800a97e:	b09d      	sub	sp, #116	; 0x74
 800a980:	4614      	mov	r4, r2
 800a982:	4698      	mov	r8, r3
 800a984:	4606      	mov	r6, r0
 800a986:	b118      	cbz	r0, 800a990 <_vfiprintf_r+0x18>
 800a988:	6983      	ldr	r3, [r0, #24]
 800a98a:	b90b      	cbnz	r3, 800a990 <_vfiprintf_r+0x18>
 800a98c:	f7fe fb3c 	bl	8009008 <__sinit>
 800a990:	4b89      	ldr	r3, [pc, #548]	; (800abb8 <_vfiprintf_r+0x240>)
 800a992:	429d      	cmp	r5, r3
 800a994:	d11b      	bne.n	800a9ce <_vfiprintf_r+0x56>
 800a996:	6875      	ldr	r5, [r6, #4]
 800a998:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a99a:	07d9      	lsls	r1, r3, #31
 800a99c:	d405      	bmi.n	800a9aa <_vfiprintf_r+0x32>
 800a99e:	89ab      	ldrh	r3, [r5, #12]
 800a9a0:	059a      	lsls	r2, r3, #22
 800a9a2:	d402      	bmi.n	800a9aa <_vfiprintf_r+0x32>
 800a9a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9a6:	f7fe ff40 	bl	800982a <__retarget_lock_acquire_recursive>
 800a9aa:	89ab      	ldrh	r3, [r5, #12]
 800a9ac:	071b      	lsls	r3, r3, #28
 800a9ae:	d501      	bpl.n	800a9b4 <_vfiprintf_r+0x3c>
 800a9b0:	692b      	ldr	r3, [r5, #16]
 800a9b2:	b9eb      	cbnz	r3, 800a9f0 <_vfiprintf_r+0x78>
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	f000 f972 	bl	800aca0 <__swsetup_r>
 800a9bc:	b1c0      	cbz	r0, 800a9f0 <_vfiprintf_r+0x78>
 800a9be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9c0:	07dc      	lsls	r4, r3, #31
 800a9c2:	d50e      	bpl.n	800a9e2 <_vfiprintf_r+0x6a>
 800a9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c8:	b01d      	add	sp, #116	; 0x74
 800a9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ce:	4b7b      	ldr	r3, [pc, #492]	; (800abbc <_vfiprintf_r+0x244>)
 800a9d0:	429d      	cmp	r5, r3
 800a9d2:	d101      	bne.n	800a9d8 <_vfiprintf_r+0x60>
 800a9d4:	68b5      	ldr	r5, [r6, #8]
 800a9d6:	e7df      	b.n	800a998 <_vfiprintf_r+0x20>
 800a9d8:	4b79      	ldr	r3, [pc, #484]	; (800abc0 <_vfiprintf_r+0x248>)
 800a9da:	429d      	cmp	r5, r3
 800a9dc:	bf08      	it	eq
 800a9de:	68f5      	ldreq	r5, [r6, #12]
 800a9e0:	e7da      	b.n	800a998 <_vfiprintf_r+0x20>
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	0598      	lsls	r0, r3, #22
 800a9e6:	d4ed      	bmi.n	800a9c4 <_vfiprintf_r+0x4c>
 800a9e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9ea:	f7fe ff1f 	bl	800982c <__retarget_lock_release_recursive>
 800a9ee:	e7e9      	b.n	800a9c4 <_vfiprintf_r+0x4c>
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a9f4:	2320      	movs	r3, #32
 800a9f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9fe:	2330      	movs	r3, #48	; 0x30
 800aa00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800abc4 <_vfiprintf_r+0x24c>
 800aa04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa08:	f04f 0901 	mov.w	r9, #1
 800aa0c:	4623      	mov	r3, r4
 800aa0e:	469a      	mov	sl, r3
 800aa10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa14:	b10a      	cbz	r2, 800aa1a <_vfiprintf_r+0xa2>
 800aa16:	2a25      	cmp	r2, #37	; 0x25
 800aa18:	d1f9      	bne.n	800aa0e <_vfiprintf_r+0x96>
 800aa1a:	ebba 0b04 	subs.w	fp, sl, r4
 800aa1e:	d00b      	beq.n	800aa38 <_vfiprintf_r+0xc0>
 800aa20:	465b      	mov	r3, fp
 800aa22:	4622      	mov	r2, r4
 800aa24:	4629      	mov	r1, r5
 800aa26:	4630      	mov	r0, r6
 800aa28:	f7ff ff94 	bl	800a954 <__sfputs_r>
 800aa2c:	3001      	adds	r0, #1
 800aa2e:	f000 80aa 	beq.w	800ab86 <_vfiprintf_r+0x20e>
 800aa32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa34:	445a      	add	r2, fp
 800aa36:	9209      	str	r2, [sp, #36]	; 0x24
 800aa38:	f89a 3000 	ldrb.w	r3, [sl]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	f000 80a2 	beq.w	800ab86 <_vfiprintf_r+0x20e>
 800aa42:	2300      	movs	r3, #0
 800aa44:	f04f 32ff 	mov.w	r2, #4294967295
 800aa48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa4c:	f10a 0a01 	add.w	sl, sl, #1
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	9307      	str	r3, [sp, #28]
 800aa54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa58:	931a      	str	r3, [sp, #104]	; 0x68
 800aa5a:	4654      	mov	r4, sl
 800aa5c:	2205      	movs	r2, #5
 800aa5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa62:	4858      	ldr	r0, [pc, #352]	; (800abc4 <_vfiprintf_r+0x24c>)
 800aa64:	f7f5 fbdc 	bl	8000220 <memchr>
 800aa68:	9a04      	ldr	r2, [sp, #16]
 800aa6a:	b9d8      	cbnz	r0, 800aaa4 <_vfiprintf_r+0x12c>
 800aa6c:	06d1      	lsls	r1, r2, #27
 800aa6e:	bf44      	itt	mi
 800aa70:	2320      	movmi	r3, #32
 800aa72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa76:	0713      	lsls	r3, r2, #28
 800aa78:	bf44      	itt	mi
 800aa7a:	232b      	movmi	r3, #43	; 0x2b
 800aa7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa80:	f89a 3000 	ldrb.w	r3, [sl]
 800aa84:	2b2a      	cmp	r3, #42	; 0x2a
 800aa86:	d015      	beq.n	800aab4 <_vfiprintf_r+0x13c>
 800aa88:	9a07      	ldr	r2, [sp, #28]
 800aa8a:	4654      	mov	r4, sl
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	f04f 0c0a 	mov.w	ip, #10
 800aa92:	4621      	mov	r1, r4
 800aa94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa98:	3b30      	subs	r3, #48	; 0x30
 800aa9a:	2b09      	cmp	r3, #9
 800aa9c:	d94e      	bls.n	800ab3c <_vfiprintf_r+0x1c4>
 800aa9e:	b1b0      	cbz	r0, 800aace <_vfiprintf_r+0x156>
 800aaa0:	9207      	str	r2, [sp, #28]
 800aaa2:	e014      	b.n	800aace <_vfiprintf_r+0x156>
 800aaa4:	eba0 0308 	sub.w	r3, r0, r8
 800aaa8:	fa09 f303 	lsl.w	r3, r9, r3
 800aaac:	4313      	orrs	r3, r2
 800aaae:	9304      	str	r3, [sp, #16]
 800aab0:	46a2      	mov	sl, r4
 800aab2:	e7d2      	b.n	800aa5a <_vfiprintf_r+0xe2>
 800aab4:	9b03      	ldr	r3, [sp, #12]
 800aab6:	1d19      	adds	r1, r3, #4
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	9103      	str	r1, [sp, #12]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	bfbb      	ittet	lt
 800aac0:	425b      	neglt	r3, r3
 800aac2:	f042 0202 	orrlt.w	r2, r2, #2
 800aac6:	9307      	strge	r3, [sp, #28]
 800aac8:	9307      	strlt	r3, [sp, #28]
 800aaca:	bfb8      	it	lt
 800aacc:	9204      	strlt	r2, [sp, #16]
 800aace:	7823      	ldrb	r3, [r4, #0]
 800aad0:	2b2e      	cmp	r3, #46	; 0x2e
 800aad2:	d10c      	bne.n	800aaee <_vfiprintf_r+0x176>
 800aad4:	7863      	ldrb	r3, [r4, #1]
 800aad6:	2b2a      	cmp	r3, #42	; 0x2a
 800aad8:	d135      	bne.n	800ab46 <_vfiprintf_r+0x1ce>
 800aada:	9b03      	ldr	r3, [sp, #12]
 800aadc:	1d1a      	adds	r2, r3, #4
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	9203      	str	r2, [sp, #12]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	bfb8      	it	lt
 800aae6:	f04f 33ff 	movlt.w	r3, #4294967295
 800aaea:	3402      	adds	r4, #2
 800aaec:	9305      	str	r3, [sp, #20]
 800aaee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800abd4 <_vfiprintf_r+0x25c>
 800aaf2:	7821      	ldrb	r1, [r4, #0]
 800aaf4:	2203      	movs	r2, #3
 800aaf6:	4650      	mov	r0, sl
 800aaf8:	f7f5 fb92 	bl	8000220 <memchr>
 800aafc:	b140      	cbz	r0, 800ab10 <_vfiprintf_r+0x198>
 800aafe:	2340      	movs	r3, #64	; 0x40
 800ab00:	eba0 000a 	sub.w	r0, r0, sl
 800ab04:	fa03 f000 	lsl.w	r0, r3, r0
 800ab08:	9b04      	ldr	r3, [sp, #16]
 800ab0a:	4303      	orrs	r3, r0
 800ab0c:	3401      	adds	r4, #1
 800ab0e:	9304      	str	r3, [sp, #16]
 800ab10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab14:	482c      	ldr	r0, [pc, #176]	; (800abc8 <_vfiprintf_r+0x250>)
 800ab16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab1a:	2206      	movs	r2, #6
 800ab1c:	f7f5 fb80 	bl	8000220 <memchr>
 800ab20:	2800      	cmp	r0, #0
 800ab22:	d03f      	beq.n	800aba4 <_vfiprintf_r+0x22c>
 800ab24:	4b29      	ldr	r3, [pc, #164]	; (800abcc <_vfiprintf_r+0x254>)
 800ab26:	bb1b      	cbnz	r3, 800ab70 <_vfiprintf_r+0x1f8>
 800ab28:	9b03      	ldr	r3, [sp, #12]
 800ab2a:	3307      	adds	r3, #7
 800ab2c:	f023 0307 	bic.w	r3, r3, #7
 800ab30:	3308      	adds	r3, #8
 800ab32:	9303      	str	r3, [sp, #12]
 800ab34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab36:	443b      	add	r3, r7
 800ab38:	9309      	str	r3, [sp, #36]	; 0x24
 800ab3a:	e767      	b.n	800aa0c <_vfiprintf_r+0x94>
 800ab3c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab40:	460c      	mov	r4, r1
 800ab42:	2001      	movs	r0, #1
 800ab44:	e7a5      	b.n	800aa92 <_vfiprintf_r+0x11a>
 800ab46:	2300      	movs	r3, #0
 800ab48:	3401      	adds	r4, #1
 800ab4a:	9305      	str	r3, [sp, #20]
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	f04f 0c0a 	mov.w	ip, #10
 800ab52:	4620      	mov	r0, r4
 800ab54:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab58:	3a30      	subs	r2, #48	; 0x30
 800ab5a:	2a09      	cmp	r2, #9
 800ab5c:	d903      	bls.n	800ab66 <_vfiprintf_r+0x1ee>
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d0c5      	beq.n	800aaee <_vfiprintf_r+0x176>
 800ab62:	9105      	str	r1, [sp, #20]
 800ab64:	e7c3      	b.n	800aaee <_vfiprintf_r+0x176>
 800ab66:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab6a:	4604      	mov	r4, r0
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e7f0      	b.n	800ab52 <_vfiprintf_r+0x1da>
 800ab70:	ab03      	add	r3, sp, #12
 800ab72:	9300      	str	r3, [sp, #0]
 800ab74:	462a      	mov	r2, r5
 800ab76:	4b16      	ldr	r3, [pc, #88]	; (800abd0 <_vfiprintf_r+0x258>)
 800ab78:	a904      	add	r1, sp, #16
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	f7fb fd64 	bl	8006648 <_printf_float>
 800ab80:	4607      	mov	r7, r0
 800ab82:	1c78      	adds	r0, r7, #1
 800ab84:	d1d6      	bne.n	800ab34 <_vfiprintf_r+0x1bc>
 800ab86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab88:	07d9      	lsls	r1, r3, #31
 800ab8a:	d405      	bmi.n	800ab98 <_vfiprintf_r+0x220>
 800ab8c:	89ab      	ldrh	r3, [r5, #12]
 800ab8e:	059a      	lsls	r2, r3, #22
 800ab90:	d402      	bmi.n	800ab98 <_vfiprintf_r+0x220>
 800ab92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab94:	f7fe fe4a 	bl	800982c <__retarget_lock_release_recursive>
 800ab98:	89ab      	ldrh	r3, [r5, #12]
 800ab9a:	065b      	lsls	r3, r3, #25
 800ab9c:	f53f af12 	bmi.w	800a9c4 <_vfiprintf_r+0x4c>
 800aba0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aba2:	e711      	b.n	800a9c8 <_vfiprintf_r+0x50>
 800aba4:	ab03      	add	r3, sp, #12
 800aba6:	9300      	str	r3, [sp, #0]
 800aba8:	462a      	mov	r2, r5
 800abaa:	4b09      	ldr	r3, [pc, #36]	; (800abd0 <_vfiprintf_r+0x258>)
 800abac:	a904      	add	r1, sp, #16
 800abae:	4630      	mov	r0, r6
 800abb0:	f7fb ffee 	bl	8006b90 <_printf_i>
 800abb4:	e7e4      	b.n	800ab80 <_vfiprintf_r+0x208>
 800abb6:	bf00      	nop
 800abb8:	0800c14c 	.word	0x0800c14c
 800abbc:	0800c16c 	.word	0x0800c16c
 800abc0:	0800c12c 	.word	0x0800c12c
 800abc4:	0800c364 	.word	0x0800c364
 800abc8:	0800c36e 	.word	0x0800c36e
 800abcc:	08006649 	.word	0x08006649
 800abd0:	0800a955 	.word	0x0800a955
 800abd4:	0800c36a 	.word	0x0800c36a

0800abd8 <_read_r>:
 800abd8:	b538      	push	{r3, r4, r5, lr}
 800abda:	4d07      	ldr	r5, [pc, #28]	; (800abf8 <_read_r+0x20>)
 800abdc:	4604      	mov	r4, r0
 800abde:	4608      	mov	r0, r1
 800abe0:	4611      	mov	r1, r2
 800abe2:	2200      	movs	r2, #0
 800abe4:	602a      	str	r2, [r5, #0]
 800abe6:	461a      	mov	r2, r3
 800abe8:	f7f7 f8c8 	bl	8001d7c <_read>
 800abec:	1c43      	adds	r3, r0, #1
 800abee:	d102      	bne.n	800abf6 <_read_r+0x1e>
 800abf0:	682b      	ldr	r3, [r5, #0]
 800abf2:	b103      	cbz	r3, 800abf6 <_read_r+0x1e>
 800abf4:	6023      	str	r3, [r4, #0]
 800abf6:	bd38      	pop	{r3, r4, r5, pc}
 800abf8:	2000090c 	.word	0x2000090c

0800abfc <__swbuf_r>:
 800abfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abfe:	460e      	mov	r6, r1
 800ac00:	4614      	mov	r4, r2
 800ac02:	4605      	mov	r5, r0
 800ac04:	b118      	cbz	r0, 800ac0e <__swbuf_r+0x12>
 800ac06:	6983      	ldr	r3, [r0, #24]
 800ac08:	b90b      	cbnz	r3, 800ac0e <__swbuf_r+0x12>
 800ac0a:	f7fe f9fd 	bl	8009008 <__sinit>
 800ac0e:	4b21      	ldr	r3, [pc, #132]	; (800ac94 <__swbuf_r+0x98>)
 800ac10:	429c      	cmp	r4, r3
 800ac12:	d12b      	bne.n	800ac6c <__swbuf_r+0x70>
 800ac14:	686c      	ldr	r4, [r5, #4]
 800ac16:	69a3      	ldr	r3, [r4, #24]
 800ac18:	60a3      	str	r3, [r4, #8]
 800ac1a:	89a3      	ldrh	r3, [r4, #12]
 800ac1c:	071a      	lsls	r2, r3, #28
 800ac1e:	d52f      	bpl.n	800ac80 <__swbuf_r+0x84>
 800ac20:	6923      	ldr	r3, [r4, #16]
 800ac22:	b36b      	cbz	r3, 800ac80 <__swbuf_r+0x84>
 800ac24:	6923      	ldr	r3, [r4, #16]
 800ac26:	6820      	ldr	r0, [r4, #0]
 800ac28:	1ac0      	subs	r0, r0, r3
 800ac2a:	6963      	ldr	r3, [r4, #20]
 800ac2c:	b2f6      	uxtb	r6, r6
 800ac2e:	4283      	cmp	r3, r0
 800ac30:	4637      	mov	r7, r6
 800ac32:	dc04      	bgt.n	800ac3e <__swbuf_r+0x42>
 800ac34:	4621      	mov	r1, r4
 800ac36:	4628      	mov	r0, r5
 800ac38:	f7fe f952 	bl	8008ee0 <_fflush_r>
 800ac3c:	bb30      	cbnz	r0, 800ac8c <__swbuf_r+0x90>
 800ac3e:	68a3      	ldr	r3, [r4, #8]
 800ac40:	3b01      	subs	r3, #1
 800ac42:	60a3      	str	r3, [r4, #8]
 800ac44:	6823      	ldr	r3, [r4, #0]
 800ac46:	1c5a      	adds	r2, r3, #1
 800ac48:	6022      	str	r2, [r4, #0]
 800ac4a:	701e      	strb	r6, [r3, #0]
 800ac4c:	6963      	ldr	r3, [r4, #20]
 800ac4e:	3001      	adds	r0, #1
 800ac50:	4283      	cmp	r3, r0
 800ac52:	d004      	beq.n	800ac5e <__swbuf_r+0x62>
 800ac54:	89a3      	ldrh	r3, [r4, #12]
 800ac56:	07db      	lsls	r3, r3, #31
 800ac58:	d506      	bpl.n	800ac68 <__swbuf_r+0x6c>
 800ac5a:	2e0a      	cmp	r6, #10
 800ac5c:	d104      	bne.n	800ac68 <__swbuf_r+0x6c>
 800ac5e:	4621      	mov	r1, r4
 800ac60:	4628      	mov	r0, r5
 800ac62:	f7fe f93d 	bl	8008ee0 <_fflush_r>
 800ac66:	b988      	cbnz	r0, 800ac8c <__swbuf_r+0x90>
 800ac68:	4638      	mov	r0, r7
 800ac6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac6c:	4b0a      	ldr	r3, [pc, #40]	; (800ac98 <__swbuf_r+0x9c>)
 800ac6e:	429c      	cmp	r4, r3
 800ac70:	d101      	bne.n	800ac76 <__swbuf_r+0x7a>
 800ac72:	68ac      	ldr	r4, [r5, #8]
 800ac74:	e7cf      	b.n	800ac16 <__swbuf_r+0x1a>
 800ac76:	4b09      	ldr	r3, [pc, #36]	; (800ac9c <__swbuf_r+0xa0>)
 800ac78:	429c      	cmp	r4, r3
 800ac7a:	bf08      	it	eq
 800ac7c:	68ec      	ldreq	r4, [r5, #12]
 800ac7e:	e7ca      	b.n	800ac16 <__swbuf_r+0x1a>
 800ac80:	4621      	mov	r1, r4
 800ac82:	4628      	mov	r0, r5
 800ac84:	f000 f80c 	bl	800aca0 <__swsetup_r>
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	d0cb      	beq.n	800ac24 <__swbuf_r+0x28>
 800ac8c:	f04f 37ff 	mov.w	r7, #4294967295
 800ac90:	e7ea      	b.n	800ac68 <__swbuf_r+0x6c>
 800ac92:	bf00      	nop
 800ac94:	0800c14c 	.word	0x0800c14c
 800ac98:	0800c16c 	.word	0x0800c16c
 800ac9c:	0800c12c 	.word	0x0800c12c

0800aca0 <__swsetup_r>:
 800aca0:	4b32      	ldr	r3, [pc, #200]	; (800ad6c <__swsetup_r+0xcc>)
 800aca2:	b570      	push	{r4, r5, r6, lr}
 800aca4:	681d      	ldr	r5, [r3, #0]
 800aca6:	4606      	mov	r6, r0
 800aca8:	460c      	mov	r4, r1
 800acaa:	b125      	cbz	r5, 800acb6 <__swsetup_r+0x16>
 800acac:	69ab      	ldr	r3, [r5, #24]
 800acae:	b913      	cbnz	r3, 800acb6 <__swsetup_r+0x16>
 800acb0:	4628      	mov	r0, r5
 800acb2:	f7fe f9a9 	bl	8009008 <__sinit>
 800acb6:	4b2e      	ldr	r3, [pc, #184]	; (800ad70 <__swsetup_r+0xd0>)
 800acb8:	429c      	cmp	r4, r3
 800acba:	d10f      	bne.n	800acdc <__swsetup_r+0x3c>
 800acbc:	686c      	ldr	r4, [r5, #4]
 800acbe:	89a3      	ldrh	r3, [r4, #12]
 800acc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acc4:	0719      	lsls	r1, r3, #28
 800acc6:	d42c      	bmi.n	800ad22 <__swsetup_r+0x82>
 800acc8:	06dd      	lsls	r5, r3, #27
 800acca:	d411      	bmi.n	800acf0 <__swsetup_r+0x50>
 800accc:	2309      	movs	r3, #9
 800acce:	6033      	str	r3, [r6, #0]
 800acd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800acd4:	81a3      	strh	r3, [r4, #12]
 800acd6:	f04f 30ff 	mov.w	r0, #4294967295
 800acda:	e03e      	b.n	800ad5a <__swsetup_r+0xba>
 800acdc:	4b25      	ldr	r3, [pc, #148]	; (800ad74 <__swsetup_r+0xd4>)
 800acde:	429c      	cmp	r4, r3
 800ace0:	d101      	bne.n	800ace6 <__swsetup_r+0x46>
 800ace2:	68ac      	ldr	r4, [r5, #8]
 800ace4:	e7eb      	b.n	800acbe <__swsetup_r+0x1e>
 800ace6:	4b24      	ldr	r3, [pc, #144]	; (800ad78 <__swsetup_r+0xd8>)
 800ace8:	429c      	cmp	r4, r3
 800acea:	bf08      	it	eq
 800acec:	68ec      	ldreq	r4, [r5, #12]
 800acee:	e7e6      	b.n	800acbe <__swsetup_r+0x1e>
 800acf0:	0758      	lsls	r0, r3, #29
 800acf2:	d512      	bpl.n	800ad1a <__swsetup_r+0x7a>
 800acf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acf6:	b141      	cbz	r1, 800ad0a <__swsetup_r+0x6a>
 800acf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acfc:	4299      	cmp	r1, r3
 800acfe:	d002      	beq.n	800ad06 <__swsetup_r+0x66>
 800ad00:	4630      	mov	r0, r6
 800ad02:	f7ff fa87 	bl	800a214 <_free_r>
 800ad06:	2300      	movs	r3, #0
 800ad08:	6363      	str	r3, [r4, #52]	; 0x34
 800ad0a:	89a3      	ldrh	r3, [r4, #12]
 800ad0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad10:	81a3      	strh	r3, [r4, #12]
 800ad12:	2300      	movs	r3, #0
 800ad14:	6063      	str	r3, [r4, #4]
 800ad16:	6923      	ldr	r3, [r4, #16]
 800ad18:	6023      	str	r3, [r4, #0]
 800ad1a:	89a3      	ldrh	r3, [r4, #12]
 800ad1c:	f043 0308 	orr.w	r3, r3, #8
 800ad20:	81a3      	strh	r3, [r4, #12]
 800ad22:	6923      	ldr	r3, [r4, #16]
 800ad24:	b94b      	cbnz	r3, 800ad3a <__swsetup_r+0x9a>
 800ad26:	89a3      	ldrh	r3, [r4, #12]
 800ad28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad30:	d003      	beq.n	800ad3a <__swsetup_r+0x9a>
 800ad32:	4621      	mov	r1, r4
 800ad34:	4630      	mov	r0, r6
 800ad36:	f000 f84d 	bl	800add4 <__smakebuf_r>
 800ad3a:	89a0      	ldrh	r0, [r4, #12]
 800ad3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad40:	f010 0301 	ands.w	r3, r0, #1
 800ad44:	d00a      	beq.n	800ad5c <__swsetup_r+0xbc>
 800ad46:	2300      	movs	r3, #0
 800ad48:	60a3      	str	r3, [r4, #8]
 800ad4a:	6963      	ldr	r3, [r4, #20]
 800ad4c:	425b      	negs	r3, r3
 800ad4e:	61a3      	str	r3, [r4, #24]
 800ad50:	6923      	ldr	r3, [r4, #16]
 800ad52:	b943      	cbnz	r3, 800ad66 <__swsetup_r+0xc6>
 800ad54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad58:	d1ba      	bne.n	800acd0 <__swsetup_r+0x30>
 800ad5a:	bd70      	pop	{r4, r5, r6, pc}
 800ad5c:	0781      	lsls	r1, r0, #30
 800ad5e:	bf58      	it	pl
 800ad60:	6963      	ldrpl	r3, [r4, #20]
 800ad62:	60a3      	str	r3, [r4, #8]
 800ad64:	e7f4      	b.n	800ad50 <__swsetup_r+0xb0>
 800ad66:	2000      	movs	r0, #0
 800ad68:	e7f7      	b.n	800ad5a <__swsetup_r+0xba>
 800ad6a:	bf00      	nop
 800ad6c:	20000008 	.word	0x20000008
 800ad70:	0800c14c 	.word	0x0800c14c
 800ad74:	0800c16c 	.word	0x0800c16c
 800ad78:	0800c12c 	.word	0x0800c12c

0800ad7c <abort>:
 800ad7c:	b508      	push	{r3, lr}
 800ad7e:	2006      	movs	r0, #6
 800ad80:	f000 f898 	bl	800aeb4 <raise>
 800ad84:	2001      	movs	r0, #1
 800ad86:	f7f6 ffef 	bl	8001d68 <_exit>

0800ad8a <__swhatbuf_r>:
 800ad8a:	b570      	push	{r4, r5, r6, lr}
 800ad8c:	460e      	mov	r6, r1
 800ad8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad92:	2900      	cmp	r1, #0
 800ad94:	b096      	sub	sp, #88	; 0x58
 800ad96:	4614      	mov	r4, r2
 800ad98:	461d      	mov	r5, r3
 800ad9a:	da08      	bge.n	800adae <__swhatbuf_r+0x24>
 800ad9c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ada0:	2200      	movs	r2, #0
 800ada2:	602a      	str	r2, [r5, #0]
 800ada4:	061a      	lsls	r2, r3, #24
 800ada6:	d410      	bmi.n	800adca <__swhatbuf_r+0x40>
 800ada8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adac:	e00e      	b.n	800adcc <__swhatbuf_r+0x42>
 800adae:	466a      	mov	r2, sp
 800adb0:	f000 f89c 	bl	800aeec <_fstat_r>
 800adb4:	2800      	cmp	r0, #0
 800adb6:	dbf1      	blt.n	800ad9c <__swhatbuf_r+0x12>
 800adb8:	9a01      	ldr	r2, [sp, #4]
 800adba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800adbe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800adc2:	425a      	negs	r2, r3
 800adc4:	415a      	adcs	r2, r3
 800adc6:	602a      	str	r2, [r5, #0]
 800adc8:	e7ee      	b.n	800ada8 <__swhatbuf_r+0x1e>
 800adca:	2340      	movs	r3, #64	; 0x40
 800adcc:	2000      	movs	r0, #0
 800adce:	6023      	str	r3, [r4, #0]
 800add0:	b016      	add	sp, #88	; 0x58
 800add2:	bd70      	pop	{r4, r5, r6, pc}

0800add4 <__smakebuf_r>:
 800add4:	898b      	ldrh	r3, [r1, #12]
 800add6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800add8:	079d      	lsls	r5, r3, #30
 800adda:	4606      	mov	r6, r0
 800addc:	460c      	mov	r4, r1
 800adde:	d507      	bpl.n	800adf0 <__smakebuf_r+0x1c>
 800ade0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ade4:	6023      	str	r3, [r4, #0]
 800ade6:	6123      	str	r3, [r4, #16]
 800ade8:	2301      	movs	r3, #1
 800adea:	6163      	str	r3, [r4, #20]
 800adec:	b002      	add	sp, #8
 800adee:	bd70      	pop	{r4, r5, r6, pc}
 800adf0:	ab01      	add	r3, sp, #4
 800adf2:	466a      	mov	r2, sp
 800adf4:	f7ff ffc9 	bl	800ad8a <__swhatbuf_r>
 800adf8:	9900      	ldr	r1, [sp, #0]
 800adfa:	4605      	mov	r5, r0
 800adfc:	4630      	mov	r0, r6
 800adfe:	f7ff fa75 	bl	800a2ec <_malloc_r>
 800ae02:	b948      	cbnz	r0, 800ae18 <__smakebuf_r+0x44>
 800ae04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae08:	059a      	lsls	r2, r3, #22
 800ae0a:	d4ef      	bmi.n	800adec <__smakebuf_r+0x18>
 800ae0c:	f023 0303 	bic.w	r3, r3, #3
 800ae10:	f043 0302 	orr.w	r3, r3, #2
 800ae14:	81a3      	strh	r3, [r4, #12]
 800ae16:	e7e3      	b.n	800ade0 <__smakebuf_r+0xc>
 800ae18:	4b0d      	ldr	r3, [pc, #52]	; (800ae50 <__smakebuf_r+0x7c>)
 800ae1a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae1c:	89a3      	ldrh	r3, [r4, #12]
 800ae1e:	6020      	str	r0, [r4, #0]
 800ae20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae24:	81a3      	strh	r3, [r4, #12]
 800ae26:	9b00      	ldr	r3, [sp, #0]
 800ae28:	6163      	str	r3, [r4, #20]
 800ae2a:	9b01      	ldr	r3, [sp, #4]
 800ae2c:	6120      	str	r0, [r4, #16]
 800ae2e:	b15b      	cbz	r3, 800ae48 <__smakebuf_r+0x74>
 800ae30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae34:	4630      	mov	r0, r6
 800ae36:	f000 f86b 	bl	800af10 <_isatty_r>
 800ae3a:	b128      	cbz	r0, 800ae48 <__smakebuf_r+0x74>
 800ae3c:	89a3      	ldrh	r3, [r4, #12]
 800ae3e:	f023 0303 	bic.w	r3, r3, #3
 800ae42:	f043 0301 	orr.w	r3, r3, #1
 800ae46:	81a3      	strh	r3, [r4, #12]
 800ae48:	89a0      	ldrh	r0, [r4, #12]
 800ae4a:	4305      	orrs	r5, r0
 800ae4c:	81a5      	strh	r5, [r4, #12]
 800ae4e:	e7cd      	b.n	800adec <__smakebuf_r+0x18>
 800ae50:	08008fa1 	.word	0x08008fa1

0800ae54 <_malloc_usable_size_r>:
 800ae54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae58:	1f18      	subs	r0, r3, #4
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	bfbc      	itt	lt
 800ae5e:	580b      	ldrlt	r3, [r1, r0]
 800ae60:	18c0      	addlt	r0, r0, r3
 800ae62:	4770      	bx	lr

0800ae64 <_raise_r>:
 800ae64:	291f      	cmp	r1, #31
 800ae66:	b538      	push	{r3, r4, r5, lr}
 800ae68:	4604      	mov	r4, r0
 800ae6a:	460d      	mov	r5, r1
 800ae6c:	d904      	bls.n	800ae78 <_raise_r+0x14>
 800ae6e:	2316      	movs	r3, #22
 800ae70:	6003      	str	r3, [r0, #0]
 800ae72:	f04f 30ff 	mov.w	r0, #4294967295
 800ae76:	bd38      	pop	{r3, r4, r5, pc}
 800ae78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae7a:	b112      	cbz	r2, 800ae82 <_raise_r+0x1e>
 800ae7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae80:	b94b      	cbnz	r3, 800ae96 <_raise_r+0x32>
 800ae82:	4620      	mov	r0, r4
 800ae84:	f000 f830 	bl	800aee8 <_getpid_r>
 800ae88:	462a      	mov	r2, r5
 800ae8a:	4601      	mov	r1, r0
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae92:	f000 b817 	b.w	800aec4 <_kill_r>
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d00a      	beq.n	800aeb0 <_raise_r+0x4c>
 800ae9a:	1c59      	adds	r1, r3, #1
 800ae9c:	d103      	bne.n	800aea6 <_raise_r+0x42>
 800ae9e:	2316      	movs	r3, #22
 800aea0:	6003      	str	r3, [r0, #0]
 800aea2:	2001      	movs	r0, #1
 800aea4:	e7e7      	b.n	800ae76 <_raise_r+0x12>
 800aea6:	2400      	movs	r4, #0
 800aea8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aeac:	4628      	mov	r0, r5
 800aeae:	4798      	blx	r3
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e7e0      	b.n	800ae76 <_raise_r+0x12>

0800aeb4 <raise>:
 800aeb4:	4b02      	ldr	r3, [pc, #8]	; (800aec0 <raise+0xc>)
 800aeb6:	4601      	mov	r1, r0
 800aeb8:	6818      	ldr	r0, [r3, #0]
 800aeba:	f7ff bfd3 	b.w	800ae64 <_raise_r>
 800aebe:	bf00      	nop
 800aec0:	20000008 	.word	0x20000008

0800aec4 <_kill_r>:
 800aec4:	b538      	push	{r3, r4, r5, lr}
 800aec6:	4d07      	ldr	r5, [pc, #28]	; (800aee4 <_kill_r+0x20>)
 800aec8:	2300      	movs	r3, #0
 800aeca:	4604      	mov	r4, r0
 800aecc:	4608      	mov	r0, r1
 800aece:	4611      	mov	r1, r2
 800aed0:	602b      	str	r3, [r5, #0]
 800aed2:	f7f6 ff39 	bl	8001d48 <_kill>
 800aed6:	1c43      	adds	r3, r0, #1
 800aed8:	d102      	bne.n	800aee0 <_kill_r+0x1c>
 800aeda:	682b      	ldr	r3, [r5, #0]
 800aedc:	b103      	cbz	r3, 800aee0 <_kill_r+0x1c>
 800aede:	6023      	str	r3, [r4, #0]
 800aee0:	bd38      	pop	{r3, r4, r5, pc}
 800aee2:	bf00      	nop
 800aee4:	2000090c 	.word	0x2000090c

0800aee8 <_getpid_r>:
 800aee8:	f7f6 bf26 	b.w	8001d38 <_getpid>

0800aeec <_fstat_r>:
 800aeec:	b538      	push	{r3, r4, r5, lr}
 800aeee:	4d07      	ldr	r5, [pc, #28]	; (800af0c <_fstat_r+0x20>)
 800aef0:	2300      	movs	r3, #0
 800aef2:	4604      	mov	r4, r0
 800aef4:	4608      	mov	r0, r1
 800aef6:	4611      	mov	r1, r2
 800aef8:	602b      	str	r3, [r5, #0]
 800aefa:	f7f6 ff84 	bl	8001e06 <_fstat>
 800aefe:	1c43      	adds	r3, r0, #1
 800af00:	d102      	bne.n	800af08 <_fstat_r+0x1c>
 800af02:	682b      	ldr	r3, [r5, #0]
 800af04:	b103      	cbz	r3, 800af08 <_fstat_r+0x1c>
 800af06:	6023      	str	r3, [r4, #0]
 800af08:	bd38      	pop	{r3, r4, r5, pc}
 800af0a:	bf00      	nop
 800af0c:	2000090c 	.word	0x2000090c

0800af10 <_isatty_r>:
 800af10:	b538      	push	{r3, r4, r5, lr}
 800af12:	4d06      	ldr	r5, [pc, #24]	; (800af2c <_isatty_r+0x1c>)
 800af14:	2300      	movs	r3, #0
 800af16:	4604      	mov	r4, r0
 800af18:	4608      	mov	r0, r1
 800af1a:	602b      	str	r3, [r5, #0]
 800af1c:	f7f6 ff83 	bl	8001e26 <_isatty>
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	d102      	bne.n	800af2a <_isatty_r+0x1a>
 800af24:	682b      	ldr	r3, [r5, #0]
 800af26:	b103      	cbz	r3, 800af2a <_isatty_r+0x1a>
 800af28:	6023      	str	r3, [r4, #0]
 800af2a:	bd38      	pop	{r3, r4, r5, pc}
 800af2c:	2000090c 	.word	0x2000090c

0800af30 <round>:
 800af30:	ec51 0b10 	vmov	r0, r1, d0
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800af3a:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800af3e:	2c13      	cmp	r4, #19
 800af40:	ee10 2a10 	vmov	r2, s0
 800af44:	460b      	mov	r3, r1
 800af46:	dc19      	bgt.n	800af7c <round+0x4c>
 800af48:	2c00      	cmp	r4, #0
 800af4a:	da09      	bge.n	800af60 <round+0x30>
 800af4c:	3401      	adds	r4, #1
 800af4e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800af52:	d103      	bne.n	800af5c <round+0x2c>
 800af54:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800af58:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af5c:	2200      	movs	r2, #0
 800af5e:	e028      	b.n	800afb2 <round+0x82>
 800af60:	4d15      	ldr	r5, [pc, #84]	; (800afb8 <round+0x88>)
 800af62:	4125      	asrs	r5, r4
 800af64:	ea01 0605 	and.w	r6, r1, r5
 800af68:	4332      	orrs	r2, r6
 800af6a:	d00e      	beq.n	800af8a <round+0x5a>
 800af6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800af70:	fa42 f404 	asr.w	r4, r2, r4
 800af74:	4423      	add	r3, r4
 800af76:	ea23 0305 	bic.w	r3, r3, r5
 800af7a:	e7ef      	b.n	800af5c <round+0x2c>
 800af7c:	2c33      	cmp	r4, #51	; 0x33
 800af7e:	dd07      	ble.n	800af90 <round+0x60>
 800af80:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800af84:	d101      	bne.n	800af8a <round+0x5a>
 800af86:	f7f5 f9a1 	bl	80002cc <__adddf3>
 800af8a:	ec41 0b10 	vmov	d0, r0, r1
 800af8e:	bd70      	pop	{r4, r5, r6, pc}
 800af90:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800af94:	f04f 35ff 	mov.w	r5, #4294967295
 800af98:	40f5      	lsrs	r5, r6
 800af9a:	4228      	tst	r0, r5
 800af9c:	d0f5      	beq.n	800af8a <round+0x5a>
 800af9e:	2101      	movs	r1, #1
 800afa0:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800afa4:	fa01 f404 	lsl.w	r4, r1, r4
 800afa8:	1912      	adds	r2, r2, r4
 800afaa:	bf28      	it	cs
 800afac:	185b      	addcs	r3, r3, r1
 800afae:	ea22 0205 	bic.w	r2, r2, r5
 800afb2:	4619      	mov	r1, r3
 800afb4:	4610      	mov	r0, r2
 800afb6:	e7e8      	b.n	800af8a <round+0x5a>
 800afb8:	000fffff 	.word	0x000fffff

0800afbc <pow>:
 800afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbe:	ed2d 8b02 	vpush	{d8}
 800afc2:	eeb0 8a40 	vmov.f32	s16, s0
 800afc6:	eef0 8a60 	vmov.f32	s17, s1
 800afca:	ec55 4b11 	vmov	r4, r5, d1
 800afce:	f000 f867 	bl	800b0a0 <__ieee754_pow>
 800afd2:	4622      	mov	r2, r4
 800afd4:	462b      	mov	r3, r5
 800afd6:	4620      	mov	r0, r4
 800afd8:	4629      	mov	r1, r5
 800afda:	ec57 6b10 	vmov	r6, r7, d0
 800afde:	f7f5 fdc5 	bl	8000b6c <__aeabi_dcmpun>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	d13b      	bne.n	800b05e <pow+0xa2>
 800afe6:	ec51 0b18 	vmov	r0, r1, d8
 800afea:	2200      	movs	r2, #0
 800afec:	2300      	movs	r3, #0
 800afee:	f7f5 fd8b 	bl	8000b08 <__aeabi_dcmpeq>
 800aff2:	b1b8      	cbz	r0, 800b024 <pow+0x68>
 800aff4:	2200      	movs	r2, #0
 800aff6:	2300      	movs	r3, #0
 800aff8:	4620      	mov	r0, r4
 800affa:	4629      	mov	r1, r5
 800affc:	f7f5 fd84 	bl	8000b08 <__aeabi_dcmpeq>
 800b000:	2800      	cmp	r0, #0
 800b002:	d146      	bne.n	800b092 <pow+0xd6>
 800b004:	ec45 4b10 	vmov	d0, r4, r5
 800b008:	f000 fe63 	bl	800bcd2 <finite>
 800b00c:	b338      	cbz	r0, 800b05e <pow+0xa2>
 800b00e:	2200      	movs	r2, #0
 800b010:	2300      	movs	r3, #0
 800b012:	4620      	mov	r0, r4
 800b014:	4629      	mov	r1, r5
 800b016:	f7f5 fd81 	bl	8000b1c <__aeabi_dcmplt>
 800b01a:	b300      	cbz	r0, 800b05e <pow+0xa2>
 800b01c:	f7fb fa34 	bl	8006488 <__errno>
 800b020:	2322      	movs	r3, #34	; 0x22
 800b022:	e01b      	b.n	800b05c <pow+0xa0>
 800b024:	ec47 6b10 	vmov	d0, r6, r7
 800b028:	f000 fe53 	bl	800bcd2 <finite>
 800b02c:	b9e0      	cbnz	r0, 800b068 <pow+0xac>
 800b02e:	eeb0 0a48 	vmov.f32	s0, s16
 800b032:	eef0 0a68 	vmov.f32	s1, s17
 800b036:	f000 fe4c 	bl	800bcd2 <finite>
 800b03a:	b1a8      	cbz	r0, 800b068 <pow+0xac>
 800b03c:	ec45 4b10 	vmov	d0, r4, r5
 800b040:	f000 fe47 	bl	800bcd2 <finite>
 800b044:	b180      	cbz	r0, 800b068 <pow+0xac>
 800b046:	4632      	mov	r2, r6
 800b048:	463b      	mov	r3, r7
 800b04a:	4630      	mov	r0, r6
 800b04c:	4639      	mov	r1, r7
 800b04e:	f7f5 fd8d 	bl	8000b6c <__aeabi_dcmpun>
 800b052:	2800      	cmp	r0, #0
 800b054:	d0e2      	beq.n	800b01c <pow+0x60>
 800b056:	f7fb fa17 	bl	8006488 <__errno>
 800b05a:	2321      	movs	r3, #33	; 0x21
 800b05c:	6003      	str	r3, [r0, #0]
 800b05e:	ecbd 8b02 	vpop	{d8}
 800b062:	ec47 6b10 	vmov	d0, r6, r7
 800b066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b068:	2200      	movs	r2, #0
 800b06a:	2300      	movs	r3, #0
 800b06c:	4630      	mov	r0, r6
 800b06e:	4639      	mov	r1, r7
 800b070:	f7f5 fd4a 	bl	8000b08 <__aeabi_dcmpeq>
 800b074:	2800      	cmp	r0, #0
 800b076:	d0f2      	beq.n	800b05e <pow+0xa2>
 800b078:	eeb0 0a48 	vmov.f32	s0, s16
 800b07c:	eef0 0a68 	vmov.f32	s1, s17
 800b080:	f000 fe27 	bl	800bcd2 <finite>
 800b084:	2800      	cmp	r0, #0
 800b086:	d0ea      	beq.n	800b05e <pow+0xa2>
 800b088:	ec45 4b10 	vmov	d0, r4, r5
 800b08c:	f000 fe21 	bl	800bcd2 <finite>
 800b090:	e7c3      	b.n	800b01a <pow+0x5e>
 800b092:	4f01      	ldr	r7, [pc, #4]	; (800b098 <pow+0xdc>)
 800b094:	2600      	movs	r6, #0
 800b096:	e7e2      	b.n	800b05e <pow+0xa2>
 800b098:	3ff00000 	.word	0x3ff00000
 800b09c:	00000000 	.word	0x00000000

0800b0a0 <__ieee754_pow>:
 800b0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a4:	ed2d 8b06 	vpush	{d8-d10}
 800b0a8:	b089      	sub	sp, #36	; 0x24
 800b0aa:	ed8d 1b00 	vstr	d1, [sp]
 800b0ae:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b0b2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b0b6:	ea58 0102 	orrs.w	r1, r8, r2
 800b0ba:	ec57 6b10 	vmov	r6, r7, d0
 800b0be:	d115      	bne.n	800b0ec <__ieee754_pow+0x4c>
 800b0c0:	19b3      	adds	r3, r6, r6
 800b0c2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b0c6:	4152      	adcs	r2, r2
 800b0c8:	4299      	cmp	r1, r3
 800b0ca:	4b89      	ldr	r3, [pc, #548]	; (800b2f0 <__ieee754_pow+0x250>)
 800b0cc:	4193      	sbcs	r3, r2
 800b0ce:	f080 84d2 	bcs.w	800ba76 <__ieee754_pow+0x9d6>
 800b0d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	4639      	mov	r1, r7
 800b0da:	f7f5 f8f7 	bl	80002cc <__adddf3>
 800b0de:	ec41 0b10 	vmov	d0, r0, r1
 800b0e2:	b009      	add	sp, #36	; 0x24
 800b0e4:	ecbd 8b06 	vpop	{d8-d10}
 800b0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ec:	4b81      	ldr	r3, [pc, #516]	; (800b2f4 <__ieee754_pow+0x254>)
 800b0ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b0f2:	429c      	cmp	r4, r3
 800b0f4:	ee10 aa10 	vmov	sl, s0
 800b0f8:	463d      	mov	r5, r7
 800b0fa:	dc06      	bgt.n	800b10a <__ieee754_pow+0x6a>
 800b0fc:	d101      	bne.n	800b102 <__ieee754_pow+0x62>
 800b0fe:	2e00      	cmp	r6, #0
 800b100:	d1e7      	bne.n	800b0d2 <__ieee754_pow+0x32>
 800b102:	4598      	cmp	r8, r3
 800b104:	dc01      	bgt.n	800b10a <__ieee754_pow+0x6a>
 800b106:	d10f      	bne.n	800b128 <__ieee754_pow+0x88>
 800b108:	b172      	cbz	r2, 800b128 <__ieee754_pow+0x88>
 800b10a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b10e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b112:	ea55 050a 	orrs.w	r5, r5, sl
 800b116:	d1dc      	bne.n	800b0d2 <__ieee754_pow+0x32>
 800b118:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b11c:	18db      	adds	r3, r3, r3
 800b11e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b122:	4152      	adcs	r2, r2
 800b124:	429d      	cmp	r5, r3
 800b126:	e7d0      	b.n	800b0ca <__ieee754_pow+0x2a>
 800b128:	2d00      	cmp	r5, #0
 800b12a:	da3b      	bge.n	800b1a4 <__ieee754_pow+0x104>
 800b12c:	4b72      	ldr	r3, [pc, #456]	; (800b2f8 <__ieee754_pow+0x258>)
 800b12e:	4598      	cmp	r8, r3
 800b130:	dc51      	bgt.n	800b1d6 <__ieee754_pow+0x136>
 800b132:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b136:	4598      	cmp	r8, r3
 800b138:	f340 84ac 	ble.w	800ba94 <__ieee754_pow+0x9f4>
 800b13c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b140:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b144:	2b14      	cmp	r3, #20
 800b146:	dd0f      	ble.n	800b168 <__ieee754_pow+0xc8>
 800b148:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b14c:	fa22 f103 	lsr.w	r1, r2, r3
 800b150:	fa01 f303 	lsl.w	r3, r1, r3
 800b154:	4293      	cmp	r3, r2
 800b156:	f040 849d 	bne.w	800ba94 <__ieee754_pow+0x9f4>
 800b15a:	f001 0101 	and.w	r1, r1, #1
 800b15e:	f1c1 0302 	rsb	r3, r1, #2
 800b162:	9304      	str	r3, [sp, #16]
 800b164:	b182      	cbz	r2, 800b188 <__ieee754_pow+0xe8>
 800b166:	e05f      	b.n	800b228 <__ieee754_pow+0x188>
 800b168:	2a00      	cmp	r2, #0
 800b16a:	d15b      	bne.n	800b224 <__ieee754_pow+0x184>
 800b16c:	f1c3 0314 	rsb	r3, r3, #20
 800b170:	fa48 f103 	asr.w	r1, r8, r3
 800b174:	fa01 f303 	lsl.w	r3, r1, r3
 800b178:	4543      	cmp	r3, r8
 800b17a:	f040 8488 	bne.w	800ba8e <__ieee754_pow+0x9ee>
 800b17e:	f001 0101 	and.w	r1, r1, #1
 800b182:	f1c1 0302 	rsb	r3, r1, #2
 800b186:	9304      	str	r3, [sp, #16]
 800b188:	4b5c      	ldr	r3, [pc, #368]	; (800b2fc <__ieee754_pow+0x25c>)
 800b18a:	4598      	cmp	r8, r3
 800b18c:	d132      	bne.n	800b1f4 <__ieee754_pow+0x154>
 800b18e:	f1b9 0f00 	cmp.w	r9, #0
 800b192:	f280 8478 	bge.w	800ba86 <__ieee754_pow+0x9e6>
 800b196:	4959      	ldr	r1, [pc, #356]	; (800b2fc <__ieee754_pow+0x25c>)
 800b198:	4632      	mov	r2, r6
 800b19a:	463b      	mov	r3, r7
 800b19c:	2000      	movs	r0, #0
 800b19e:	f7f5 fb75 	bl	800088c <__aeabi_ddiv>
 800b1a2:	e79c      	b.n	800b0de <__ieee754_pow+0x3e>
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	9304      	str	r3, [sp, #16]
 800b1a8:	2a00      	cmp	r2, #0
 800b1aa:	d13d      	bne.n	800b228 <__ieee754_pow+0x188>
 800b1ac:	4b51      	ldr	r3, [pc, #324]	; (800b2f4 <__ieee754_pow+0x254>)
 800b1ae:	4598      	cmp	r8, r3
 800b1b0:	d1ea      	bne.n	800b188 <__ieee754_pow+0xe8>
 800b1b2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b1b6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b1ba:	ea53 030a 	orrs.w	r3, r3, sl
 800b1be:	f000 845a 	beq.w	800ba76 <__ieee754_pow+0x9d6>
 800b1c2:	4b4f      	ldr	r3, [pc, #316]	; (800b300 <__ieee754_pow+0x260>)
 800b1c4:	429c      	cmp	r4, r3
 800b1c6:	dd08      	ble.n	800b1da <__ieee754_pow+0x13a>
 800b1c8:	f1b9 0f00 	cmp.w	r9, #0
 800b1cc:	f2c0 8457 	blt.w	800ba7e <__ieee754_pow+0x9de>
 800b1d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1d4:	e783      	b.n	800b0de <__ieee754_pow+0x3e>
 800b1d6:	2302      	movs	r3, #2
 800b1d8:	e7e5      	b.n	800b1a6 <__ieee754_pow+0x106>
 800b1da:	f1b9 0f00 	cmp.w	r9, #0
 800b1de:	f04f 0000 	mov.w	r0, #0
 800b1e2:	f04f 0100 	mov.w	r1, #0
 800b1e6:	f6bf af7a 	bge.w	800b0de <__ieee754_pow+0x3e>
 800b1ea:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b1ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b1f2:	e774      	b.n	800b0de <__ieee754_pow+0x3e>
 800b1f4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b1f8:	d106      	bne.n	800b208 <__ieee754_pow+0x168>
 800b1fa:	4632      	mov	r2, r6
 800b1fc:	463b      	mov	r3, r7
 800b1fe:	4630      	mov	r0, r6
 800b200:	4639      	mov	r1, r7
 800b202:	f7f5 fa19 	bl	8000638 <__aeabi_dmul>
 800b206:	e76a      	b.n	800b0de <__ieee754_pow+0x3e>
 800b208:	4b3e      	ldr	r3, [pc, #248]	; (800b304 <__ieee754_pow+0x264>)
 800b20a:	4599      	cmp	r9, r3
 800b20c:	d10c      	bne.n	800b228 <__ieee754_pow+0x188>
 800b20e:	2d00      	cmp	r5, #0
 800b210:	db0a      	blt.n	800b228 <__ieee754_pow+0x188>
 800b212:	ec47 6b10 	vmov	d0, r6, r7
 800b216:	b009      	add	sp, #36	; 0x24
 800b218:	ecbd 8b06 	vpop	{d8-d10}
 800b21c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b220:	f000 bc6c 	b.w	800bafc <__ieee754_sqrt>
 800b224:	2300      	movs	r3, #0
 800b226:	9304      	str	r3, [sp, #16]
 800b228:	ec47 6b10 	vmov	d0, r6, r7
 800b22c:	f000 fd48 	bl	800bcc0 <fabs>
 800b230:	ec51 0b10 	vmov	r0, r1, d0
 800b234:	f1ba 0f00 	cmp.w	sl, #0
 800b238:	d129      	bne.n	800b28e <__ieee754_pow+0x1ee>
 800b23a:	b124      	cbz	r4, 800b246 <__ieee754_pow+0x1a6>
 800b23c:	4b2f      	ldr	r3, [pc, #188]	; (800b2fc <__ieee754_pow+0x25c>)
 800b23e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b242:	429a      	cmp	r2, r3
 800b244:	d123      	bne.n	800b28e <__ieee754_pow+0x1ee>
 800b246:	f1b9 0f00 	cmp.w	r9, #0
 800b24a:	da05      	bge.n	800b258 <__ieee754_pow+0x1b8>
 800b24c:	4602      	mov	r2, r0
 800b24e:	460b      	mov	r3, r1
 800b250:	2000      	movs	r0, #0
 800b252:	492a      	ldr	r1, [pc, #168]	; (800b2fc <__ieee754_pow+0x25c>)
 800b254:	f7f5 fb1a 	bl	800088c <__aeabi_ddiv>
 800b258:	2d00      	cmp	r5, #0
 800b25a:	f6bf af40 	bge.w	800b0de <__ieee754_pow+0x3e>
 800b25e:	9b04      	ldr	r3, [sp, #16]
 800b260:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b264:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b268:	4323      	orrs	r3, r4
 800b26a:	d108      	bne.n	800b27e <__ieee754_pow+0x1de>
 800b26c:	4602      	mov	r2, r0
 800b26e:	460b      	mov	r3, r1
 800b270:	4610      	mov	r0, r2
 800b272:	4619      	mov	r1, r3
 800b274:	f7f5 f828 	bl	80002c8 <__aeabi_dsub>
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	e78f      	b.n	800b19e <__ieee754_pow+0xfe>
 800b27e:	9b04      	ldr	r3, [sp, #16]
 800b280:	2b01      	cmp	r3, #1
 800b282:	f47f af2c 	bne.w	800b0de <__ieee754_pow+0x3e>
 800b286:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b28a:	4619      	mov	r1, r3
 800b28c:	e727      	b.n	800b0de <__ieee754_pow+0x3e>
 800b28e:	0feb      	lsrs	r3, r5, #31
 800b290:	3b01      	subs	r3, #1
 800b292:	9306      	str	r3, [sp, #24]
 800b294:	9a06      	ldr	r2, [sp, #24]
 800b296:	9b04      	ldr	r3, [sp, #16]
 800b298:	4313      	orrs	r3, r2
 800b29a:	d102      	bne.n	800b2a2 <__ieee754_pow+0x202>
 800b29c:	4632      	mov	r2, r6
 800b29e:	463b      	mov	r3, r7
 800b2a0:	e7e6      	b.n	800b270 <__ieee754_pow+0x1d0>
 800b2a2:	4b19      	ldr	r3, [pc, #100]	; (800b308 <__ieee754_pow+0x268>)
 800b2a4:	4598      	cmp	r8, r3
 800b2a6:	f340 80fb 	ble.w	800b4a0 <__ieee754_pow+0x400>
 800b2aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b2ae:	4598      	cmp	r8, r3
 800b2b0:	4b13      	ldr	r3, [pc, #76]	; (800b300 <__ieee754_pow+0x260>)
 800b2b2:	dd0c      	ble.n	800b2ce <__ieee754_pow+0x22e>
 800b2b4:	429c      	cmp	r4, r3
 800b2b6:	dc0f      	bgt.n	800b2d8 <__ieee754_pow+0x238>
 800b2b8:	f1b9 0f00 	cmp.w	r9, #0
 800b2bc:	da0f      	bge.n	800b2de <__ieee754_pow+0x23e>
 800b2be:	2000      	movs	r0, #0
 800b2c0:	b009      	add	sp, #36	; 0x24
 800b2c2:	ecbd 8b06 	vpop	{d8-d10}
 800b2c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ca:	f000 bcf0 	b.w	800bcae <__math_oflow>
 800b2ce:	429c      	cmp	r4, r3
 800b2d0:	dbf2      	blt.n	800b2b8 <__ieee754_pow+0x218>
 800b2d2:	4b0a      	ldr	r3, [pc, #40]	; (800b2fc <__ieee754_pow+0x25c>)
 800b2d4:	429c      	cmp	r4, r3
 800b2d6:	dd19      	ble.n	800b30c <__ieee754_pow+0x26c>
 800b2d8:	f1b9 0f00 	cmp.w	r9, #0
 800b2dc:	dcef      	bgt.n	800b2be <__ieee754_pow+0x21e>
 800b2de:	2000      	movs	r0, #0
 800b2e0:	b009      	add	sp, #36	; 0x24
 800b2e2:	ecbd 8b06 	vpop	{d8-d10}
 800b2e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ea:	f000 bcd7 	b.w	800bc9c <__math_uflow>
 800b2ee:	bf00      	nop
 800b2f0:	fff00000 	.word	0xfff00000
 800b2f4:	7ff00000 	.word	0x7ff00000
 800b2f8:	433fffff 	.word	0x433fffff
 800b2fc:	3ff00000 	.word	0x3ff00000
 800b300:	3fefffff 	.word	0x3fefffff
 800b304:	3fe00000 	.word	0x3fe00000
 800b308:	41e00000 	.word	0x41e00000
 800b30c:	4b60      	ldr	r3, [pc, #384]	; (800b490 <__ieee754_pow+0x3f0>)
 800b30e:	2200      	movs	r2, #0
 800b310:	f7f4 ffda 	bl	80002c8 <__aeabi_dsub>
 800b314:	a354      	add	r3, pc, #336	; (adr r3, 800b468 <__ieee754_pow+0x3c8>)
 800b316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31a:	4604      	mov	r4, r0
 800b31c:	460d      	mov	r5, r1
 800b31e:	f7f5 f98b 	bl	8000638 <__aeabi_dmul>
 800b322:	a353      	add	r3, pc, #332	; (adr r3, 800b470 <__ieee754_pow+0x3d0>)
 800b324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b328:	4606      	mov	r6, r0
 800b32a:	460f      	mov	r7, r1
 800b32c:	4620      	mov	r0, r4
 800b32e:	4629      	mov	r1, r5
 800b330:	f7f5 f982 	bl	8000638 <__aeabi_dmul>
 800b334:	4b57      	ldr	r3, [pc, #348]	; (800b494 <__ieee754_pow+0x3f4>)
 800b336:	4682      	mov	sl, r0
 800b338:	468b      	mov	fp, r1
 800b33a:	2200      	movs	r2, #0
 800b33c:	4620      	mov	r0, r4
 800b33e:	4629      	mov	r1, r5
 800b340:	f7f5 f97a 	bl	8000638 <__aeabi_dmul>
 800b344:	4602      	mov	r2, r0
 800b346:	460b      	mov	r3, r1
 800b348:	a14b      	add	r1, pc, #300	; (adr r1, 800b478 <__ieee754_pow+0x3d8>)
 800b34a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b34e:	f7f4 ffbb 	bl	80002c8 <__aeabi_dsub>
 800b352:	4622      	mov	r2, r4
 800b354:	462b      	mov	r3, r5
 800b356:	f7f5 f96f 	bl	8000638 <__aeabi_dmul>
 800b35a:	4602      	mov	r2, r0
 800b35c:	460b      	mov	r3, r1
 800b35e:	2000      	movs	r0, #0
 800b360:	494d      	ldr	r1, [pc, #308]	; (800b498 <__ieee754_pow+0x3f8>)
 800b362:	f7f4 ffb1 	bl	80002c8 <__aeabi_dsub>
 800b366:	4622      	mov	r2, r4
 800b368:	4680      	mov	r8, r0
 800b36a:	4689      	mov	r9, r1
 800b36c:	462b      	mov	r3, r5
 800b36e:	4620      	mov	r0, r4
 800b370:	4629      	mov	r1, r5
 800b372:	f7f5 f961 	bl	8000638 <__aeabi_dmul>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	4640      	mov	r0, r8
 800b37c:	4649      	mov	r1, r9
 800b37e:	f7f5 f95b 	bl	8000638 <__aeabi_dmul>
 800b382:	a33f      	add	r3, pc, #252	; (adr r3, 800b480 <__ieee754_pow+0x3e0>)
 800b384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b388:	f7f5 f956 	bl	8000638 <__aeabi_dmul>
 800b38c:	4602      	mov	r2, r0
 800b38e:	460b      	mov	r3, r1
 800b390:	4650      	mov	r0, sl
 800b392:	4659      	mov	r1, fp
 800b394:	f7f4 ff98 	bl	80002c8 <__aeabi_dsub>
 800b398:	4602      	mov	r2, r0
 800b39a:	460b      	mov	r3, r1
 800b39c:	4680      	mov	r8, r0
 800b39e:	4689      	mov	r9, r1
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	4639      	mov	r1, r7
 800b3a4:	f7f4 ff92 	bl	80002cc <__adddf3>
 800b3a8:	2000      	movs	r0, #0
 800b3aa:	4632      	mov	r2, r6
 800b3ac:	463b      	mov	r3, r7
 800b3ae:	4604      	mov	r4, r0
 800b3b0:	460d      	mov	r5, r1
 800b3b2:	f7f4 ff89 	bl	80002c8 <__aeabi_dsub>
 800b3b6:	4602      	mov	r2, r0
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	4640      	mov	r0, r8
 800b3bc:	4649      	mov	r1, r9
 800b3be:	f7f4 ff83 	bl	80002c8 <__aeabi_dsub>
 800b3c2:	9b04      	ldr	r3, [sp, #16]
 800b3c4:	9a06      	ldr	r2, [sp, #24]
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	4682      	mov	sl, r0
 800b3cc:	468b      	mov	fp, r1
 800b3ce:	f040 81e7 	bne.w	800b7a0 <__ieee754_pow+0x700>
 800b3d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800b488 <__ieee754_pow+0x3e8>
 800b3d6:	eeb0 8a47 	vmov.f32	s16, s14
 800b3da:	eef0 8a67 	vmov.f32	s17, s15
 800b3de:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b3e2:	2600      	movs	r6, #0
 800b3e4:	4632      	mov	r2, r6
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3ec:	f7f4 ff6c 	bl	80002c8 <__aeabi_dsub>
 800b3f0:	4622      	mov	r2, r4
 800b3f2:	462b      	mov	r3, r5
 800b3f4:	f7f5 f920 	bl	8000638 <__aeabi_dmul>
 800b3f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3fc:	4680      	mov	r8, r0
 800b3fe:	4689      	mov	r9, r1
 800b400:	4650      	mov	r0, sl
 800b402:	4659      	mov	r1, fp
 800b404:	f7f5 f918 	bl	8000638 <__aeabi_dmul>
 800b408:	4602      	mov	r2, r0
 800b40a:	460b      	mov	r3, r1
 800b40c:	4640      	mov	r0, r8
 800b40e:	4649      	mov	r1, r9
 800b410:	f7f4 ff5c 	bl	80002cc <__adddf3>
 800b414:	4632      	mov	r2, r6
 800b416:	463b      	mov	r3, r7
 800b418:	4680      	mov	r8, r0
 800b41a:	4689      	mov	r9, r1
 800b41c:	4620      	mov	r0, r4
 800b41e:	4629      	mov	r1, r5
 800b420:	f7f5 f90a 	bl	8000638 <__aeabi_dmul>
 800b424:	460b      	mov	r3, r1
 800b426:	4604      	mov	r4, r0
 800b428:	460d      	mov	r5, r1
 800b42a:	4602      	mov	r2, r0
 800b42c:	4649      	mov	r1, r9
 800b42e:	4640      	mov	r0, r8
 800b430:	f7f4 ff4c 	bl	80002cc <__adddf3>
 800b434:	4b19      	ldr	r3, [pc, #100]	; (800b49c <__ieee754_pow+0x3fc>)
 800b436:	4299      	cmp	r1, r3
 800b438:	ec45 4b19 	vmov	d9, r4, r5
 800b43c:	4606      	mov	r6, r0
 800b43e:	460f      	mov	r7, r1
 800b440:	468b      	mov	fp, r1
 800b442:	f340 82f1 	ble.w	800ba28 <__ieee754_pow+0x988>
 800b446:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b44a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b44e:	4303      	orrs	r3, r0
 800b450:	f000 81e4 	beq.w	800b81c <__ieee754_pow+0x77c>
 800b454:	ec51 0b18 	vmov	r0, r1, d8
 800b458:	2200      	movs	r2, #0
 800b45a:	2300      	movs	r3, #0
 800b45c:	f7f5 fb5e 	bl	8000b1c <__aeabi_dcmplt>
 800b460:	3800      	subs	r0, #0
 800b462:	bf18      	it	ne
 800b464:	2001      	movne	r0, #1
 800b466:	e72b      	b.n	800b2c0 <__ieee754_pow+0x220>
 800b468:	60000000 	.word	0x60000000
 800b46c:	3ff71547 	.word	0x3ff71547
 800b470:	f85ddf44 	.word	0xf85ddf44
 800b474:	3e54ae0b 	.word	0x3e54ae0b
 800b478:	55555555 	.word	0x55555555
 800b47c:	3fd55555 	.word	0x3fd55555
 800b480:	652b82fe 	.word	0x652b82fe
 800b484:	3ff71547 	.word	0x3ff71547
 800b488:	00000000 	.word	0x00000000
 800b48c:	bff00000 	.word	0xbff00000
 800b490:	3ff00000 	.word	0x3ff00000
 800b494:	3fd00000 	.word	0x3fd00000
 800b498:	3fe00000 	.word	0x3fe00000
 800b49c:	408fffff 	.word	0x408fffff
 800b4a0:	4bd5      	ldr	r3, [pc, #852]	; (800b7f8 <__ieee754_pow+0x758>)
 800b4a2:	402b      	ands	r3, r5
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	b92b      	cbnz	r3, 800b4b4 <__ieee754_pow+0x414>
 800b4a8:	4bd4      	ldr	r3, [pc, #848]	; (800b7fc <__ieee754_pow+0x75c>)
 800b4aa:	f7f5 f8c5 	bl	8000638 <__aeabi_dmul>
 800b4ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	1523      	asrs	r3, r4, #20
 800b4b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b4ba:	4413      	add	r3, r2
 800b4bc:	9305      	str	r3, [sp, #20]
 800b4be:	4bd0      	ldr	r3, [pc, #832]	; (800b800 <__ieee754_pow+0x760>)
 800b4c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b4c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b4c8:	429c      	cmp	r4, r3
 800b4ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b4ce:	dd08      	ble.n	800b4e2 <__ieee754_pow+0x442>
 800b4d0:	4bcc      	ldr	r3, [pc, #816]	; (800b804 <__ieee754_pow+0x764>)
 800b4d2:	429c      	cmp	r4, r3
 800b4d4:	f340 8162 	ble.w	800b79c <__ieee754_pow+0x6fc>
 800b4d8:	9b05      	ldr	r3, [sp, #20]
 800b4da:	3301      	adds	r3, #1
 800b4dc:	9305      	str	r3, [sp, #20]
 800b4de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b4e2:	2400      	movs	r4, #0
 800b4e4:	00e3      	lsls	r3, r4, #3
 800b4e6:	9307      	str	r3, [sp, #28]
 800b4e8:	4bc7      	ldr	r3, [pc, #796]	; (800b808 <__ieee754_pow+0x768>)
 800b4ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4ee:	ed93 7b00 	vldr	d7, [r3]
 800b4f2:	4629      	mov	r1, r5
 800b4f4:	ec53 2b17 	vmov	r2, r3, d7
 800b4f8:	eeb0 9a47 	vmov.f32	s18, s14
 800b4fc:	eef0 9a67 	vmov.f32	s19, s15
 800b500:	4682      	mov	sl, r0
 800b502:	f7f4 fee1 	bl	80002c8 <__aeabi_dsub>
 800b506:	4652      	mov	r2, sl
 800b508:	4606      	mov	r6, r0
 800b50a:	460f      	mov	r7, r1
 800b50c:	462b      	mov	r3, r5
 800b50e:	ec51 0b19 	vmov	r0, r1, d9
 800b512:	f7f4 fedb 	bl	80002cc <__adddf3>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	2000      	movs	r0, #0
 800b51c:	49bb      	ldr	r1, [pc, #748]	; (800b80c <__ieee754_pow+0x76c>)
 800b51e:	f7f5 f9b5 	bl	800088c <__aeabi_ddiv>
 800b522:	ec41 0b1a 	vmov	d10, r0, r1
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4630      	mov	r0, r6
 800b52c:	4639      	mov	r1, r7
 800b52e:	f7f5 f883 	bl	8000638 <__aeabi_dmul>
 800b532:	2300      	movs	r3, #0
 800b534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b538:	9302      	str	r3, [sp, #8]
 800b53a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b53e:	46ab      	mov	fp, r5
 800b540:	106d      	asrs	r5, r5, #1
 800b542:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b546:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b54a:	ec41 0b18 	vmov	d8, r0, r1
 800b54e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800b552:	2200      	movs	r2, #0
 800b554:	4640      	mov	r0, r8
 800b556:	4649      	mov	r1, r9
 800b558:	4614      	mov	r4, r2
 800b55a:	461d      	mov	r5, r3
 800b55c:	f7f5 f86c 	bl	8000638 <__aeabi_dmul>
 800b560:	4602      	mov	r2, r0
 800b562:	460b      	mov	r3, r1
 800b564:	4630      	mov	r0, r6
 800b566:	4639      	mov	r1, r7
 800b568:	f7f4 feae 	bl	80002c8 <__aeabi_dsub>
 800b56c:	ec53 2b19 	vmov	r2, r3, d9
 800b570:	4606      	mov	r6, r0
 800b572:	460f      	mov	r7, r1
 800b574:	4620      	mov	r0, r4
 800b576:	4629      	mov	r1, r5
 800b578:	f7f4 fea6 	bl	80002c8 <__aeabi_dsub>
 800b57c:	4602      	mov	r2, r0
 800b57e:	460b      	mov	r3, r1
 800b580:	4650      	mov	r0, sl
 800b582:	4659      	mov	r1, fp
 800b584:	f7f4 fea0 	bl	80002c8 <__aeabi_dsub>
 800b588:	4642      	mov	r2, r8
 800b58a:	464b      	mov	r3, r9
 800b58c:	f7f5 f854 	bl	8000638 <__aeabi_dmul>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	4630      	mov	r0, r6
 800b596:	4639      	mov	r1, r7
 800b598:	f7f4 fe96 	bl	80002c8 <__aeabi_dsub>
 800b59c:	ec53 2b1a 	vmov	r2, r3, d10
 800b5a0:	f7f5 f84a 	bl	8000638 <__aeabi_dmul>
 800b5a4:	ec53 2b18 	vmov	r2, r3, d8
 800b5a8:	ec41 0b19 	vmov	d9, r0, r1
 800b5ac:	ec51 0b18 	vmov	r0, r1, d8
 800b5b0:	f7f5 f842 	bl	8000638 <__aeabi_dmul>
 800b5b4:	a37c      	add	r3, pc, #496	; (adr r3, 800b7a8 <__ieee754_pow+0x708>)
 800b5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	460d      	mov	r5, r1
 800b5be:	f7f5 f83b 	bl	8000638 <__aeabi_dmul>
 800b5c2:	a37b      	add	r3, pc, #492	; (adr r3, 800b7b0 <__ieee754_pow+0x710>)
 800b5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c8:	f7f4 fe80 	bl	80002cc <__adddf3>
 800b5cc:	4622      	mov	r2, r4
 800b5ce:	462b      	mov	r3, r5
 800b5d0:	f7f5 f832 	bl	8000638 <__aeabi_dmul>
 800b5d4:	a378      	add	r3, pc, #480	; (adr r3, 800b7b8 <__ieee754_pow+0x718>)
 800b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5da:	f7f4 fe77 	bl	80002cc <__adddf3>
 800b5de:	4622      	mov	r2, r4
 800b5e0:	462b      	mov	r3, r5
 800b5e2:	f7f5 f829 	bl	8000638 <__aeabi_dmul>
 800b5e6:	a376      	add	r3, pc, #472	; (adr r3, 800b7c0 <__ieee754_pow+0x720>)
 800b5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ec:	f7f4 fe6e 	bl	80002cc <__adddf3>
 800b5f0:	4622      	mov	r2, r4
 800b5f2:	462b      	mov	r3, r5
 800b5f4:	f7f5 f820 	bl	8000638 <__aeabi_dmul>
 800b5f8:	a373      	add	r3, pc, #460	; (adr r3, 800b7c8 <__ieee754_pow+0x728>)
 800b5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fe:	f7f4 fe65 	bl	80002cc <__adddf3>
 800b602:	4622      	mov	r2, r4
 800b604:	462b      	mov	r3, r5
 800b606:	f7f5 f817 	bl	8000638 <__aeabi_dmul>
 800b60a:	a371      	add	r3, pc, #452	; (adr r3, 800b7d0 <__ieee754_pow+0x730>)
 800b60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b610:	f7f4 fe5c 	bl	80002cc <__adddf3>
 800b614:	4622      	mov	r2, r4
 800b616:	4606      	mov	r6, r0
 800b618:	460f      	mov	r7, r1
 800b61a:	462b      	mov	r3, r5
 800b61c:	4620      	mov	r0, r4
 800b61e:	4629      	mov	r1, r5
 800b620:	f7f5 f80a 	bl	8000638 <__aeabi_dmul>
 800b624:	4602      	mov	r2, r0
 800b626:	460b      	mov	r3, r1
 800b628:	4630      	mov	r0, r6
 800b62a:	4639      	mov	r1, r7
 800b62c:	f7f5 f804 	bl	8000638 <__aeabi_dmul>
 800b630:	4642      	mov	r2, r8
 800b632:	4604      	mov	r4, r0
 800b634:	460d      	mov	r5, r1
 800b636:	464b      	mov	r3, r9
 800b638:	ec51 0b18 	vmov	r0, r1, d8
 800b63c:	f7f4 fe46 	bl	80002cc <__adddf3>
 800b640:	ec53 2b19 	vmov	r2, r3, d9
 800b644:	f7f4 fff8 	bl	8000638 <__aeabi_dmul>
 800b648:	4622      	mov	r2, r4
 800b64a:	462b      	mov	r3, r5
 800b64c:	f7f4 fe3e 	bl	80002cc <__adddf3>
 800b650:	4642      	mov	r2, r8
 800b652:	4682      	mov	sl, r0
 800b654:	468b      	mov	fp, r1
 800b656:	464b      	mov	r3, r9
 800b658:	4640      	mov	r0, r8
 800b65a:	4649      	mov	r1, r9
 800b65c:	f7f4 ffec 	bl	8000638 <__aeabi_dmul>
 800b660:	4b6b      	ldr	r3, [pc, #428]	; (800b810 <__ieee754_pow+0x770>)
 800b662:	2200      	movs	r2, #0
 800b664:	4606      	mov	r6, r0
 800b666:	460f      	mov	r7, r1
 800b668:	f7f4 fe30 	bl	80002cc <__adddf3>
 800b66c:	4652      	mov	r2, sl
 800b66e:	465b      	mov	r3, fp
 800b670:	f7f4 fe2c 	bl	80002cc <__adddf3>
 800b674:	2000      	movs	r0, #0
 800b676:	4604      	mov	r4, r0
 800b678:	460d      	mov	r5, r1
 800b67a:	4602      	mov	r2, r0
 800b67c:	460b      	mov	r3, r1
 800b67e:	4640      	mov	r0, r8
 800b680:	4649      	mov	r1, r9
 800b682:	f7f4 ffd9 	bl	8000638 <__aeabi_dmul>
 800b686:	4b62      	ldr	r3, [pc, #392]	; (800b810 <__ieee754_pow+0x770>)
 800b688:	4680      	mov	r8, r0
 800b68a:	4689      	mov	r9, r1
 800b68c:	2200      	movs	r2, #0
 800b68e:	4620      	mov	r0, r4
 800b690:	4629      	mov	r1, r5
 800b692:	f7f4 fe19 	bl	80002c8 <__aeabi_dsub>
 800b696:	4632      	mov	r2, r6
 800b698:	463b      	mov	r3, r7
 800b69a:	f7f4 fe15 	bl	80002c8 <__aeabi_dsub>
 800b69e:	4602      	mov	r2, r0
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	4650      	mov	r0, sl
 800b6a4:	4659      	mov	r1, fp
 800b6a6:	f7f4 fe0f 	bl	80002c8 <__aeabi_dsub>
 800b6aa:	ec53 2b18 	vmov	r2, r3, d8
 800b6ae:	f7f4 ffc3 	bl	8000638 <__aeabi_dmul>
 800b6b2:	4622      	mov	r2, r4
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	460f      	mov	r7, r1
 800b6b8:	462b      	mov	r3, r5
 800b6ba:	ec51 0b19 	vmov	r0, r1, d9
 800b6be:	f7f4 ffbb 	bl	8000638 <__aeabi_dmul>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4630      	mov	r0, r6
 800b6c8:	4639      	mov	r1, r7
 800b6ca:	f7f4 fdff 	bl	80002cc <__adddf3>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	460f      	mov	r7, r1
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4640      	mov	r0, r8
 800b6d8:	4649      	mov	r1, r9
 800b6da:	f7f4 fdf7 	bl	80002cc <__adddf3>
 800b6de:	a33e      	add	r3, pc, #248	; (adr r3, 800b7d8 <__ieee754_pow+0x738>)
 800b6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	460d      	mov	r5, r1
 800b6ea:	f7f4 ffa5 	bl	8000638 <__aeabi_dmul>
 800b6ee:	4642      	mov	r2, r8
 800b6f0:	ec41 0b18 	vmov	d8, r0, r1
 800b6f4:	464b      	mov	r3, r9
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	4629      	mov	r1, r5
 800b6fa:	f7f4 fde5 	bl	80002c8 <__aeabi_dsub>
 800b6fe:	4602      	mov	r2, r0
 800b700:	460b      	mov	r3, r1
 800b702:	4630      	mov	r0, r6
 800b704:	4639      	mov	r1, r7
 800b706:	f7f4 fddf 	bl	80002c8 <__aeabi_dsub>
 800b70a:	a335      	add	r3, pc, #212	; (adr r3, 800b7e0 <__ieee754_pow+0x740>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	f7f4 ff92 	bl	8000638 <__aeabi_dmul>
 800b714:	a334      	add	r3, pc, #208	; (adr r3, 800b7e8 <__ieee754_pow+0x748>)
 800b716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71a:	4606      	mov	r6, r0
 800b71c:	460f      	mov	r7, r1
 800b71e:	4620      	mov	r0, r4
 800b720:	4629      	mov	r1, r5
 800b722:	f7f4 ff89 	bl	8000638 <__aeabi_dmul>
 800b726:	4602      	mov	r2, r0
 800b728:	460b      	mov	r3, r1
 800b72a:	4630      	mov	r0, r6
 800b72c:	4639      	mov	r1, r7
 800b72e:	f7f4 fdcd 	bl	80002cc <__adddf3>
 800b732:	9a07      	ldr	r2, [sp, #28]
 800b734:	4b37      	ldr	r3, [pc, #220]	; (800b814 <__ieee754_pow+0x774>)
 800b736:	4413      	add	r3, r2
 800b738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73c:	f7f4 fdc6 	bl	80002cc <__adddf3>
 800b740:	4682      	mov	sl, r0
 800b742:	9805      	ldr	r0, [sp, #20]
 800b744:	468b      	mov	fp, r1
 800b746:	f7f4 ff0d 	bl	8000564 <__aeabi_i2d>
 800b74a:	9a07      	ldr	r2, [sp, #28]
 800b74c:	4b32      	ldr	r3, [pc, #200]	; (800b818 <__ieee754_pow+0x778>)
 800b74e:	4413      	add	r3, r2
 800b750:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b754:	4606      	mov	r6, r0
 800b756:	460f      	mov	r7, r1
 800b758:	4652      	mov	r2, sl
 800b75a:	465b      	mov	r3, fp
 800b75c:	ec51 0b18 	vmov	r0, r1, d8
 800b760:	f7f4 fdb4 	bl	80002cc <__adddf3>
 800b764:	4642      	mov	r2, r8
 800b766:	464b      	mov	r3, r9
 800b768:	f7f4 fdb0 	bl	80002cc <__adddf3>
 800b76c:	4632      	mov	r2, r6
 800b76e:	463b      	mov	r3, r7
 800b770:	f7f4 fdac 	bl	80002cc <__adddf3>
 800b774:	2000      	movs	r0, #0
 800b776:	4632      	mov	r2, r6
 800b778:	463b      	mov	r3, r7
 800b77a:	4604      	mov	r4, r0
 800b77c:	460d      	mov	r5, r1
 800b77e:	f7f4 fda3 	bl	80002c8 <__aeabi_dsub>
 800b782:	4642      	mov	r2, r8
 800b784:	464b      	mov	r3, r9
 800b786:	f7f4 fd9f 	bl	80002c8 <__aeabi_dsub>
 800b78a:	ec53 2b18 	vmov	r2, r3, d8
 800b78e:	f7f4 fd9b 	bl	80002c8 <__aeabi_dsub>
 800b792:	4602      	mov	r2, r0
 800b794:	460b      	mov	r3, r1
 800b796:	4650      	mov	r0, sl
 800b798:	4659      	mov	r1, fp
 800b79a:	e610      	b.n	800b3be <__ieee754_pow+0x31e>
 800b79c:	2401      	movs	r4, #1
 800b79e:	e6a1      	b.n	800b4e4 <__ieee754_pow+0x444>
 800b7a0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800b7f0 <__ieee754_pow+0x750>
 800b7a4:	e617      	b.n	800b3d6 <__ieee754_pow+0x336>
 800b7a6:	bf00      	nop
 800b7a8:	4a454eef 	.word	0x4a454eef
 800b7ac:	3fca7e28 	.word	0x3fca7e28
 800b7b0:	93c9db65 	.word	0x93c9db65
 800b7b4:	3fcd864a 	.word	0x3fcd864a
 800b7b8:	a91d4101 	.word	0xa91d4101
 800b7bc:	3fd17460 	.word	0x3fd17460
 800b7c0:	518f264d 	.word	0x518f264d
 800b7c4:	3fd55555 	.word	0x3fd55555
 800b7c8:	db6fabff 	.word	0xdb6fabff
 800b7cc:	3fdb6db6 	.word	0x3fdb6db6
 800b7d0:	33333303 	.word	0x33333303
 800b7d4:	3fe33333 	.word	0x3fe33333
 800b7d8:	e0000000 	.word	0xe0000000
 800b7dc:	3feec709 	.word	0x3feec709
 800b7e0:	dc3a03fd 	.word	0xdc3a03fd
 800b7e4:	3feec709 	.word	0x3feec709
 800b7e8:	145b01f5 	.word	0x145b01f5
 800b7ec:	be3e2fe0 	.word	0xbe3e2fe0
 800b7f0:	00000000 	.word	0x00000000
 800b7f4:	3ff00000 	.word	0x3ff00000
 800b7f8:	7ff00000 	.word	0x7ff00000
 800b7fc:	43400000 	.word	0x43400000
 800b800:	0003988e 	.word	0x0003988e
 800b804:	000bb679 	.word	0x000bb679
 800b808:	0800c3b8 	.word	0x0800c3b8
 800b80c:	3ff00000 	.word	0x3ff00000
 800b810:	40080000 	.word	0x40080000
 800b814:	0800c3d8 	.word	0x0800c3d8
 800b818:	0800c3c8 	.word	0x0800c3c8
 800b81c:	a3b5      	add	r3, pc, #724	; (adr r3, 800baf4 <__ieee754_pow+0xa54>)
 800b81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b822:	4640      	mov	r0, r8
 800b824:	4649      	mov	r1, r9
 800b826:	f7f4 fd51 	bl	80002cc <__adddf3>
 800b82a:	4622      	mov	r2, r4
 800b82c:	ec41 0b1a 	vmov	d10, r0, r1
 800b830:	462b      	mov	r3, r5
 800b832:	4630      	mov	r0, r6
 800b834:	4639      	mov	r1, r7
 800b836:	f7f4 fd47 	bl	80002c8 <__aeabi_dsub>
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	ec51 0b1a 	vmov	r0, r1, d10
 800b842:	f7f5 f989 	bl	8000b58 <__aeabi_dcmpgt>
 800b846:	2800      	cmp	r0, #0
 800b848:	f47f ae04 	bne.w	800b454 <__ieee754_pow+0x3b4>
 800b84c:	4aa4      	ldr	r2, [pc, #656]	; (800bae0 <__ieee754_pow+0xa40>)
 800b84e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b852:	4293      	cmp	r3, r2
 800b854:	f340 8108 	ble.w	800ba68 <__ieee754_pow+0x9c8>
 800b858:	151b      	asrs	r3, r3, #20
 800b85a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b85e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b862:	fa4a f303 	asr.w	r3, sl, r3
 800b866:	445b      	add	r3, fp
 800b868:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b86c:	4e9d      	ldr	r6, [pc, #628]	; (800bae4 <__ieee754_pow+0xa44>)
 800b86e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b872:	4116      	asrs	r6, r2
 800b874:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b878:	2000      	movs	r0, #0
 800b87a:	ea23 0106 	bic.w	r1, r3, r6
 800b87e:	f1c2 0214 	rsb	r2, r2, #20
 800b882:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b886:	fa4a fa02 	asr.w	sl, sl, r2
 800b88a:	f1bb 0f00 	cmp.w	fp, #0
 800b88e:	4602      	mov	r2, r0
 800b890:	460b      	mov	r3, r1
 800b892:	4620      	mov	r0, r4
 800b894:	4629      	mov	r1, r5
 800b896:	bfb8      	it	lt
 800b898:	f1ca 0a00 	rsblt	sl, sl, #0
 800b89c:	f7f4 fd14 	bl	80002c8 <__aeabi_dsub>
 800b8a0:	ec41 0b19 	vmov	d9, r0, r1
 800b8a4:	4642      	mov	r2, r8
 800b8a6:	464b      	mov	r3, r9
 800b8a8:	ec51 0b19 	vmov	r0, r1, d9
 800b8ac:	f7f4 fd0e 	bl	80002cc <__adddf3>
 800b8b0:	a37b      	add	r3, pc, #492	; (adr r3, 800baa0 <__ieee754_pow+0xa00>)
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	460d      	mov	r5, r1
 800b8bc:	f7f4 febc 	bl	8000638 <__aeabi_dmul>
 800b8c0:	ec53 2b19 	vmov	r2, r3, d9
 800b8c4:	4606      	mov	r6, r0
 800b8c6:	460f      	mov	r7, r1
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	4629      	mov	r1, r5
 800b8cc:	f7f4 fcfc 	bl	80002c8 <__aeabi_dsub>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	4640      	mov	r0, r8
 800b8d6:	4649      	mov	r1, r9
 800b8d8:	f7f4 fcf6 	bl	80002c8 <__aeabi_dsub>
 800b8dc:	a372      	add	r3, pc, #456	; (adr r3, 800baa8 <__ieee754_pow+0xa08>)
 800b8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e2:	f7f4 fea9 	bl	8000638 <__aeabi_dmul>
 800b8e6:	a372      	add	r3, pc, #456	; (adr r3, 800bab0 <__ieee754_pow+0xa10>)
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	4680      	mov	r8, r0
 800b8ee:	4689      	mov	r9, r1
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	4629      	mov	r1, r5
 800b8f4:	f7f4 fea0 	bl	8000638 <__aeabi_dmul>
 800b8f8:	4602      	mov	r2, r0
 800b8fa:	460b      	mov	r3, r1
 800b8fc:	4640      	mov	r0, r8
 800b8fe:	4649      	mov	r1, r9
 800b900:	f7f4 fce4 	bl	80002cc <__adddf3>
 800b904:	4604      	mov	r4, r0
 800b906:	460d      	mov	r5, r1
 800b908:	4602      	mov	r2, r0
 800b90a:	460b      	mov	r3, r1
 800b90c:	4630      	mov	r0, r6
 800b90e:	4639      	mov	r1, r7
 800b910:	f7f4 fcdc 	bl	80002cc <__adddf3>
 800b914:	4632      	mov	r2, r6
 800b916:	463b      	mov	r3, r7
 800b918:	4680      	mov	r8, r0
 800b91a:	4689      	mov	r9, r1
 800b91c:	f7f4 fcd4 	bl	80002c8 <__aeabi_dsub>
 800b920:	4602      	mov	r2, r0
 800b922:	460b      	mov	r3, r1
 800b924:	4620      	mov	r0, r4
 800b926:	4629      	mov	r1, r5
 800b928:	f7f4 fcce 	bl	80002c8 <__aeabi_dsub>
 800b92c:	4642      	mov	r2, r8
 800b92e:	4606      	mov	r6, r0
 800b930:	460f      	mov	r7, r1
 800b932:	464b      	mov	r3, r9
 800b934:	4640      	mov	r0, r8
 800b936:	4649      	mov	r1, r9
 800b938:	f7f4 fe7e 	bl	8000638 <__aeabi_dmul>
 800b93c:	a35e      	add	r3, pc, #376	; (adr r3, 800bab8 <__ieee754_pow+0xa18>)
 800b93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b942:	4604      	mov	r4, r0
 800b944:	460d      	mov	r5, r1
 800b946:	f7f4 fe77 	bl	8000638 <__aeabi_dmul>
 800b94a:	a35d      	add	r3, pc, #372	; (adr r3, 800bac0 <__ieee754_pow+0xa20>)
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f7f4 fcba 	bl	80002c8 <__aeabi_dsub>
 800b954:	4622      	mov	r2, r4
 800b956:	462b      	mov	r3, r5
 800b958:	f7f4 fe6e 	bl	8000638 <__aeabi_dmul>
 800b95c:	a35a      	add	r3, pc, #360	; (adr r3, 800bac8 <__ieee754_pow+0xa28>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	f7f4 fcb3 	bl	80002cc <__adddf3>
 800b966:	4622      	mov	r2, r4
 800b968:	462b      	mov	r3, r5
 800b96a:	f7f4 fe65 	bl	8000638 <__aeabi_dmul>
 800b96e:	a358      	add	r3, pc, #352	; (adr r3, 800bad0 <__ieee754_pow+0xa30>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fca8 	bl	80002c8 <__aeabi_dsub>
 800b978:	4622      	mov	r2, r4
 800b97a:	462b      	mov	r3, r5
 800b97c:	f7f4 fe5c 	bl	8000638 <__aeabi_dmul>
 800b980:	a355      	add	r3, pc, #340	; (adr r3, 800bad8 <__ieee754_pow+0xa38>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fca1 	bl	80002cc <__adddf3>
 800b98a:	4622      	mov	r2, r4
 800b98c:	462b      	mov	r3, r5
 800b98e:	f7f4 fe53 	bl	8000638 <__aeabi_dmul>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	4640      	mov	r0, r8
 800b998:	4649      	mov	r1, r9
 800b99a:	f7f4 fc95 	bl	80002c8 <__aeabi_dsub>
 800b99e:	4604      	mov	r4, r0
 800b9a0:	460d      	mov	r5, r1
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	460b      	mov	r3, r1
 800b9a6:	4640      	mov	r0, r8
 800b9a8:	4649      	mov	r1, r9
 800b9aa:	f7f4 fe45 	bl	8000638 <__aeabi_dmul>
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	ec41 0b19 	vmov	d9, r0, r1
 800b9b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b9b8:	4620      	mov	r0, r4
 800b9ba:	4629      	mov	r1, r5
 800b9bc:	f7f4 fc84 	bl	80002c8 <__aeabi_dsub>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	ec51 0b19 	vmov	r0, r1, d9
 800b9c8:	f7f4 ff60 	bl	800088c <__aeabi_ddiv>
 800b9cc:	4632      	mov	r2, r6
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	460d      	mov	r5, r1
 800b9d2:	463b      	mov	r3, r7
 800b9d4:	4640      	mov	r0, r8
 800b9d6:	4649      	mov	r1, r9
 800b9d8:	f7f4 fe2e 	bl	8000638 <__aeabi_dmul>
 800b9dc:	4632      	mov	r2, r6
 800b9de:	463b      	mov	r3, r7
 800b9e0:	f7f4 fc74 	bl	80002cc <__adddf3>
 800b9e4:	4602      	mov	r2, r0
 800b9e6:	460b      	mov	r3, r1
 800b9e8:	4620      	mov	r0, r4
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	f7f4 fc6c 	bl	80002c8 <__aeabi_dsub>
 800b9f0:	4642      	mov	r2, r8
 800b9f2:	464b      	mov	r3, r9
 800b9f4:	f7f4 fc68 	bl	80002c8 <__aeabi_dsub>
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	493a      	ldr	r1, [pc, #232]	; (800bae8 <__ieee754_pow+0xa48>)
 800b9fe:	2000      	movs	r0, #0
 800ba00:	f7f4 fc62 	bl	80002c8 <__aeabi_dsub>
 800ba04:	ec41 0b10 	vmov	d0, r0, r1
 800ba08:	ee10 3a90 	vmov	r3, s1
 800ba0c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ba10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba14:	da2b      	bge.n	800ba6e <__ieee754_pow+0x9ce>
 800ba16:	4650      	mov	r0, sl
 800ba18:	f000 f966 	bl	800bce8 <scalbn>
 800ba1c:	ec51 0b10 	vmov	r0, r1, d0
 800ba20:	ec53 2b18 	vmov	r2, r3, d8
 800ba24:	f7ff bbed 	b.w	800b202 <__ieee754_pow+0x162>
 800ba28:	4b30      	ldr	r3, [pc, #192]	; (800baec <__ieee754_pow+0xa4c>)
 800ba2a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ba2e:	429e      	cmp	r6, r3
 800ba30:	f77f af0c 	ble.w	800b84c <__ieee754_pow+0x7ac>
 800ba34:	4b2e      	ldr	r3, [pc, #184]	; (800baf0 <__ieee754_pow+0xa50>)
 800ba36:	440b      	add	r3, r1
 800ba38:	4303      	orrs	r3, r0
 800ba3a:	d009      	beq.n	800ba50 <__ieee754_pow+0x9b0>
 800ba3c:	ec51 0b18 	vmov	r0, r1, d8
 800ba40:	2200      	movs	r2, #0
 800ba42:	2300      	movs	r3, #0
 800ba44:	f7f5 f86a 	bl	8000b1c <__aeabi_dcmplt>
 800ba48:	3800      	subs	r0, #0
 800ba4a:	bf18      	it	ne
 800ba4c:	2001      	movne	r0, #1
 800ba4e:	e447      	b.n	800b2e0 <__ieee754_pow+0x240>
 800ba50:	4622      	mov	r2, r4
 800ba52:	462b      	mov	r3, r5
 800ba54:	f7f4 fc38 	bl	80002c8 <__aeabi_dsub>
 800ba58:	4642      	mov	r2, r8
 800ba5a:	464b      	mov	r3, r9
 800ba5c:	f7f5 f872 	bl	8000b44 <__aeabi_dcmpge>
 800ba60:	2800      	cmp	r0, #0
 800ba62:	f43f aef3 	beq.w	800b84c <__ieee754_pow+0x7ac>
 800ba66:	e7e9      	b.n	800ba3c <__ieee754_pow+0x99c>
 800ba68:	f04f 0a00 	mov.w	sl, #0
 800ba6c:	e71a      	b.n	800b8a4 <__ieee754_pow+0x804>
 800ba6e:	ec51 0b10 	vmov	r0, r1, d0
 800ba72:	4619      	mov	r1, r3
 800ba74:	e7d4      	b.n	800ba20 <__ieee754_pow+0x980>
 800ba76:	491c      	ldr	r1, [pc, #112]	; (800bae8 <__ieee754_pow+0xa48>)
 800ba78:	2000      	movs	r0, #0
 800ba7a:	f7ff bb30 	b.w	800b0de <__ieee754_pow+0x3e>
 800ba7e:	2000      	movs	r0, #0
 800ba80:	2100      	movs	r1, #0
 800ba82:	f7ff bb2c 	b.w	800b0de <__ieee754_pow+0x3e>
 800ba86:	4630      	mov	r0, r6
 800ba88:	4639      	mov	r1, r7
 800ba8a:	f7ff bb28 	b.w	800b0de <__ieee754_pow+0x3e>
 800ba8e:	9204      	str	r2, [sp, #16]
 800ba90:	f7ff bb7a 	b.w	800b188 <__ieee754_pow+0xe8>
 800ba94:	2300      	movs	r3, #0
 800ba96:	f7ff bb64 	b.w	800b162 <__ieee754_pow+0xc2>
 800ba9a:	bf00      	nop
 800ba9c:	f3af 8000 	nop.w
 800baa0:	00000000 	.word	0x00000000
 800baa4:	3fe62e43 	.word	0x3fe62e43
 800baa8:	fefa39ef 	.word	0xfefa39ef
 800baac:	3fe62e42 	.word	0x3fe62e42
 800bab0:	0ca86c39 	.word	0x0ca86c39
 800bab4:	be205c61 	.word	0xbe205c61
 800bab8:	72bea4d0 	.word	0x72bea4d0
 800babc:	3e663769 	.word	0x3e663769
 800bac0:	c5d26bf1 	.word	0xc5d26bf1
 800bac4:	3ebbbd41 	.word	0x3ebbbd41
 800bac8:	af25de2c 	.word	0xaf25de2c
 800bacc:	3f11566a 	.word	0x3f11566a
 800bad0:	16bebd93 	.word	0x16bebd93
 800bad4:	3f66c16c 	.word	0x3f66c16c
 800bad8:	5555553e 	.word	0x5555553e
 800badc:	3fc55555 	.word	0x3fc55555
 800bae0:	3fe00000 	.word	0x3fe00000
 800bae4:	000fffff 	.word	0x000fffff
 800bae8:	3ff00000 	.word	0x3ff00000
 800baec:	4090cbff 	.word	0x4090cbff
 800baf0:	3f6f3400 	.word	0x3f6f3400
 800baf4:	652b82fe 	.word	0x652b82fe
 800baf8:	3c971547 	.word	0x3c971547

0800bafc <__ieee754_sqrt>:
 800bafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb00:	ec55 4b10 	vmov	r4, r5, d0
 800bb04:	4e55      	ldr	r6, [pc, #340]	; (800bc5c <__ieee754_sqrt+0x160>)
 800bb06:	43ae      	bics	r6, r5
 800bb08:	ee10 0a10 	vmov	r0, s0
 800bb0c:	ee10 3a10 	vmov	r3, s0
 800bb10:	462a      	mov	r2, r5
 800bb12:	4629      	mov	r1, r5
 800bb14:	d110      	bne.n	800bb38 <__ieee754_sqrt+0x3c>
 800bb16:	ee10 2a10 	vmov	r2, s0
 800bb1a:	462b      	mov	r3, r5
 800bb1c:	f7f4 fd8c 	bl	8000638 <__aeabi_dmul>
 800bb20:	4602      	mov	r2, r0
 800bb22:	460b      	mov	r3, r1
 800bb24:	4620      	mov	r0, r4
 800bb26:	4629      	mov	r1, r5
 800bb28:	f7f4 fbd0 	bl	80002cc <__adddf3>
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	460d      	mov	r5, r1
 800bb30:	ec45 4b10 	vmov	d0, r4, r5
 800bb34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb38:	2d00      	cmp	r5, #0
 800bb3a:	dc10      	bgt.n	800bb5e <__ieee754_sqrt+0x62>
 800bb3c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bb40:	4330      	orrs	r0, r6
 800bb42:	d0f5      	beq.n	800bb30 <__ieee754_sqrt+0x34>
 800bb44:	b15d      	cbz	r5, 800bb5e <__ieee754_sqrt+0x62>
 800bb46:	ee10 2a10 	vmov	r2, s0
 800bb4a:	462b      	mov	r3, r5
 800bb4c:	ee10 0a10 	vmov	r0, s0
 800bb50:	f7f4 fbba 	bl	80002c8 <__aeabi_dsub>
 800bb54:	4602      	mov	r2, r0
 800bb56:	460b      	mov	r3, r1
 800bb58:	f7f4 fe98 	bl	800088c <__aeabi_ddiv>
 800bb5c:	e7e6      	b.n	800bb2c <__ieee754_sqrt+0x30>
 800bb5e:	1512      	asrs	r2, r2, #20
 800bb60:	d074      	beq.n	800bc4c <__ieee754_sqrt+0x150>
 800bb62:	07d4      	lsls	r4, r2, #31
 800bb64:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bb68:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800bb6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bb70:	bf5e      	ittt	pl
 800bb72:	0fda      	lsrpl	r2, r3, #31
 800bb74:	005b      	lslpl	r3, r3, #1
 800bb76:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800bb7a:	2400      	movs	r4, #0
 800bb7c:	0fda      	lsrs	r2, r3, #31
 800bb7e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800bb82:	107f      	asrs	r7, r7, #1
 800bb84:	005b      	lsls	r3, r3, #1
 800bb86:	2516      	movs	r5, #22
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800bb8e:	1886      	adds	r6, r0, r2
 800bb90:	428e      	cmp	r6, r1
 800bb92:	bfde      	ittt	le
 800bb94:	1b89      	suble	r1, r1, r6
 800bb96:	18b0      	addle	r0, r6, r2
 800bb98:	18a4      	addle	r4, r4, r2
 800bb9a:	0049      	lsls	r1, r1, #1
 800bb9c:	3d01      	subs	r5, #1
 800bb9e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800bba2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800bba6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bbaa:	d1f0      	bne.n	800bb8e <__ieee754_sqrt+0x92>
 800bbac:	462a      	mov	r2, r5
 800bbae:	f04f 0e20 	mov.w	lr, #32
 800bbb2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bbb6:	4281      	cmp	r1, r0
 800bbb8:	eb06 0c05 	add.w	ip, r6, r5
 800bbbc:	dc02      	bgt.n	800bbc4 <__ieee754_sqrt+0xc8>
 800bbbe:	d113      	bne.n	800bbe8 <__ieee754_sqrt+0xec>
 800bbc0:	459c      	cmp	ip, r3
 800bbc2:	d811      	bhi.n	800bbe8 <__ieee754_sqrt+0xec>
 800bbc4:	f1bc 0f00 	cmp.w	ip, #0
 800bbc8:	eb0c 0506 	add.w	r5, ip, r6
 800bbcc:	da43      	bge.n	800bc56 <__ieee754_sqrt+0x15a>
 800bbce:	2d00      	cmp	r5, #0
 800bbd0:	db41      	blt.n	800bc56 <__ieee754_sqrt+0x15a>
 800bbd2:	f100 0801 	add.w	r8, r0, #1
 800bbd6:	1a09      	subs	r1, r1, r0
 800bbd8:	459c      	cmp	ip, r3
 800bbda:	bf88      	it	hi
 800bbdc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800bbe0:	eba3 030c 	sub.w	r3, r3, ip
 800bbe4:	4432      	add	r2, r6
 800bbe6:	4640      	mov	r0, r8
 800bbe8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800bbec:	f1be 0e01 	subs.w	lr, lr, #1
 800bbf0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800bbf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bbf8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bbfc:	d1db      	bne.n	800bbb6 <__ieee754_sqrt+0xba>
 800bbfe:	430b      	orrs	r3, r1
 800bc00:	d006      	beq.n	800bc10 <__ieee754_sqrt+0x114>
 800bc02:	1c50      	adds	r0, r2, #1
 800bc04:	bf13      	iteet	ne
 800bc06:	3201      	addne	r2, #1
 800bc08:	3401      	addeq	r4, #1
 800bc0a:	4672      	moveq	r2, lr
 800bc0c:	f022 0201 	bicne.w	r2, r2, #1
 800bc10:	1063      	asrs	r3, r4, #1
 800bc12:	0852      	lsrs	r2, r2, #1
 800bc14:	07e1      	lsls	r1, r4, #31
 800bc16:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800bc1a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800bc1e:	bf48      	it	mi
 800bc20:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800bc24:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800bc28:	4614      	mov	r4, r2
 800bc2a:	e781      	b.n	800bb30 <__ieee754_sqrt+0x34>
 800bc2c:	0ad9      	lsrs	r1, r3, #11
 800bc2e:	3815      	subs	r0, #21
 800bc30:	055b      	lsls	r3, r3, #21
 800bc32:	2900      	cmp	r1, #0
 800bc34:	d0fa      	beq.n	800bc2c <__ieee754_sqrt+0x130>
 800bc36:	02cd      	lsls	r5, r1, #11
 800bc38:	d50a      	bpl.n	800bc50 <__ieee754_sqrt+0x154>
 800bc3a:	f1c2 0420 	rsb	r4, r2, #32
 800bc3e:	fa23 f404 	lsr.w	r4, r3, r4
 800bc42:	1e55      	subs	r5, r2, #1
 800bc44:	4093      	lsls	r3, r2
 800bc46:	4321      	orrs	r1, r4
 800bc48:	1b42      	subs	r2, r0, r5
 800bc4a:	e78a      	b.n	800bb62 <__ieee754_sqrt+0x66>
 800bc4c:	4610      	mov	r0, r2
 800bc4e:	e7f0      	b.n	800bc32 <__ieee754_sqrt+0x136>
 800bc50:	0049      	lsls	r1, r1, #1
 800bc52:	3201      	adds	r2, #1
 800bc54:	e7ef      	b.n	800bc36 <__ieee754_sqrt+0x13a>
 800bc56:	4680      	mov	r8, r0
 800bc58:	e7bd      	b.n	800bbd6 <__ieee754_sqrt+0xda>
 800bc5a:	bf00      	nop
 800bc5c:	7ff00000 	.word	0x7ff00000

0800bc60 <with_errno>:
 800bc60:	b570      	push	{r4, r5, r6, lr}
 800bc62:	4604      	mov	r4, r0
 800bc64:	460d      	mov	r5, r1
 800bc66:	4616      	mov	r6, r2
 800bc68:	f7fa fc0e 	bl	8006488 <__errno>
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	6006      	str	r6, [r0, #0]
 800bc70:	4620      	mov	r0, r4
 800bc72:	bd70      	pop	{r4, r5, r6, pc}

0800bc74 <xflow>:
 800bc74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc76:	4614      	mov	r4, r2
 800bc78:	461d      	mov	r5, r3
 800bc7a:	b108      	cbz	r0, 800bc80 <xflow+0xc>
 800bc7c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bc80:	e9cd 2300 	strd	r2, r3, [sp]
 800bc84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc88:	4620      	mov	r0, r4
 800bc8a:	4629      	mov	r1, r5
 800bc8c:	f7f4 fcd4 	bl	8000638 <__aeabi_dmul>
 800bc90:	2222      	movs	r2, #34	; 0x22
 800bc92:	b003      	add	sp, #12
 800bc94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc98:	f7ff bfe2 	b.w	800bc60 <with_errno>

0800bc9c <__math_uflow>:
 800bc9c:	b508      	push	{r3, lr}
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bca4:	f7ff ffe6 	bl	800bc74 <xflow>
 800bca8:	ec41 0b10 	vmov	d0, r0, r1
 800bcac:	bd08      	pop	{r3, pc}

0800bcae <__math_oflow>:
 800bcae:	b508      	push	{r3, lr}
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800bcb6:	f7ff ffdd 	bl	800bc74 <xflow>
 800bcba:	ec41 0b10 	vmov	d0, r0, r1
 800bcbe:	bd08      	pop	{r3, pc}

0800bcc0 <fabs>:
 800bcc0:	ec51 0b10 	vmov	r0, r1, d0
 800bcc4:	ee10 2a10 	vmov	r2, s0
 800bcc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bccc:	ec43 2b10 	vmov	d0, r2, r3
 800bcd0:	4770      	bx	lr

0800bcd2 <finite>:
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	ed8d 0b00 	vstr	d0, [sp]
 800bcd8:	9801      	ldr	r0, [sp, #4]
 800bcda:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800bcde:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800bce2:	0fc0      	lsrs	r0, r0, #31
 800bce4:	b002      	add	sp, #8
 800bce6:	4770      	bx	lr

0800bce8 <scalbn>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	ec55 4b10 	vmov	r4, r5, d0
 800bcee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bcf2:	4606      	mov	r6, r0
 800bcf4:	462b      	mov	r3, r5
 800bcf6:	b99a      	cbnz	r2, 800bd20 <scalbn+0x38>
 800bcf8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bcfc:	4323      	orrs	r3, r4
 800bcfe:	d036      	beq.n	800bd6e <scalbn+0x86>
 800bd00:	4b39      	ldr	r3, [pc, #228]	; (800bde8 <scalbn+0x100>)
 800bd02:	4629      	mov	r1, r5
 800bd04:	ee10 0a10 	vmov	r0, s0
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f7f4 fc95 	bl	8000638 <__aeabi_dmul>
 800bd0e:	4b37      	ldr	r3, [pc, #220]	; (800bdec <scalbn+0x104>)
 800bd10:	429e      	cmp	r6, r3
 800bd12:	4604      	mov	r4, r0
 800bd14:	460d      	mov	r5, r1
 800bd16:	da10      	bge.n	800bd3a <scalbn+0x52>
 800bd18:	a32b      	add	r3, pc, #172	; (adr r3, 800bdc8 <scalbn+0xe0>)
 800bd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1e:	e03a      	b.n	800bd96 <scalbn+0xae>
 800bd20:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800bd24:	428a      	cmp	r2, r1
 800bd26:	d10c      	bne.n	800bd42 <scalbn+0x5a>
 800bd28:	ee10 2a10 	vmov	r2, s0
 800bd2c:	4620      	mov	r0, r4
 800bd2e:	4629      	mov	r1, r5
 800bd30:	f7f4 facc 	bl	80002cc <__adddf3>
 800bd34:	4604      	mov	r4, r0
 800bd36:	460d      	mov	r5, r1
 800bd38:	e019      	b.n	800bd6e <scalbn+0x86>
 800bd3a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bd3e:	460b      	mov	r3, r1
 800bd40:	3a36      	subs	r2, #54	; 0x36
 800bd42:	4432      	add	r2, r6
 800bd44:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800bd48:	428a      	cmp	r2, r1
 800bd4a:	dd08      	ble.n	800bd5e <scalbn+0x76>
 800bd4c:	2d00      	cmp	r5, #0
 800bd4e:	a120      	add	r1, pc, #128	; (adr r1, 800bdd0 <scalbn+0xe8>)
 800bd50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd54:	da1c      	bge.n	800bd90 <scalbn+0xa8>
 800bd56:	a120      	add	r1, pc, #128	; (adr r1, 800bdd8 <scalbn+0xf0>)
 800bd58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd5c:	e018      	b.n	800bd90 <scalbn+0xa8>
 800bd5e:	2a00      	cmp	r2, #0
 800bd60:	dd08      	ble.n	800bd74 <scalbn+0x8c>
 800bd62:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bd66:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bd6a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bd6e:	ec45 4b10 	vmov	d0, r4, r5
 800bd72:	bd70      	pop	{r4, r5, r6, pc}
 800bd74:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800bd78:	da19      	bge.n	800bdae <scalbn+0xc6>
 800bd7a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bd7e:	429e      	cmp	r6, r3
 800bd80:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800bd84:	dd0a      	ble.n	800bd9c <scalbn+0xb4>
 800bd86:	a112      	add	r1, pc, #72	; (adr r1, 800bdd0 <scalbn+0xe8>)
 800bd88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d1e2      	bne.n	800bd56 <scalbn+0x6e>
 800bd90:	a30f      	add	r3, pc, #60	; (adr r3, 800bdd0 <scalbn+0xe8>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	f7f4 fc4f 	bl	8000638 <__aeabi_dmul>
 800bd9a:	e7cb      	b.n	800bd34 <scalbn+0x4c>
 800bd9c:	a10a      	add	r1, pc, #40	; (adr r1, 800bdc8 <scalbn+0xe0>)
 800bd9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d0b8      	beq.n	800bd18 <scalbn+0x30>
 800bda6:	a10e      	add	r1, pc, #56	; (adr r1, 800bde0 <scalbn+0xf8>)
 800bda8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdac:	e7b4      	b.n	800bd18 <scalbn+0x30>
 800bdae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bdb2:	3236      	adds	r2, #54	; 0x36
 800bdb4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bdb8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	4b0c      	ldr	r3, [pc, #48]	; (800bdf0 <scalbn+0x108>)
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	e7e8      	b.n	800bd96 <scalbn+0xae>
 800bdc4:	f3af 8000 	nop.w
 800bdc8:	c2f8f359 	.word	0xc2f8f359
 800bdcc:	01a56e1f 	.word	0x01a56e1f
 800bdd0:	8800759c 	.word	0x8800759c
 800bdd4:	7e37e43c 	.word	0x7e37e43c
 800bdd8:	8800759c 	.word	0x8800759c
 800bddc:	fe37e43c 	.word	0xfe37e43c
 800bde0:	c2f8f359 	.word	0xc2f8f359
 800bde4:	81a56e1f 	.word	0x81a56e1f
 800bde8:	43500000 	.word	0x43500000
 800bdec:	ffff3cb0 	.word	0xffff3cb0
 800bdf0:	3c900000 	.word	0x3c900000

0800bdf4 <_init>:
 800bdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdf6:	bf00      	nop
 800bdf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdfa:	bc08      	pop	{r3}
 800bdfc:	469e      	mov	lr, r3
 800bdfe:	4770      	bx	lr

0800be00 <_fini>:
 800be00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be02:	bf00      	nop
 800be04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be06:	bc08      	pop	{r3}
 800be08:	469e      	mov	lr, r3
 800be0a:	4770      	bx	lr
