<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dut</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>49</Best-caseLatency>
            <Average-caseLatency>544</Average-caseLatency>
            <Worst-caseLatency>1072</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.245 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.721 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.361 us</Worst-caseRealTimeLatency>
            <Interval-min>50</Interval-min>
            <Interval-max>1073</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>test_store_stream_to_master.cpp:28</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>1202</FF>
            <LUT>800</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_s_TDATA</name>
            <Object>in_s_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_s_TVALID</name>
            <Object>in_s_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_s_TREADY</name>
            <Object>in_s_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_s_TLAST</name>
            <Object>in_s_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_s_TKEEP</name>
            <Object>in_s_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_s_TSTRB</name>
            <Object>in_s_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mm_address0</name>
            <Object>mm</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mm_ce0</name>
            <Object>mm</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mm_we0</name>
            <Object>mm</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mm_d0</name>
            <Object>mm</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sz</name>
            <Object>sz</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dut</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dut_Pipeline_burst_loop_inner_loop_fu_86</InstName>
                    <ModuleName>dut_Pipeline_burst_loop_inner_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <BindInstances>icmp_30ns_30ns_1_2_1_U1 add_30ns_30ns_30_2_1_U2 or_ln25_fu_203_p2 select_ln28_fu_209_p3 add_ln38_fu_261_p2 add_ln32_fu_226_p2 j_3_fu_267_p3 add_32ns_32ns_32_2_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_residual_loop_fu_101</InstName>
                    <ModuleName>dut_Pipeline_residual_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>101</ID>
                    <BindInstances>icmp_ln45_fu_124_p2 add_ln45_fu_130_p2 add_ln49_fu_154_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln22_fu_121_p2 add_32ns_32ns_32_2_1_U20 sub_32ns_32ns_32_2_1_U21 sub_ln23_1_fu_186_p2 nBurst_fu_200_p3 icmp_ln28_fu_209_p2 empty_fu_227_p2 empty_17_fu_232_p3 select_ln43_fu_253_p3 sub_ln43_fu_194_p2 select_ln43_1_fu_221_p3</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dut_Pipeline_burst_loop_inner_loop</Name>
            <Loops>
                <burst_loop_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.799</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.133 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.957 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.902 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34 ~ 1026</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <burst_loop_inner_loop>
                        <Name>burst_loop_inner_loop</Name>
                        <Slack>2.41</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <Latency>33 ~ 1025</Latency>
                        <AbsoluteTimeLatency>0.125 us ~ 3.894 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </burst_loop_inner_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32~test_store_stream_to_master.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <burst_loop_inner_loop>
                            <Name>burst_loop_inner_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32~test_store_stream_to_master.cpp:32</SourceLocation>
                        </burst_loop_inner_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>590</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>300</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="burst_loop_inner_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_30ns_30ns_1_2_1_U1" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="burst_loop_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_30ns_30ns_30_2_1_U2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="burst_loop_inner_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_203_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="burst_loop_inner_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_209_p3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="burst_loop_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_261_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="burst_loop_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_226_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="burst_loop_inner_loop" OPTYPE="select" PRAGMA="" RTLNAME="j_3_fu_267_p3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="j_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="burst_loop_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_32ns_32ns_32_2_1_U3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_residual_loop</Name>
            <Loops>
                <residual_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.002 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.017 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.165 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <residual_loop>
                        <Name>residual_loop</Name>
                        <Slack>2.41</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 31</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.155 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </residual_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25~test_store_stream_to_master.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <residual_loop>
                            <Name>residual_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:45~test_store_stream_to_master.cpp:32</SourceLocation>
                        </residual_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="residual_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_fu_124_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="residual_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_130_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="residual_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_154_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>544</Average-caseLatency>
                    <Worst-caseLatency>1072</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.245 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.721 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.361 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50 ~ 1073</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>test_store_stream_to_master.cpp:28</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1202</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>800</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln22_fu_121_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_32ns_32ns_32_2_1_U20" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="nBlks" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_32ns_32ns_32_2_1_U21" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln23_1_fu_186_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln23_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="nBurst_fu_200_p3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="nBurst" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln28_fu_209_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_fu_227_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_17_fu_232_p3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_253_p3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_fu_194_p2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_1_fu_221_p3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_s" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_s" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mm" index="1" direction="out" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="mm_address0" name="mm_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="mm_ce0" name="mm_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="mm_we0" name="mm_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="mm_d0" name="mm_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sz" index="2" direction="in" srcType="long long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="sz" name="sz" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_s</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_s" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="in_s_">
            <ports>
                <port>in_s_TDATA</port>
                <port>in_s_TKEEP</port>
                <port>in_s_TLAST</port>
                <port>in_s_TREADY</port>
                <port>in_s_TSTRB</port>
                <port>in_s_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mm_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="mm_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mm_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mm_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="mm_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mm_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sz" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sz">DATA</portMap>
            </portMaps>
            <ports>
                <port>sz</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="sz"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="in_s">in, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="mm_address0">out, 9</column>
                    <column name="mm_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="sz">ap_none, in, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_s">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="mm">out, ap_uint&lt;32&gt;*</column>
                    <column name="sz">in, long long unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="in_s">in_s, interface, </column>
                    <column name="mm">mm_address0, port, offset</column>
                    <column name="mm">mm_ce0, port, </column>
                    <column name="mm">mm_we0, port, </column>
                    <column name="mm">mm_d0, port, </column>
                    <column name="sz">sz, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="../../include/xf_data_mover/store_stream_to_master.hpp:19" status="valid" parentFunction="storestreamtomaster" variable="mm" isDirective="0" options="m_axi port=mm depth=32"/>
        <Pragma type="loop_tripcount" location="../../include/xf_data_mover/store_stream_to_master.hpp:29" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="min=1 max=32"/>
        <Pragma type="pipeline" location="../../include/xf_data_mover/store_stream_to_master.hpp:33" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../include/xf_data_mover/store_stream_to_master.hpp:34" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="../../include/xf_data_mover/store_stream_to_master.hpp:46" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../include/xf_data_mover/store_stream_to_master.hpp:63" status="valid" parentFunction="storestreamtomaster" variable="mm" isDirective="0" options="m_axi port=mm depth=32"/>
        <Pragma type="loop_tripcount" location="../../include/xf_data_mover/store_stream_to_master.hpp:74" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="min=1 max=32"/>
        <Pragma type="pipeline" location="../../include/xf_data_mover/store_stream_to_master.hpp:77" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../include/xf_data_mover/store_stream_to_master.hpp:78" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="../../include/xf_data_mover/store_stream_to_master.hpp:92" status="valid" parentFunction="storestreamtomaster" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="test_store_stream_to_master.cpp:31" status="valid" parentFunction="dut" variable="" isDirective="0" options="axis port = in_s"/>
    </PragmaReport>
</profile>

