digraph data_path {
  ADD_u32_u32_468_wire [shape=ellipse];
  ADD_u32_u32_504_wire [shape=ellipse];
  ADD_u32_u32_576_wire [shape=ellipse];
  AND_u32_u32_476_wire [shape=ellipse];
  CONCAT_u1_u9_334_wire [shape=ellipse];
  CONCAT_u1_u9_659_wire [shape=ellipse];
  CONCAT_u23_u55_337_wire_constant [shape=ellipse];
  CONCAT_u23_u55_662_wire [shape=ellipse];
  CONCAT_u24_u32_415_wire [shape=ellipse];
  CONCAT_u9_u64_338_wire [shape=ellipse];
  CONCAT_u9_u64_663_wire [shape=ellipse];
  EQ_u1_u1_662_662_delayed_8_0_697 [shape=ellipse];
  EQ_u32_u1_540_wire [shape=ellipse];
  EQ_u8_u1_318_wire [shape=ellipse];
  EQ_u8_u1_372_wire [shape=ellipse];
  EQ_u8_u1_412_wire [shape=ellipse];
  EQ_u8_u1_418_418_delayed_7_0_403 [shape=ellipse];
  EQ_u8_u1_435_435_delayed_7_0_423 [shape=ellipse];
  EQ_u8_u1_444_444_delayed_7_0_428 [shape=ellipse];
  EQ_u8_u1_452_452_delayed_7_0_433 [shape=ellipse];
  EQ_u8_u1_461_461_delayed_7_0_438 [shape=ellipse];
  EQ_u8_u1_471_471_delayed_7_0_443 [shape=ellipse];
  EQ_u8_u1_479_479_delayed_7_0_448 [shape=ellipse];
  EQ_u8_u1_488_488_delayed_7_0_453 [shape=ellipse];
  EQ_u8_u1_498_498_delayed_7_0_408 [shape=ellipse];
  EQ_u8_u1_507_507_delayed_7_0_458 [shape=ellipse];
  EQ_u8_u1_517_517_delayed_7_0_463 [shape=ellipse];
  EQ_u8_u1_547_547_delayed_8_0_568 [shape=ellipse];
  EQ_u8_u1_583_wire [shape=ellipse];
  EQ_u8_u1_591_wire [shape=ellipse];
  EQ_u8_u1_594_wire [shape=ellipse];
  EQ_u8_u1_598_wire [shape=ellipse];
  EQ_u8_u1_602_wire [shape=ellipse];
  EQ_u8_u1_605_wire [shape=ellipse];
  EQ_u8_u1_609_wire [shape=ellipse];
  EQ_u8_u1_614_wire [shape=ellipse];
  EQ_u8_u1_617_wire [shape=ellipse];
  EQ_u8_u1_621_wire [shape=ellipse];
  EQ_u8_u1_625_wire [shape=ellipse];
  EQ_u8_u1_628_wire [shape=ellipse];
  EQ_u8_u1_632_wire [shape=ellipse];
  EQ_u8_u1_644_wire [shape=ellipse];
  EQ_u8_u1_653_653_delayed_9_0_683 [shape=ellipse];
  EQ_u8_u1_657_657_delayed_8_0_688 [shape=ellipse];
  EQ_u8_u1_683_683_delayed_10_0_740 [shape=ellipse];
  EQ_u8_u1_755_wire [shape=ellipse];
  LSHR_u32_u32_525_wire [shape=ellipse];
  LSHR_u32_u32_532_wire [shape=ellipse];
  MUX_431_431_delayed_7_0_418 [shape=ellipse];
  MUX_470_wire [shape=ellipse];
  MUX_478_wire [shape=ellipse];
  MUX_485_wire [shape=ellipse];
  MUX_491_wire [shape=ellipse];
  MUX_498_wire [shape=ellipse];
  MUX_506_wire [shape=ellipse];
  MUX_512_wire [shape=ellipse];
  MUX_520_wire [shape=ellipse];
  MUX_528_wire [shape=ellipse];
  MUX_535_wire [shape=ellipse];
  MUX_543_wire [shape=ellipse];
  MUX_549_wire [shape=ellipse];
  MUX_556_wire [shape=ellipse];
  MUX_559_wire [shape=ellipse];
  MUX_667_667_delayed_1_0_707 [shape=ellipse];
  MUX_705_wire [shape=ellipse];
  NOT_u1_u1_756_wire [shape=ellipse];
  OR_u1_u1_595_wire [shape=ellipse];
  OR_u1_u1_599_wire [shape=ellipse];
  OR_u1_u1_606_wire [shape=ellipse];
  OR_u1_u1_610_wire [shape=ellipse];
  OR_u1_u1_611_wire [shape=ellipse];
  OR_u1_u1_618_wire [shape=ellipse];
  OR_u1_u1_622_wire [shape=ellipse];
  OR_u1_u1_629_wire [shape=ellipse];
  OR_u1_u1_633_wire [shape=ellipse];
  OR_u1_u1_634_wire [shape=ellipse];
  OR_u32_u32_472_wire [shape=ellipse];
  OR_u32_u32_479_wire [shape=ellipse];
  OR_u32_u32_483_wire [shape=ellipse];
  OR_u32_u32_492_wire [shape=ellipse];
  OR_u32_u32_499_wire [shape=ellipse];
  OR_u32_u32_500_wire [shape=ellipse];
  OR_u32_u32_513_wire [shape=ellipse];
  OR_u32_u32_521_wire [shape=ellipse];
  OR_u32_u32_536_wire [shape=ellipse];
  OR_u32_u32_550_wire [shape=ellipse];
  OR_u32_u32_557_wire [shape=ellipse];
  OR_u32_u32_560_wire [shape=ellipse];
  OR_u32_u32_561_wire [shape=ellipse];
  RPIPE_start_processor_313_wire [shape=ellipse];
  R_ADD_401_wire_constant [shape=ellipse];
  R_ADD_441_wire_constant [shape=ellipse];
  R_ADD_566_wire_constant [shape=ellipse];
  R_ADD_608_wire_constant [shape=ellipse];
  R_CALL_627_wire_constant [shape=ellipse];
  R_CALL_686_wire_constant [shape=ellipse];
  R_CMP_461_wire_constant [shape=ellipse];
  R_CMP_631_wire_constant [shape=ellipse];
  R_HALT_754_wire_constant [shape=ellipse];
  R_LOAD_593_wire_constant [shape=ellipse];
  R_LOAD_681_wire_constant [shape=ellipse];
  R_L_AND_421_wire_constant [shape=ellipse];
  R_L_AND_597_wire_constant [shape=ellipse];
  R_L_OR_426_wire_constant [shape=ellipse];
  R_L_OR_601_wire_constant [shape=ellipse];
  R_L_SLL_451_wire_constant [shape=ellipse];
  R_L_SLL_616_wire_constant [shape=ellipse];
  R_L_SRA_456_wire_constant [shape=ellipse];
  R_L_SRA_624_wire_constant [shape=ellipse];
  R_L_SRL_406_wire_constant [shape=ellipse];
  R_L_SRL_620_wire_constant [shape=ellipse];
  R_L_XNOR_431_wire_constant [shape=ellipse];
  R_L_XNOR_604_wire_constant [shape=ellipse];
  R_L_XOR_436_wire_constant [shape=ellipse];
  R_SBIR_411_wire_constant [shape=ellipse];
  R_SBIR_590_wire_constant [shape=ellipse];
  R_STORE_582_wire_constant [shape=ellipse];
  R_STORE_738_wire_constant [shape=ellipse];
  R_SUB_446_wire_constant [shape=ellipse];
  R_SUB_613_wire_constant [shape=ellipse];
  R_minus_1_547_wire_constant [shape=ellipse];
  R_one_1_359_wire_constant [shape=ellipse];
  R_one_1_361_wire_constant [shape=ellipse];
  R_one_1_585_wire_constant [shape=ellipse];
  R_one_1_645_wire_constant [shape=ellipse];
  R_one_1_695_wire_constant [shape=ellipse];
  R_one_32_373_wire_constant [shape=ellipse];
  R_one_32_554_wire_constant [shape=ellipse];
  R_one_8_317_wire_constant [shape=ellipse];
  R_read_signal_332_wire_constant [shape=ellipse];
  R_seven_8_371_wire_constant [shape=ellipse];
  R_uart_addr_643_wire_constant [shape=ellipse];
  R_zero_1_363_wire_constant [shape=ellipse];
  R_zero_1_584_wire_constant [shape=ellipse];
  R_zero_1_646_wire_constant [shape=ellipse];
  R_zero_1_726_wire_constant [shape=ellipse];
  R_zero_1_728_wire_constant [shape=ellipse];
  R_zero_23_660_wire_constant [shape=ellipse];
  R_zero_24_413_wire_constant [shape=ellipse];
  R_zero_32_328_wire_constant [shape=ellipse];
  R_zero_32_365_wire_constant [shape=ellipse];
  R_zero_32_374_wire_constant [shape=ellipse];
  R_zero_32_541_wire_constant [shape=ellipse];
  SHL_u32_u32_517_wire [shape=ellipse];
  SUB_u32_u32_510_wire [shape=ellipse];
  UGT_u32_u1_553_wire [shape=ellipse];
  ULT_u32_u1_546_wire [shape=ellipse];
  XOR_u32_u32_489_wire [shape=ellipse];
  XOR_u32_u32_496_wire [shape=ellipse];
  carry_326 [shape=ellipse];
  carry_549_delayed_8_0_571 [shape=ellipse];
  cmd_314 [shape=ellipse];
  data_from_uart_671 [shape=ellipse];
  data_to_send_uart_749 [shape=ellipse];
  exec_result_579 [shape=ellipse];
  exec_result_init_563 [shape=ellipse];
  instruction_342 [shape=ellipse];
  is_rs1_neg_380 [shape=ellipse];
  is_uart_addr_648 [shape=ellipse];
  konst_324_wire_constant [shape=ellipse];
  konst_416_wire_constant [shape=ellipse];
  konst_469_wire_constant [shape=ellipse];
  konst_477_wire_constant [shape=ellipse];
  konst_484_wire_constant [shape=ellipse];
  konst_490_wire_constant [shape=ellipse];
  konst_497_wire_constant [shape=ellipse];
  konst_505_wire_constant [shape=ellipse];
  konst_511_wire_constant [shape=ellipse];
  konst_519_wire_constant [shape=ellipse];
  konst_527_wire_constant [shape=ellipse];
  konst_534_wire_constant [shape=ellipse];
  konst_542_wire_constant [shape=ellipse];
  konst_548_wire_constant [shape=ellipse];
  konst_555_wire_constant [shape=ellipse];
  konst_558_wire_constant [shape=ellipse];
  konst_676_wire_constant [shape=ellipse];
  memAddr_640 [shape=ellipse];
  memReadData_668 [shape=ellipse];
  memWrite_587 [shape=ellipse];
  memWrite_625_delayed_8_0_651 [shape=ellipse];
  n_carry_376 [shape=ellipse];
  n_carry_376_329_buffered [shape=ellipse];
  n_program_cnt_393 [shape=ellipse];
  n_program_cnt_393_325_buffered [shape=ellipse];
  opcode_346 [shape=ellipse];
  opcode_400_delayed_7_0_383 [shape=ellipse];
  program_cnt_1_678 [shape=ellipse];
  program_cnt_322 [shape=ellipse];
  program_cnt_403_delayed_7_0_386 [shape=ellipse];
  rd1_368 [shape=ellipse];
  rd2_368 [shape=ellipse];
  rd2_629_delayed_1_0_654 [shape=ellipse];
  rd2_684_delayed_3_0_743 [shape=ellipse];
  rd_358 [shape=ellipse];
  rd_675_delayed_10_0_725 [shape=ellipse];
  read_while_write1_735 [shape=ellipse];
  read_while_write2_735 [shape=ellipse];
  regWriteData_713 [shape=ellipse];
  regWrite_636 [shape=ellipse];
  regWrite_674_delayed_10_0_722 [shape=ellipse];
  rs1_imm_350 [shape=ellipse];
  rs1_imm_671_delayed_10_0_716 [shape=ellipse];
  rs2_354 [shape=ellipse];
  rs2_673_delayed_10_0_719 [shape=ellipse];
  type_cast_518_wire [shape=ellipse];
  type_cast_526_wire [shape=ellipse];
  type_cast_533_wire [shape=ellipse];
  type_cast_659_659_delayed_8_0_692 [shape=ellipse];
  type_cast_704_wire_constant [shape=ellipse];
  ADD_u32_u32_468_inst [shape=diamond];
rd1_368  -> ADD_u32_u32_468_inst;
rd2_368  -> ADD_u32_u32_468_inst;
ADD_u32_u32_468_inst -> ADD_u32_u32_468_wire;
  ADD_u32_u32_504_inst [shape=diamond];
rd1_368  -> ADD_u32_u32_504_inst;
rd2_368  -> ADD_u32_u32_504_inst;
ADD_u32_u32_504_inst -> ADD_u32_u32_504_wire;
  ADD_u32_u32_576_inst [shape=diamond];
exec_result_init_563  -> ADD_u32_u32_576_inst;
carry_549_delayed_8_0_571  -> ADD_u32_u32_576_inst;
ADD_u32_u32_576_inst -> ADD_u32_u32_576_wire;
  ADD_u8_u8_677_inst [shape=diamond];
program_cnt_322  -> ADD_u8_u8_677_inst;
konst_676_wire_constant  -> ADD_u8_u8_677_inst;
ADD_u8_u8_677_inst -> program_cnt_1_678;
  AND_u32_u32_476_inst [shape=diamond];
rd1_368  -> AND_u32_u32_476_inst;
rd2_368  -> AND_u32_u32_476_inst;
AND_u32_u32_476_inst -> AND_u32_u32_476_wire;
  CONCAT_u1_u9_334_inst [shape=diamond];
R_read_signal_332_wire_constant  -> CONCAT_u1_u9_334_inst;
program_cnt_322  -> CONCAT_u1_u9_334_inst;
CONCAT_u1_u9_334_inst -> CONCAT_u1_u9_334_wire;
  CONCAT_u1_u9_659_inst [shape=diamond];
memWrite_625_delayed_8_0_651  -> CONCAT_u1_u9_659_inst;
memAddr_640  -> CONCAT_u1_u9_659_inst;
CONCAT_u1_u9_659_inst -> CONCAT_u1_u9_659_wire;
  CONCAT_u23_u55_662_inst [shape=diamond];
R_zero_23_660_wire_constant  -> CONCAT_u23_u55_662_inst;
rd2_629_delayed_1_0_654  -> CONCAT_u23_u55_662_inst;
CONCAT_u23_u55_662_inst -> CONCAT_u23_u55_662_wire;
  CONCAT_u24_u32_415_inst [shape=diamond];
R_zero_24_413_wire_constant  -> CONCAT_u24_u32_415_inst;
rs1_imm_350  -> CONCAT_u24_u32_415_inst;
CONCAT_u24_u32_415_inst -> CONCAT_u24_u32_415_wire;
  CONCAT_u9_u64_338_inst [shape=rectangle];
CONCAT_u1_u9_334_wire  -> CONCAT_u9_u64_338_inst;
CONCAT_u23_u55_337_wire_constant  -> CONCAT_u9_u64_338_inst;
CONCAT_u9_u64_338_inst -> CONCAT_u9_u64_338_wire;
  CONCAT_u9_u64_663_inst [shape=rectangle];
CONCAT_u1_u9_659_wire  -> CONCAT_u9_u64_663_inst;
CONCAT_u23_u55_662_wire  -> CONCAT_u9_u64_663_inst;
CONCAT_u9_u64_663_inst -> CONCAT_u9_u64_663_wire;
  EQ_u1_u1_696_inst [shape=rectangle];
regWrite_636  -> EQ_u1_u1_696_inst;
R_one_1_695_wire_constant  -> EQ_u1_u1_696_inst;
EQ_u1_u1_696_inst -> EQ_u1_u1_662_662_delayed_8_0_697;
  EQ_u32_u1_540_inst [shape=diamond];
rd1_368  -> EQ_u32_u1_540_inst;
rd2_368  -> EQ_u32_u1_540_inst;
EQ_u32_u1_540_inst -> EQ_u32_u1_540_wire;
  EQ_u8_u1_318_inst [shape=diamond];
cmd_314  -> EQ_u8_u1_318_inst;
R_one_8_317_wire_constant  -> EQ_u8_u1_318_inst;
EQ_u8_u1_318_inst -> EQ_u8_u1_318_wire;
  EQ_u8_u1_372_inst [shape=diamond];
program_cnt_322  -> EQ_u8_u1_372_inst;
R_seven_8_371_wire_constant  -> EQ_u8_u1_372_inst;
EQ_u8_u1_372_inst -> EQ_u8_u1_372_wire;
  EQ_u8_u1_402_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_402_inst;
R_ADD_401_wire_constant  -> EQ_u8_u1_402_inst;
EQ_u8_u1_402_inst -> EQ_u8_u1_418_418_delayed_7_0_403;
  EQ_u8_u1_407_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_407_inst;
R_L_SRL_406_wire_constant  -> EQ_u8_u1_407_inst;
EQ_u8_u1_407_inst -> EQ_u8_u1_498_498_delayed_7_0_408;
  EQ_u8_u1_412_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_412_inst;
R_SBIR_411_wire_constant  -> EQ_u8_u1_412_inst;
EQ_u8_u1_412_inst -> EQ_u8_u1_412_wire;
  EQ_u8_u1_422_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_422_inst;
R_L_AND_421_wire_constant  -> EQ_u8_u1_422_inst;
EQ_u8_u1_422_inst -> EQ_u8_u1_435_435_delayed_7_0_423;
  EQ_u8_u1_427_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_427_inst;
R_L_OR_426_wire_constant  -> EQ_u8_u1_427_inst;
EQ_u8_u1_427_inst -> EQ_u8_u1_444_444_delayed_7_0_428;
  EQ_u8_u1_432_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_432_inst;
R_L_XNOR_431_wire_constant  -> EQ_u8_u1_432_inst;
EQ_u8_u1_432_inst -> EQ_u8_u1_452_452_delayed_7_0_433;
  EQ_u8_u1_437_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_437_inst;
R_L_XOR_436_wire_constant  -> EQ_u8_u1_437_inst;
EQ_u8_u1_437_inst -> EQ_u8_u1_461_461_delayed_7_0_438;
  EQ_u8_u1_442_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_442_inst;
R_ADD_441_wire_constant  -> EQ_u8_u1_442_inst;
EQ_u8_u1_442_inst -> EQ_u8_u1_471_471_delayed_7_0_443;
  EQ_u8_u1_447_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_447_inst;
R_SUB_446_wire_constant  -> EQ_u8_u1_447_inst;
EQ_u8_u1_447_inst -> EQ_u8_u1_479_479_delayed_7_0_448;
  EQ_u8_u1_452_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_452_inst;
R_L_SLL_451_wire_constant  -> EQ_u8_u1_452_inst;
EQ_u8_u1_452_inst -> EQ_u8_u1_488_488_delayed_7_0_453;
  EQ_u8_u1_457_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_457_inst;
R_L_SRA_456_wire_constant  -> EQ_u8_u1_457_inst;
EQ_u8_u1_457_inst -> EQ_u8_u1_507_507_delayed_7_0_458;
  EQ_u8_u1_462_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_462_inst;
R_CMP_461_wire_constant  -> EQ_u8_u1_462_inst;
EQ_u8_u1_462_inst -> EQ_u8_u1_517_517_delayed_7_0_463;
  EQ_u8_u1_567_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_567_inst;
R_ADD_566_wire_constant  -> EQ_u8_u1_567_inst;
EQ_u8_u1_567_inst -> EQ_u8_u1_547_547_delayed_8_0_568;
  EQ_u8_u1_583_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_583_inst;
R_STORE_582_wire_constant  -> EQ_u8_u1_583_inst;
EQ_u8_u1_583_inst -> EQ_u8_u1_583_wire;
  EQ_u8_u1_591_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_591_inst;
R_SBIR_590_wire_constant  -> EQ_u8_u1_591_inst;
EQ_u8_u1_591_inst -> EQ_u8_u1_591_wire;
  EQ_u8_u1_594_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_594_inst;
R_LOAD_593_wire_constant  -> EQ_u8_u1_594_inst;
EQ_u8_u1_594_inst -> EQ_u8_u1_594_wire;
  EQ_u8_u1_598_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_598_inst;
R_L_AND_597_wire_constant  -> EQ_u8_u1_598_inst;
EQ_u8_u1_598_inst -> EQ_u8_u1_598_wire;
  EQ_u8_u1_602_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_602_inst;
R_L_OR_601_wire_constant  -> EQ_u8_u1_602_inst;
EQ_u8_u1_602_inst -> EQ_u8_u1_602_wire;
  EQ_u8_u1_605_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_605_inst;
R_L_XNOR_604_wire_constant  -> EQ_u8_u1_605_inst;
EQ_u8_u1_605_inst -> EQ_u8_u1_605_wire;
  EQ_u8_u1_609_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_609_inst;
R_ADD_608_wire_constant  -> EQ_u8_u1_609_inst;
EQ_u8_u1_609_inst -> EQ_u8_u1_609_wire;
  EQ_u8_u1_614_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_614_inst;
R_SUB_613_wire_constant  -> EQ_u8_u1_614_inst;
EQ_u8_u1_614_inst -> EQ_u8_u1_614_wire;
  EQ_u8_u1_617_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_617_inst;
R_L_SLL_616_wire_constant  -> EQ_u8_u1_617_inst;
EQ_u8_u1_617_inst -> EQ_u8_u1_617_wire;
  EQ_u8_u1_621_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_621_inst;
R_L_SRL_620_wire_constant  -> EQ_u8_u1_621_inst;
EQ_u8_u1_621_inst -> EQ_u8_u1_621_wire;
  EQ_u8_u1_625_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_625_inst;
R_L_SRA_624_wire_constant  -> EQ_u8_u1_625_inst;
EQ_u8_u1_625_inst -> EQ_u8_u1_625_wire;
  EQ_u8_u1_628_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_628_inst;
R_CALL_627_wire_constant  -> EQ_u8_u1_628_inst;
EQ_u8_u1_628_inst -> EQ_u8_u1_628_wire;
  EQ_u8_u1_632_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_632_inst;
R_CMP_631_wire_constant  -> EQ_u8_u1_632_inst;
EQ_u8_u1_632_inst -> EQ_u8_u1_632_wire;
  EQ_u8_u1_644_inst [shape=diamond];
memAddr_640  -> EQ_u8_u1_644_inst;
R_uart_addr_643_wire_constant  -> EQ_u8_u1_644_inst;
EQ_u8_u1_644_inst -> EQ_u8_u1_644_wire;
  EQ_u8_u1_682_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_682_inst;
R_LOAD_681_wire_constant  -> EQ_u8_u1_682_inst;
EQ_u8_u1_682_inst -> EQ_u8_u1_653_653_delayed_9_0_683;
  EQ_u8_u1_687_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_687_inst;
R_CALL_686_wire_constant  -> EQ_u8_u1_687_inst;
EQ_u8_u1_687_inst -> EQ_u8_u1_657_657_delayed_8_0_688;
  EQ_u8_u1_739_inst [shape=rectangle];
opcode_346  -> EQ_u8_u1_739_inst;
R_STORE_738_wire_constant  -> EQ_u8_u1_739_inst;
EQ_u8_u1_739_inst -> EQ_u8_u1_683_683_delayed_10_0_740;
  EQ_u8_u1_755_inst [shape=diamond];
opcode_346  -> EQ_u8_u1_755_inst;
R_HALT_754_wire_constant  -> EQ_u8_u1_755_inst;
EQ_u8_u1_755_inst -> EQ_u8_u1_755_wire;
  LSHR_u32_u32_525_inst [shape=diamond];
rd1_368  -> LSHR_u32_u32_525_inst;
rd2_368  -> LSHR_u32_u32_525_inst;
LSHR_u32_u32_525_inst -> LSHR_u32_u32_525_wire;
  LSHR_u32_u32_532_inst [shape=diamond];
rd1_368  -> LSHR_u32_u32_532_inst;
rd2_368  -> LSHR_u32_u32_532_inst;
LSHR_u32_u32_532_inst -> LSHR_u32_u32_532_wire;
  MUX_375_inst [shape=rectangle];
EQ_u8_u1_372_wire  -> MUX_375_inst;
R_one_32_373_wire_constant  -> MUX_375_inst;
R_zero_32_374_wire_constant  -> MUX_375_inst;
MUX_375_inst -> n_carry_376;
  MUX_417_inst [shape=rectangle];
EQ_u8_u1_412_wire  -> MUX_417_inst;
CONCAT_u24_u32_415_wire  -> MUX_417_inst;
konst_416_wire_constant  -> MUX_417_inst;
MUX_417_inst -> MUX_431_431_delayed_7_0_418;
  MUX_470_inst [shape=diamond];
EQ_u8_u1_418_418_delayed_7_0_403  -> MUX_470_inst;
ADD_u32_u32_468_wire  -> MUX_470_inst;
konst_469_wire_constant  -> MUX_470_inst;
MUX_470_inst -> MUX_470_wire;
  MUX_478_inst [shape=diamond];
EQ_u8_u1_435_435_delayed_7_0_423  -> MUX_478_inst;
AND_u32_u32_476_wire  -> MUX_478_inst;
konst_477_wire_constant  -> MUX_478_inst;
MUX_478_inst -> MUX_478_wire;
  MUX_485_inst [shape=diamond];
EQ_u8_u1_444_444_delayed_7_0_428  -> MUX_485_inst;
OR_u32_u32_483_wire  -> MUX_485_inst;
konst_484_wire_constant  -> MUX_485_inst;
MUX_485_inst -> MUX_485_wire;
  MUX_491_inst [shape=diamond];
EQ_u8_u1_452_452_delayed_7_0_433  -> MUX_491_inst;
XOR_u32_u32_489_wire  -> MUX_491_inst;
konst_490_wire_constant  -> MUX_491_inst;
MUX_491_inst -> MUX_491_wire;
  MUX_498_inst [shape=diamond];
EQ_u8_u1_461_461_delayed_7_0_438  -> MUX_498_inst;
XOR_u32_u32_496_wire  -> MUX_498_inst;
konst_497_wire_constant  -> MUX_498_inst;
MUX_498_inst -> MUX_498_wire;
  MUX_506_inst [shape=diamond];
EQ_u8_u1_471_471_delayed_7_0_443  -> MUX_506_inst;
ADD_u32_u32_504_wire  -> MUX_506_inst;
konst_505_wire_constant  -> MUX_506_inst;
MUX_506_inst -> MUX_506_wire;
  MUX_512_inst [shape=diamond];
EQ_u8_u1_479_479_delayed_7_0_448  -> MUX_512_inst;
SUB_u32_u32_510_wire  -> MUX_512_inst;
konst_511_wire_constant  -> MUX_512_inst;
MUX_512_inst -> MUX_512_wire;
  MUX_520_inst [shape=diamond];
EQ_u8_u1_488_488_delayed_7_0_453  -> MUX_520_inst;
type_cast_518_wire  -> MUX_520_inst;
konst_519_wire_constant  -> MUX_520_inst;
MUX_520_inst -> MUX_520_wire;
  MUX_528_inst [shape=diamond];
EQ_u8_u1_498_498_delayed_7_0_408  -> MUX_528_inst;
type_cast_526_wire  -> MUX_528_inst;
konst_527_wire_constant  -> MUX_528_inst;
MUX_528_inst -> MUX_528_wire;
  MUX_535_inst [shape=diamond];
EQ_u8_u1_507_507_delayed_7_0_458  -> MUX_535_inst;
type_cast_533_wire  -> MUX_535_inst;
konst_534_wire_constant  -> MUX_535_inst;
MUX_535_inst -> MUX_535_wire;
  MUX_543_inst [shape=diamond];
EQ_u32_u1_540_wire  -> MUX_543_inst;
R_zero_32_541_wire_constant  -> MUX_543_inst;
konst_542_wire_constant  -> MUX_543_inst;
MUX_543_inst -> MUX_543_wire;
  MUX_549_inst [shape=diamond];
ULT_u32_u1_546_wire  -> MUX_549_inst;
R_minus_1_547_wire_constant  -> MUX_549_inst;
konst_548_wire_constant  -> MUX_549_inst;
MUX_549_inst -> MUX_549_wire;
  MUX_556_inst [shape=diamond];
UGT_u32_u1_553_wire  -> MUX_556_inst;
R_one_32_554_wire_constant  -> MUX_556_inst;
konst_555_wire_constant  -> MUX_556_inst;
MUX_556_inst -> MUX_556_wire;
  MUX_559_inst [shape=diamond];
EQ_u8_u1_517_517_delayed_7_0_463  -> MUX_559_inst;
OR_u32_u32_557_wire  -> MUX_559_inst;
konst_558_wire_constant  -> MUX_559_inst;
MUX_559_inst -> MUX_559_wire;
  MUX_578_inst [shape=diamond];
EQ_u8_u1_547_547_delayed_8_0_568  -> MUX_578_inst;
ADD_u32_u32_576_wire  -> MUX_578_inst;
exec_result_init_563  -> MUX_578_inst;
MUX_578_inst -> exec_result_579;
  MUX_586_inst [shape=diamond];
EQ_u8_u1_583_wire  -> MUX_586_inst;
R_zero_1_584_wire_constant  -> MUX_586_inst;
R_one_1_585_wire_constant  -> MUX_586_inst;
MUX_586_inst -> memWrite_587;
  MUX_647_inst [shape=diamond];
EQ_u8_u1_644_wire  -> MUX_647_inst;
R_one_1_645_wire_constant  -> MUX_647_inst;
R_zero_1_646_wire_constant  -> MUX_647_inst;
MUX_647_inst -> is_uart_addr_648;
  MUX_705_inst [shape=diamond];
EQ_u1_u1_662_662_delayed_8_0_697  -> MUX_705_inst;
exec_result_579  -> MUX_705_inst;
type_cast_704_wire_constant  -> MUX_705_inst;
MUX_705_inst -> MUX_705_wire;
  MUX_706_inst [shape=rectangle];
EQ_u8_u1_657_657_delayed_8_0_688  -> MUX_706_inst;
type_cast_659_659_delayed_8_0_692  -> MUX_706_inst;
MUX_705_wire  -> MUX_706_inst;
MUX_706_inst -> MUX_667_667_delayed_1_0_707;
  MUX_712_inst [shape=rectangle];
EQ_u8_u1_653_653_delayed_9_0_683  -> MUX_712_inst;
memReadData_668  -> MUX_712_inst;
MUX_667_667_delayed_1_0_707  -> MUX_712_inst;
MUX_712_inst -> regWriteData_713;
  MUX_748_inst [shape=rectangle];
EQ_u8_u1_683_683_delayed_10_0_740  -> MUX_748_inst;
rd2_684_delayed_3_0_743  -> MUX_748_inst;
regWriteData_713  -> MUX_748_inst;
MUX_748_inst -> data_to_send_uart_749;
  NOT_u1_u1_756_inst [shape=diamond];
EQ_u8_u1_755_wire  -> NOT_u1_u1_756_inst;
NOT_u1_u1_756_inst -> NOT_u1_u1_756_wire;
  OR_u1_u1_595_inst [shape=diamond];
EQ_u8_u1_591_wire  -> OR_u1_u1_595_inst;
EQ_u8_u1_594_wire  -> OR_u1_u1_595_inst;
OR_u1_u1_595_inst -> OR_u1_u1_595_wire;
  OR_u1_u1_599_inst [shape=diamond];
OR_u1_u1_595_wire  -> OR_u1_u1_599_inst;
EQ_u8_u1_598_wire  -> OR_u1_u1_599_inst;
OR_u1_u1_599_inst -> OR_u1_u1_599_wire;
  OR_u1_u1_606_inst [shape=diamond];
EQ_u8_u1_602_wire  -> OR_u1_u1_606_inst;
EQ_u8_u1_605_wire  -> OR_u1_u1_606_inst;
OR_u1_u1_606_inst -> OR_u1_u1_606_wire;
  OR_u1_u1_610_inst [shape=diamond];
OR_u1_u1_606_wire  -> OR_u1_u1_610_inst;
EQ_u8_u1_609_wire  -> OR_u1_u1_610_inst;
OR_u1_u1_610_inst -> OR_u1_u1_610_wire;
  OR_u1_u1_611_inst [shape=diamond];
OR_u1_u1_599_wire  -> OR_u1_u1_611_inst;
OR_u1_u1_610_wire  -> OR_u1_u1_611_inst;
OR_u1_u1_611_inst -> OR_u1_u1_611_wire;
  OR_u1_u1_618_inst [shape=diamond];
EQ_u8_u1_614_wire  -> OR_u1_u1_618_inst;
EQ_u8_u1_617_wire  -> OR_u1_u1_618_inst;
OR_u1_u1_618_inst -> OR_u1_u1_618_wire;
  OR_u1_u1_622_inst [shape=diamond];
OR_u1_u1_618_wire  -> OR_u1_u1_622_inst;
EQ_u8_u1_621_wire  -> OR_u1_u1_622_inst;
OR_u1_u1_622_inst -> OR_u1_u1_622_wire;
  OR_u1_u1_629_inst [shape=diamond];
EQ_u8_u1_625_wire  -> OR_u1_u1_629_inst;
EQ_u8_u1_628_wire  -> OR_u1_u1_629_inst;
OR_u1_u1_629_inst -> OR_u1_u1_629_wire;
  OR_u1_u1_633_inst [shape=diamond];
OR_u1_u1_629_wire  -> OR_u1_u1_633_inst;
EQ_u8_u1_632_wire  -> OR_u1_u1_633_inst;
OR_u1_u1_633_inst -> OR_u1_u1_633_wire;
  OR_u1_u1_634_inst [shape=diamond];
OR_u1_u1_622_wire  -> OR_u1_u1_634_inst;
OR_u1_u1_633_wire  -> OR_u1_u1_634_inst;
OR_u1_u1_634_inst -> OR_u1_u1_634_wire;
  OR_u1_u1_635_inst [shape=diamond];
OR_u1_u1_611_wire  -> OR_u1_u1_635_inst;
OR_u1_u1_634_wire  -> OR_u1_u1_635_inst;
OR_u1_u1_635_inst -> regWrite_636;
  OR_u32_u32_472_inst [shape=diamond];
MUX_470_wire  -> OR_u32_u32_472_inst;
MUX_431_431_delayed_7_0_418  -> OR_u32_u32_472_inst;
OR_u32_u32_472_inst -> OR_u32_u32_472_wire;
  OR_u32_u32_479_inst [shape=diamond];
OR_u32_u32_472_wire  -> OR_u32_u32_479_inst;
MUX_478_wire  -> OR_u32_u32_479_inst;
OR_u32_u32_479_inst -> OR_u32_u32_479_wire;
  OR_u32_u32_483_inst [shape=diamond];
rd1_368  -> OR_u32_u32_483_inst;
rd2_368  -> OR_u32_u32_483_inst;
OR_u32_u32_483_inst -> OR_u32_u32_483_wire;
  OR_u32_u32_492_inst [shape=diamond];
MUX_485_wire  -> OR_u32_u32_492_inst;
MUX_491_wire  -> OR_u32_u32_492_inst;
OR_u32_u32_492_inst -> OR_u32_u32_492_wire;
  OR_u32_u32_499_inst [shape=diamond];
OR_u32_u32_492_wire  -> OR_u32_u32_499_inst;
MUX_498_wire  -> OR_u32_u32_499_inst;
OR_u32_u32_499_inst -> OR_u32_u32_499_wire;
  OR_u32_u32_500_inst [shape=diamond];
OR_u32_u32_479_wire  -> OR_u32_u32_500_inst;
OR_u32_u32_499_wire  -> OR_u32_u32_500_inst;
OR_u32_u32_500_inst -> OR_u32_u32_500_wire;
  OR_u32_u32_513_inst [shape=diamond];
MUX_506_wire  -> OR_u32_u32_513_inst;
MUX_512_wire  -> OR_u32_u32_513_inst;
OR_u32_u32_513_inst -> OR_u32_u32_513_wire;
  OR_u32_u32_521_inst [shape=diamond];
OR_u32_u32_513_wire  -> OR_u32_u32_521_inst;
MUX_520_wire  -> OR_u32_u32_521_inst;
OR_u32_u32_521_inst -> OR_u32_u32_521_wire;
  OR_u32_u32_536_inst [shape=diamond];
MUX_528_wire  -> OR_u32_u32_536_inst;
MUX_535_wire  -> OR_u32_u32_536_inst;
OR_u32_u32_536_inst -> OR_u32_u32_536_wire;
  OR_u32_u32_550_inst [shape=diamond];
MUX_543_wire  -> OR_u32_u32_550_inst;
MUX_549_wire  -> OR_u32_u32_550_inst;
OR_u32_u32_550_inst -> OR_u32_u32_550_wire;
  OR_u32_u32_557_inst [shape=diamond];
OR_u32_u32_550_wire  -> OR_u32_u32_557_inst;
MUX_556_wire  -> OR_u32_u32_557_inst;
OR_u32_u32_557_inst -> OR_u32_u32_557_wire;
  OR_u32_u32_560_inst [shape=diamond];
OR_u32_u32_536_wire  -> OR_u32_u32_560_inst;
MUX_559_wire  -> OR_u32_u32_560_inst;
OR_u32_u32_560_inst -> OR_u32_u32_560_wire;
  OR_u32_u32_561_inst [shape=diamond];
OR_u32_u32_521_wire  -> OR_u32_u32_561_inst;
OR_u32_u32_560_wire  -> OR_u32_u32_561_inst;
OR_u32_u32_561_inst -> OR_u32_u32_561_wire;
  OR_u32_u32_562_inst [shape=rectangle];
OR_u32_u32_500_wire  -> OR_u32_u32_562_inst;
OR_u32_u32_561_wire  -> OR_u32_u32_562_inst;
OR_u32_u32_562_inst -> exec_result_init_563;
  RPIPE_mem_out_341_inst [shape=rectangle];
RPIPE_mem_out_341_inst -> instruction_342;
  RPIPE_mem_out_667_inst [shape=rectangle];
RPIPE_mem_out_667_inst -> memReadData_668;
  RPIPE_start_processor_313_inst [shape=rectangle];
RPIPE_start_processor_313_inst -> RPIPE_start_processor_313_wire;
  SHL_u32_u32_517_inst [shape=diamond];
rd1_368  -> SHL_u32_u32_517_inst;
rd2_368  -> SHL_u32_u32_517_inst;
SHL_u32_u32_517_inst -> SHL_u32_u32_517_wire;
  SUB_u32_u32_510_inst [shape=diamond];
rd1_368  -> SUB_u32_u32_510_inst;
rd2_368  -> SUB_u32_u32_510_inst;
SUB_u32_u32_510_inst -> SUB_u32_u32_510_wire;
  UGT_u32_u1_553_inst [shape=diamond];
rd1_368  -> UGT_u32_u1_553_inst;
rd2_368  -> UGT_u32_u1_553_inst;
UGT_u32_u1_553_inst -> UGT_u32_u1_553_wire;
  ULT_u32_u1_546_inst [shape=diamond];
rd1_368  -> ULT_u32_u1_546_inst;
rd2_368  -> ULT_u32_u1_546_inst;
ULT_u32_u1_546_inst -> ULT_u32_u1_546_wire;
  WPIPE_mem_in_331_inst [shape=rectangle];
CONCAT_u9_u64_338_wire  -> WPIPE_mem_in_331_inst;
  WPIPE_mem_in_656_inst [shape=rectangle];
CONCAT_u9_u64_663_wire  -> WPIPE_mem_in_656_inst;
  W_carry_549_delayed_8_0_569_inst [shape=rectangle];
carry_326  -> W_carry_549_delayed_8_0_569_inst;
W_carry_549_delayed_8_0_569_inst -> carry_549_delayed_8_0_571;
  W_cmd_312_inst [shape=rectangle];
RPIPE_start_processor_313_wire  -> W_cmd_312_inst;
W_cmd_312_inst -> cmd_314;
  W_memWrite_625_delayed_8_0_649_inst [shape=rectangle];
memWrite_587  -> W_memWrite_625_delayed_8_0_649_inst;
W_memWrite_625_delayed_8_0_649_inst -> memWrite_625_delayed_8_0_651;
  W_opcode_400_delayed_7_0_381_inst [shape=rectangle];
opcode_346  -> W_opcode_400_delayed_7_0_381_inst;
W_opcode_400_delayed_7_0_381_inst -> opcode_400_delayed_7_0_383;
  W_program_cnt_403_delayed_7_0_384_inst [shape=rectangle];
program_cnt_322  -> W_program_cnt_403_delayed_7_0_384_inst;
W_program_cnt_403_delayed_7_0_384_inst -> program_cnt_403_delayed_7_0_386;
  W_rd2_629_delayed_1_0_652_inst [shape=rectangle];
rd2_368  -> W_rd2_629_delayed_1_0_652_inst;
W_rd2_629_delayed_1_0_652_inst -> rd2_629_delayed_1_0_654;
  W_rd2_684_delayed_3_0_741_inst [shape=rectangle];
rd2_368  -> W_rd2_684_delayed_3_0_741_inst;
W_rd2_684_delayed_3_0_741_inst -> rd2_684_delayed_3_0_743;
  W_rd_675_delayed_10_0_723_inst [shape=rectangle];
rd_358  -> W_rd_675_delayed_10_0_723_inst;
W_rd_675_delayed_10_0_723_inst -> rd_675_delayed_10_0_725;
  W_regWrite_674_delayed_10_0_720_inst [shape=rectangle];
regWrite_636  -> W_regWrite_674_delayed_10_0_720_inst;
W_regWrite_674_delayed_10_0_720_inst -> regWrite_674_delayed_10_0_722;
  W_rs1_imm_671_delayed_10_0_714_inst [shape=rectangle];
rs1_imm_350  -> W_rs1_imm_671_delayed_10_0_714_inst;
W_rs1_imm_671_delayed_10_0_714_inst -> rs1_imm_671_delayed_10_0_716;
  W_rs2_673_delayed_10_0_717_inst [shape=rectangle];
rs2_354  -> W_rs2_673_delayed_10_0_717_inst;
W_rs2_673_delayed_10_0_717_inst -> rs2_673_delayed_10_0_719;
  XOR_u32_u32_489_inst [shape=diamond];
rd1_368  -> XOR_u32_u32_489_inst;
rd2_368  -> XOR_u32_u32_489_inst;
XOR_u32_u32_489_inst -> XOR_u32_u32_489_wire;
  XOR_u32_u32_496_inst [shape=diamond];
rd1_368  -> XOR_u32_u32_496_inst;
rd2_368  -> XOR_u32_u32_496_inst;
XOR_u32_u32_496_inst -> XOR_u32_u32_496_wire;
  call_stmt_368_call [shape=rectangle];
R_one_1_359_wire_constant  -> call_stmt_368_call;
rs1_imm_350  -> call_stmt_368_call;
R_one_1_361_wire_constant  -> call_stmt_368_call;
rs2_354  -> call_stmt_368_call;
R_zero_1_363_wire_constant  -> call_stmt_368_call;
rd_358  -> call_stmt_368_call;
R_zero_32_365_wire_constant  -> call_stmt_368_call;
call_stmt_368_call -> rd1_368;
call_stmt_368_call -> rd2_368;
  call_stmt_393_call [shape=rectangle];
opcode_400_delayed_7_0_383  -> call_stmt_393_call;
rd1_368  -> call_stmt_393_call;
rd2_368  -> call_stmt_393_call;
program_cnt_403_delayed_7_0_386  -> call_stmt_393_call;
is_rs1_neg_380  -> call_stmt_393_call;
call_stmt_393_call -> n_program_cnt_393;
  call_stmt_671_call [shape=rectangle];
call_stmt_671_call -> data_from_uart_671;
  call_stmt_735_call [shape=rectangle];
R_zero_1_726_wire_constant  -> call_stmt_735_call;
rs1_imm_671_delayed_10_0_716  -> call_stmt_735_call;
R_zero_1_728_wire_constant  -> call_stmt_735_call;
rs2_673_delayed_10_0_719  -> call_stmt_735_call;
regWrite_674_delayed_10_0_722  -> call_stmt_735_call;
rd_675_delayed_10_0_725  -> call_stmt_735_call;
regWriteData_713  -> call_stmt_735_call;
call_stmt_735_call -> read_while_write1_735;
call_stmt_735_call -> read_while_write2_735;
  call_stmt_751_call [shape=rectangle];
data_to_send_uart_749  -> call_stmt_751_call;
  do_while_stmt_320_branch [shape=rectangle];
NOT_u1_u1_756_wire  -> do_while_stmt_320_branch;
  if_stmt_315_branch [shape=rectangle];
EQ_u8_u1_318_wire  -> if_stmt_315_branch;
  n_carry_376_329_buf [shape=rectangle];
n_carry_376  -> n_carry_376_329_buf;
n_carry_376_329_buf -> n_carry_376_329_buffered;
  n_program_cnt_393_325_buf [shape=rectangle];
n_program_cnt_393  -> n_program_cnt_393_325_buf;
n_program_cnt_393_325_buf -> n_program_cnt_393_325_buffered;
  phi_stmt_322 [shape=rectangle];
konst_324_wire_constant  -> phi_stmt_322;
n_program_cnt_393_325_buffered  -> phi_stmt_322;
phi_stmt_322 -> program_cnt_322;
  phi_stmt_326 [shape=rectangle];
R_zero_32_328_wire_constant  -> phi_stmt_326;
n_carry_376_329_buffered  -> phi_stmt_326;
phi_stmt_326 -> carry_326;
  slice_345_inst [shape=diamond];
instruction_342  -> slice_345_inst;
slice_345_inst -> opcode_346;
  slice_349_inst [shape=diamond];
instruction_342  -> slice_349_inst;
slice_349_inst -> rs1_imm_350;
  slice_353_inst [shape=diamond];
instruction_342  -> slice_353_inst;
slice_353_inst -> rs2_354;
  slice_357_inst [shape=diamond];
instruction_342  -> slice_357_inst;
slice_357_inst -> rd_358;
  slice_379_inst [shape=diamond];
rd1_368  -> slice_379_inst;
slice_379_inst -> is_rs1_neg_380;
  slice_639_inst [shape=rectangle];
rd1_368  -> slice_639_inst;
slice_639_inst -> memAddr_640;
  type_cast_518_inst [shape=diamond];
SHL_u32_u32_517_wire  -> type_cast_518_inst;
type_cast_518_inst -> type_cast_518_wire;
  type_cast_526_inst [shape=diamond];
LSHR_u32_u32_525_wire  -> type_cast_526_inst;
type_cast_526_inst -> type_cast_526_wire;
  type_cast_533_inst [shape=diamond];
LSHR_u32_u32_532_wire  -> type_cast_533_inst;
type_cast_533_inst -> type_cast_533_wire;
  type_cast_691_inst [shape=rectangle];
program_cnt_1_678  -> type_cast_691_inst;
type_cast_691_inst -> type_cast_659_659_delayed_8_0_692;
}
