## CPUID(0x80000006): Cache line information
### Display (Intel)
![[Pasted image 20240917015515.png]]

### Display (AMD)

See **[CPUID(0x80000006):EAX](http://www.flounder.com/cpuid_explorer2.htm#CPUID(0x80000006):EAX)**, **[CPUID(0x8000006):EBX](http://www.flounder.com/cpuid_explorer2.htm#CPUID(0x80000006):EBX)** and **[CPUID(0x80000006):ECX](http://www.flounder.com/cpuid_explorer2.htm#CPUID(0x80000006):ECX)** for details

This page is not displayed in a release build unless **[[CPUID(0x80000000)]].EAX** >= 0x80000006.

### Structure

**Intel:
EAX: Reserved
EBX: Reserved
EDX: Reserved
```c
     **ECX:

    31                          16 15    12 11     8 7              0
   +------------------------------+--------+--------+----------------+
   |    Cache size in 1K units    |L2 Assoc|########|  CacheLineSize |
   +------------------------------+--------+--------+----------------+
                                    |
                                    |
                                    00H Disabled
                                    01H Direct mapped
                                    02H 2-way associative
                                    04H 4-way associative
                                    06H 8-way associative
                                    08H 16-way associative
                                    0FH Fully associative

   AMD:

       EAX:  L2 TLB parameters, 2M/4M pages

   31    28 27                    16 15    12 11                      0
  +--------+------------------------+--------+-------------------------+
  |D assoc |      D size            |I assoc | I size                  |
  +--------+------------------------+--------+-------------------------+

 

 

  EBX:  L2 TLB parameters, 4K pages
   31    28 27                    16 15    12 11                      0
  +--------+------------------------+--------+-------------------------+
  |D assoc |      D size            |I assoc | I size                  |
  +--------+------------------------+--------+-------------------------+

  ECX: L2 cache parameters
   31                             16 15    12 11     8 7              0
  +---------------------------------+--------+--------+----------------+
  |      Cache size in 1K units     |L2 Assoc|  LPT   |  CacheLineSize |
  +---------------------------------+--------+--------+----------------+
                                      |
                                      |
                                      IDS_L2_ASSOCIATIVITY_00H "Disabled"
                                      IDS_L2_ASSOCIATIVITY_01H "Direct mapped"
                                      IDS_L2_ASSOCIATIVITY_02H "2-way associative"
                                      IDS_L2_ASSOCIATIVITY_04H "4-way associative"
                                      IDS_L2_ASSOCIATIVITY_06H "8-way associative"
                                      IDS_L2_ASSOCIATIVITY_08H "16-way associative"
                                      IDS_L2_ASSOCIATIVITY_0FH "Fully associative"
   LPT - Lines Per Tag
  
   EDX: Reserved**
```

```c
typedef union
   struct { // low order
      UINT LineSize:8;        // 7..0
      UINT Reserved1:4;       // 11..8
      UINT Associativity:4;   // 15..12
      UINT CacheSize:16;      // 31..16
   } Intel; // high order
   struct { // low order
      UINT LineSize:8;        // 7..0
      UINT LinesPerTag:4;     // 11.8
      UINT Associativity:4;   // 15..12
      UINT CacheSize:16;      // 31..16
   } AMD;   // high order
   UINT w;
} ECX6x;
```

```c
IDS_L2_ASSOCIATIVITY_00H "Disabled"
IDS_L2_ASSOCIATIVITY_01H "Direct mapped"
IDS_L2_ASSOCIATIVITY_02H "2-way associative"
IDS_L2_ASSOCIATIVITY_04H "4-way associative"
IDS_L2_ASSOCIATIVITY_06H "8-way associative"
IDS_L2_ASSOCIATIVITY_08H "16-way associative"
IDS_L2_ASSOCIATIVITY_0FH "Fully associative"
```

```c
CPUregs regs;
GetCPUID(0x80000000, &regs);

if(regs.EAX >= 0x800000006)
   { /* cache information available */
    GetCPUID(0x80000006, &regs);
    ECX6x ECX;
    ECX.w = regs.ECX;
    CacheSize = ECX.bits.CacheSize * 1024;
    ...
   } /* cache information available */
```