<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>VSCALEFSD—Scale Scalar Float64 Values With Float64 Values </title></head>
<body>
<h1>VSCALEFSD—Scale Scalar Float64 Values With Float64 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.NDS.LIG.66.0F38.W1 2D /r</p>
<p>VSCALEFSD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</p></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Scale the scalar double-precision floating-point values in xmm2 using the value from xmm3/m64. Under writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>Performs a floating-point scale of the packed double-precision floating-point value in the first source operand by multiplying it by 2 power of the double-precision floating-point value in second source operand.</p>
<p>The equation of this operation is given by:</p>
<p>xmm1 := xmm2*2<sup>floor(xmm3)</sup>. Floor(xmm3) means maximum integer value ≤ xmm3.</p>
<p>If the result cannot be represented in double precision, then the proper overflow response (for positive scaling operand), or the proper underflow response (for negative scaling operand) is issued. The overflow and underflow responses are dependent on the rounding mode (for IEEE-compliant rounding), as well as on other settings in MXCSR (exception mask bits, FTZ bit), and on the SAE bit.</p>
<p>EVEX encoded version: The first source operand is an XMM register. The second source operand is an XMM register or a memory location. The destination operand is an XMM register conditionally updated with writemask k1.</p>
<p>Handling of special-case input values are listed in Table 5-31 and Table 5-32.</p>
<p><strong>Operation</strong></p>
<p>SCALE(SRC1, SRC2)</p>
<p>{</p>
<p>; Check for denormal operands</p>
<p>TMP_SRC2 (cid:197) SRC2</p>
<p>TMP_SRC1 (cid:197) SRC1</p>
<p>IF (SRC2 is denormal AND MXCSR.DAZ) THEN TMP_SRC2=0</p>
<p>IF (SRC1 is denormal AND MXCSR.DAZ) THEN TMP_SRC1=0</p>
<p>/* SRC2 is a 64 bits floating-point value */</p>
<p>DEST[63:0] (cid:197) TMP_SRC1[63:0] * POW(2, Floor(TMP_SRC2[63:0]))</p>
<p>}</p>
<p><strong>VSCALEFSD (EVEX encoded version)</strong></p>
<p>IF (EVEX.b= 1) and SRC2 *is a register*</p>
<p>THEN</p>
<p>SET_RM(EVEX.RC);</p>
<p>ELSE</p>
<p>SET_RM(MXCSR.RM);</p>
<p>FI;</p>
<p>IF k1[0] OR *no writemask*</p>
<p>THEN DEST[63:0] (cid:197) SCALE(SRC1[63:0], SRC2[63:0])</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[63:0] remains unchanged*</p>
<p>ELSE</p>
<p>; zeroing-masking</p>
<p>DEST[63:0] (cid:197) 0</p>
<p>FI</p>
<p>FI;</p>
<p>DEST[127:64] (cid:197) SRC1[127:64]</p>
<p>DEST[MAX_VL-1:128] (cid:197) 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VSCALEFSD __m128d _mm_scalef_round_sd(__m128d a, __m128d b, int);</p>
<p>VSCALEFSD __m128d _mm_mask_scalef_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);</p>
<p>VSCALEFSD __m128d _mm_maskz_scalef_round_sd(__mmask8 k, __m128d a, __m128d b, int);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Overflow, Underflow, Invalid, Precision, Denormal (for Src1). Denormal is not reported for Src2.</p>
<p><strong>Other Exceptions</strong></p>
<p>See Exceptions Type E3.</p></body></html>