

================================================================
== Vitis HLS Report for 'max_pooling_8'
================================================================
* Date:           Fri Apr 21 17:46:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.869 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      790|      790|        11|          4|          4|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     347|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     144|    -|
|Register         |        -|    -|     438|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     438|     491|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U235  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_108_p2                |         +|   0|  0|  15|           8|           1|
    |and_ln28_10_fu_291_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_11_fu_346_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_12_fu_352_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_7_fu_224_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln28_8_fu_230_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln28_9_fu_285_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_147_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_134                  |       and|   0|  0|   2|           1|           1|
    |grp_fu_84_p2                      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_fu_102_p2               |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln28_14_fu_128_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_16_fu_137_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_17_fu_206_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_18_fu_212_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_20_fu_164_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_21_fu_267_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_22_fu_273_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_24_fu_179_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_25_fu_328_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_26_fu_334_p2            |      icmp|   0|  0|  15|          23|           1|
    |ap_block_pp0_stage2_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln28_10_fu_279_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_11_fu_324_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_12_fu_340_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_7_fu_202_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln28_8_fu_218_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln28_9_fu_263_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_143_p2                 |        or|   0|  0|   2|           1|           1|
    |pool_10_fu_236_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_12_fu_297_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_14_fu_358_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_8_fu_153_p3                  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 347|         235|         174|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |conv_to_pool_streams_1_blk_n          |   9|          2|    1|          2|
    |grp_fu_69_p0                          |  21|          5|   32|        160|
    |grp_fu_69_p1                          |  21|          5|   32|        160|
    |indvar_flatten_fu_52                  |   9|          2|    8|         16|
    |pool_to_flat_streams_1_blk_n          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 144|         33|   88|        371|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   4|   0|    4|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                     |   1|   0|    1|          0|
    |conv_to_pool_streams_1_read_2_reg_417                |  32|   0|   32|          0|
    |conv_to_pool_streams_1_read_3_reg_438                |  32|   0|   32|          0|
    |conv_to_pool_streams_1_read_3_reg_438_pp0_iter1_reg  |  32|   0|   32|          0|
    |icmp_ln15_reg_375                                    |   1|   0|    1|          0|
    |icmp_ln15_reg_375_pp0_iter1_reg                      |   1|   0|    1|          0|
    |icmp_ln28_14_reg_395                                 |   1|   0|    1|          0|
    |icmp_ln28_15_reg_400                                 |   1|   0|    1|          0|
    |icmp_ln28_16_reg_405                                 |   1|   0|    1|          0|
    |icmp_ln28_19_reg_422                                 |   1|   0|    1|          0|
    |icmp_ln28_19_reg_422_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln28_20_reg_427                                 |   1|   0|    1|          0|
    |icmp_ln28_20_reg_427_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln28_23_reg_443                                 |   1|   0|    1|          0|
    |icmp_ln28_23_reg_443_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln28_24_reg_448                                 |   1|   0|    1|          0|
    |icmp_ln28_24_reg_448_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln28_reg_384                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_52                                 |   8|   0|    8|          0|
    |pool_10_reg_453                                      |  32|   0|   32|          0|
    |pool_12_reg_466                                      |  32|   0|   32|          0|
    |pool_14_reg_479                                      |  32|   0|   32|          0|
    |pool_8_reg_410                                       |  32|   0|   32|          0|
    |reg_90                                               |  32|   0|   32|          0|
    |trunc_ln28_reg_379                                   |  23|   0|   23|          0|
    |value_4_reg_432                                      |  32|   0|   32|          0|
    |value_5_reg_460                                      |  32|   0|   32|          0|
    |value_6_reg_473                                      |  32|   0|   32|          0|
    |value_reg_389                                        |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 438|   0|  438|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|           max_pooling.8|  return value|
|conv_to_pool_streams_1_dout            |   in|   32|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|pool_to_flat_streams_1_din             |  out|   32|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_1|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln15 = store i8 0, i8 %indvar_flatten" [pool.cc:15]   --->   Operation 17 'store' 'store_ln15' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body12" [pool.cc:15]   --->   Operation 18 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [pool.cc:15]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.47ns)   --->   "%icmp_ln15 = icmp_eq  i8 %indvar_flatten_load, i8 196" [pool.cc:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.11ns)   --->   "%add_ln15 = add i8 %indvar_flatten_load, i8 1" [pool.cc:15]   --->   Operation 21 'add' 'add_ln15' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc19, void %for.end21" [pool.cc:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [pool.cc:27]   --->   Operation 23 'read' 'conv_to_pool_streams_1_read' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read, i32 23, i32 30" [pool.cc:28]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %conv_to_pool_streams_1_read" [pool.cc:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.47ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [pool.cc:28]   --->   Operation 26 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln18 = store i8 %add_ln15, i8 %indvar_flatten" [pool.cc:18]   --->   Operation 27 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%value = bitcast i32 %conv_to_pool_streams_1_read" [pool.cc:27]   --->   Operation 28 'bitcast' 'value' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.40ns)   --->   "%icmp_ln28_14 = icmp_eq  i23 %trunc_ln28, i23 0" [pool.cc:28]   --->   Operation 29 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %value, i32 1.17549e-38" [pool.cc:28]   --->   Operation 30 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [pool.cc:27]   --->   Operation 31 'read' 'conv_to_pool_streams_1_read_1' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_1, i32 23, i32 30" [pool.cc:28]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %conv_to_pool_streams_1_read_1" [pool.cc:28]   --->   Operation 33 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.47ns)   --->   "%icmp_ln28_15 = icmp_ne  i8 %tmp_1, i8 255" [pool.cc:28]   --->   Operation 34 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.40ns)   --->   "%icmp_ln28_16 = icmp_eq  i23 %trunc_ln28_7, i23 0" [pool.cc:28]   --->   Operation 35 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node pool_8)   --->   "%or_ln28 = or i1 %icmp_ln28_14, i1 %icmp_ln28" [pool.cc:28]   --->   Operation 36 'or' 'or_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %value, i32 1.17549e-38" [pool.cc:28]   --->   Operation 37 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node pool_8)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_s" [pool.cc:28]   --->   Operation 38 'and' 'and_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%pool_8 = select i1 %and_ln28, i32 %value, i32 1.17549e-38" [pool.cc:28]   --->   Operation 39 'select' 'pool_8' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [pool.cc:27]   --->   Operation 40 'read' 'conv_to_pool_streams_1_read_2' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_2, i32 23, i32 30" [pool.cc:28]   --->   Operation 41 'partselect' 'tmp_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %conv_to_pool_streams_1_read_2" [pool.cc:28]   --->   Operation 42 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.47ns)   --->   "%icmp_ln28_19 = icmp_ne  i8 %tmp_4, i8 255" [pool.cc:28]   --->   Operation 43 'icmp' 'icmp_ln28_19' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.40ns)   --->   "%icmp_ln28_20 = icmp_eq  i23 %trunc_ln28_9, i23 0" [pool.cc:28]   --->   Operation 44 'icmp' 'icmp_ln28_20' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.05>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%value_4 = bitcast i32 %conv_to_pool_streams_1_read_1" [pool.cc:27]   --->   Operation 45 'bitcast' 'value_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (5.09ns)   --->   "%tmp_3 = fcmp_ogt  i32 %value_4, i32 %pool_8" [pool.cc:28]   --->   Operation 46 'fcmp' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [pool.cc:27]   --->   Operation 47 'read' 'conv_to_pool_streams_1_read_3' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_3, i32 23, i32 30" [pool.cc:28]   --->   Operation 48 'partselect' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %conv_to_pool_streams_1_read_3" [pool.cc:28]   --->   Operation 49 'trunc' 'trunc_ln28_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.47ns)   --->   "%icmp_ln28_23 = icmp_ne  i8 %tmp_7, i8 255" [pool.cc:28]   --->   Operation 50 'icmp' 'icmp_ln28_23' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.40ns)   --->   "%icmp_ln28_24 = icmp_eq  i23 %trunc_ln28_11, i23 0" [pool.cc:28]   --->   Operation 51 'icmp' 'icmp_ln28_24' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %pool_8" [pool.cc:28]   --->   Operation 52 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [pool.cc:28]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28" [pool.cc:28]   --->   Operation 54 'trunc' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_8)   --->   "%or_ln28_7 = or i1 %icmp_ln28_16, i1 %icmp_ln28_15" [pool.cc:28]   --->   Operation 55 'or' 'or_ln28_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.47ns)   --->   "%icmp_ln28_17 = icmp_ne  i8 %tmp_2, i8 255" [pool.cc:28]   --->   Operation 56 'icmp' 'icmp_ln28_17' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (2.40ns)   --->   "%icmp_ln28_18 = icmp_eq  i23 %trunc_ln28_8, i23 0" [pool.cc:28]   --->   Operation 57 'icmp' 'icmp_ln28_18' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_8)   --->   "%or_ln28_8 = or i1 %icmp_ln28_18, i1 %icmp_ln28_17" [pool.cc:28]   --->   Operation 58 'or' 'or_ln28_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_8)   --->   "%and_ln28_7 = and i1 %or_ln28_7, i1 %or_ln28_8" [pool.cc:28]   --->   Operation 59 'and' 'and_ln28_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (5.09ns)   --->   "%tmp_3 = fcmp_ogt  i32 %value_4, i32 %pool_8" [pool.cc:28]   --->   Operation 60 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_8 = and i1 %and_ln28_7, i1 %tmp_3" [pool.cc:28]   --->   Operation 61 'and' 'and_ln28_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_10 = select i1 %and_ln28_8, i32 %value_4, i32 %pool_8" [pool.cc:28]   --->   Operation 62 'select' 'pool_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.09>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%value_5 = bitcast i32 %conv_to_pool_streams_1_read_2" [pool.cc:27]   --->   Operation 63 'bitcast' 'value_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (5.09ns)   --->   "%tmp_6 = fcmp_ogt  i32 %value_5, i32 %pool_10" [pool.cc:28]   --->   Operation 64 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [pool.cc:35]   --->   Operation 96 'ret' 'ret_ln35' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast i32 %pool_10" [pool.cc:28]   --->   Operation 65 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_3, i32 23, i32 30" [pool.cc:28]   --->   Operation 66 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_3" [pool.cc:28]   --->   Operation 67 'trunc' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_10)   --->   "%or_ln28_9 = or i1 %icmp_ln28_20, i1 %icmp_ln28_19" [pool.cc:28]   --->   Operation 68 'or' 'or_ln28_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.47ns)   --->   "%icmp_ln28_21 = icmp_ne  i8 %tmp_5, i8 255" [pool.cc:28]   --->   Operation 69 'icmp' 'icmp_ln28_21' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (2.40ns)   --->   "%icmp_ln28_22 = icmp_eq  i23 %trunc_ln28_10, i23 0" [pool.cc:28]   --->   Operation 70 'icmp' 'icmp_ln28_22' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_10)   --->   "%or_ln28_10 = or i1 %icmp_ln28_22, i1 %icmp_ln28_21" [pool.cc:28]   --->   Operation 71 'or' 'or_ln28_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_10)   --->   "%and_ln28_9 = and i1 %or_ln28_9, i1 %or_ln28_10" [pool.cc:28]   --->   Operation 72 'and' 'and_ln28_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (5.09ns)   --->   "%tmp_6 = fcmp_ogt  i32 %value_5, i32 %pool_10" [pool.cc:28]   --->   Operation 73 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_10 = and i1 %and_ln28_9, i1 %tmp_6" [pool.cc:28]   --->   Operation 74 'and' 'and_ln28_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_12 = select i1 %and_ln28_10, i32 %value_5, i32 %pool_10" [pool.cc:28]   --->   Operation 75 'select' 'pool_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.09>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%value_6 = bitcast i32 %conv_to_pool_streams_1_read_3" [pool.cc:27]   --->   Operation 76 'bitcast' 'value_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (5.09ns)   --->   "%tmp_9 = fcmp_ogt  i32 %value_6, i32 %pool_12" [pool.cc:28]   --->   Operation 77 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast i32 %pool_12" [pool.cc:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_4, i32 23, i32 30" [pool.cc:28]   --->   Operation 79 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_4" [pool.cc:28]   --->   Operation 80 'trunc' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_12)   --->   "%or_ln28_11 = or i1 %icmp_ln28_24, i1 %icmp_ln28_23" [pool.cc:28]   --->   Operation 81 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (1.47ns)   --->   "%icmp_ln28_25 = icmp_ne  i8 %tmp_8, i8 255" [pool.cc:28]   --->   Operation 82 'icmp' 'icmp_ln28_25' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (2.40ns)   --->   "%icmp_ln28_26 = icmp_eq  i23 %trunc_ln28_12, i23 0" [pool.cc:28]   --->   Operation 83 'icmp' 'icmp_ln28_26' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_12)   --->   "%or_ln28_12 = or i1 %icmp_ln28_26, i1 %icmp_ln28_25" [pool.cc:28]   --->   Operation 84 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_12)   --->   "%and_ln28_11 = and i1 %or_ln28_11, i1 %or_ln28_12" [pool.cc:28]   --->   Operation 85 'and' 'and_ln28_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/2] (5.09ns)   --->   "%tmp_9 = fcmp_ogt  i32 %value_6, i32 %pool_12" [pool.cc:28]   --->   Operation 86 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_12 = and i1 %and_ln28_11, i1 %tmp_9" [pool.cc:28]   --->   Operation 87 'and' 'and_ln28_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_14 = select i1 %and_ln28_12, i32 %value_6, i32 %pool_12" [pool.cc:28]   --->   Operation 88 'select' 'pool_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0" [/home/ytq/codeField/undergraduate/CNN_Accelerator/Code/Vitis-HLS/Project/solution1/directives.tcl:13]   --->   Operation 91 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [pool.cc:12]   --->   Operation 92 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %pool_14" [pool.cc:32]   --->   Operation 93 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (3.65ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_1, i32 %bitcast_ln32" [pool.cc:32]   --->   Operation 94 'write' 'write_ln32' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body12" [pool.cc:18]   --->   Operation 95 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_to_pool_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                (alloca           ) [ 010000000000]
specinterface_ln0             (specinterface    ) [ 000000000000]
specinterface_ln0             (specinterface    ) [ 000000000000]
store_ln15                    (store            ) [ 000000000000]
br_ln15                       (br               ) [ 000000000000]
indvar_flatten_load           (load             ) [ 000000000000]
icmp_ln15                     (icmp             ) [ 011111110000]
add_ln15                      (add              ) [ 000000000000]
br_ln15                       (br               ) [ 000000000000]
conv_to_pool_streams_1_read   (read             ) [ 001000000000]
tmp                           (partselect       ) [ 000000000000]
trunc_ln28                    (trunc            ) [ 001000000000]
icmp_ln28                     (icmp             ) [ 001100000000]
store_ln18                    (store            ) [ 000000000000]
value                         (bitcast          ) [ 000100000000]
icmp_ln28_14                  (icmp             ) [ 000100000000]
conv_to_pool_streams_1_read_1 (read             ) [ 000110000000]
tmp_1                         (partselect       ) [ 000000000000]
trunc_ln28_7                  (trunc            ) [ 000000000000]
icmp_ln28_15                  (icmp             ) [ 010111000000]
icmp_ln28_16                  (icmp             ) [ 010111000000]
or_ln28                       (or               ) [ 000000000000]
tmp_s                         (fcmp             ) [ 000000000000]
and_ln28                      (and              ) [ 000000000000]
pool_8                        (select           ) [ 010011000000]
conv_to_pool_streams_1_read_2 (read             ) [ 011111110000]
tmp_4                         (partselect       ) [ 000000000000]
trunc_ln28_9                  (trunc            ) [ 000000000000]
icmp_ln28_19                  (icmp             ) [ 011111111000]
icmp_ln28_20                  (icmp             ) [ 011111111000]
value_4                       (bitcast          ) [ 010001000000]
conv_to_pool_streams_1_read_3 (read             ) [ 011111111100]
tmp_7                         (partselect       ) [ 000000000000]
trunc_ln28_11                 (trunc            ) [ 000000000000]
icmp_ln28_23                  (icmp             ) [ 011111111110]
icmp_ln28_24                  (icmp             ) [ 011111111110]
bitcast_ln28                  (bitcast          ) [ 000000000000]
tmp_2                         (partselect       ) [ 000000000000]
trunc_ln28_8                  (trunc            ) [ 000000000000]
or_ln28_7                     (or               ) [ 000000000000]
icmp_ln28_17                  (icmp             ) [ 000000000000]
icmp_ln28_18                  (icmp             ) [ 000000000000]
or_ln28_8                     (or               ) [ 000000000000]
and_ln28_7                    (and              ) [ 000000000000]
tmp_3                         (fcmp             ) [ 000000000000]
and_ln28_8                    (and              ) [ 000000000000]
pool_10                       (select           ) [ 001110111000]
value_5                       (bitcast          ) [ 000010001000]
bitcast_ln28_3                (bitcast          ) [ 000000000000]
tmp_5                         (partselect       ) [ 000000000000]
trunc_ln28_10                 (trunc            ) [ 000000000000]
or_ln28_9                     (or               ) [ 000000000000]
icmp_ln28_21                  (icmp             ) [ 000000000000]
icmp_ln28_22                  (icmp             ) [ 000000000000]
or_ln28_10                    (or               ) [ 000000000000]
and_ln28_9                    (and              ) [ 000000000000]
tmp_6                         (fcmp             ) [ 000000000000]
and_ln28_10                   (and              ) [ 000000000000]
pool_12                       (select           ) [ 011000000110]
value_6                       (bitcast          ) [ 001000000010]
bitcast_ln28_4                (bitcast          ) [ 000000000000]
tmp_8                         (partselect       ) [ 000000000000]
trunc_ln28_12                 (trunc            ) [ 000000000000]
or_ln28_11                    (or               ) [ 000000000000]
icmp_ln28_25                  (icmp             ) [ 000000000000]
icmp_ln28_26                  (icmp             ) [ 000000000000]
or_ln28_12                    (or               ) [ 000000000000]
and_ln28_11                   (and              ) [ 000000000000]
tmp_9                         (fcmp             ) [ 000000000000]
and_ln28_12                   (and              ) [ 000000000000]
pool_14                       (select           ) [ 000100000001]
specloopname_ln0              (specloopname     ) [ 000000000000]
empty                         (speclooptripcount) [ 000000000000]
specpipeline_ln13             (specpipeline     ) [ 000000000000]
specloopname_ln12             (specloopname     ) [ 000000000000]
bitcast_ln32                  (bitcast          ) [ 000000000000]
write_ln32                    (write            ) [ 000000000000]
br_ln18                       (br               ) [ 000000000000]
ret_ln35                      (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_to_pool_streams_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_to_flat_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_for_rows_pool_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_to_pool_streams_1_read/1 conv_to_pool_streams_1_read_1/2 conv_to_pool_streams_1_read_2/3 conv_to_pool_streams_1_read_3/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln32_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/11 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/2 tmp_3/4 tmp_6/7 tmp_9/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 tmp_1/2 tmp_4/3 tmp_7/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 icmp_ln28_15/2 icmp_ln28_19/3 icmp_ln28_23/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read conv_to_pool_streams_1_read_1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln15_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln15_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln15_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln28_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln18_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="value_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln28_14_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="23" slack="1"/>
<pin id="130" dir="0" index="1" bw="23" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_14/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln28_7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln28_16_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="23" slack="0"/>
<pin id="139" dir="0" index="1" bw="23" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_16/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln28_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="1" slack="2"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="and_ln28_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="pool_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_8/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln28_9_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_9/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln28_20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="23" slack="0"/>
<pin id="166" dir="0" index="1" bw="23" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_20/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="value_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_4/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln28_11_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_11/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln28_24_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="23" slack="0"/>
<pin id="181" dir="0" index="1" bw="23" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_24/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="bitcast_ln28_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln28_8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln28_7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="3"/>
<pin id="204" dir="0" index="1" bw="1" slack="3"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln28_17_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_17/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln28_18_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="23" slack="0"/>
<pin id="214" dir="0" index="1" bw="23" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_18/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln28_8_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln28_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="and_ln28_8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_8/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="pool_10_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="32" slack="2"/>
<pin id="240" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_10/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="value_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="4"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_5/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln28_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="3"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_5_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln28_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_10/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln28_9_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="5"/>
<pin id="265" dir="0" index="1" bw="1" slack="5"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_9/8 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln28_21_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_21/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln28_22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="23" slack="0"/>
<pin id="275" dir="0" index="1" bw="23" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_22/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln28_10_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_10/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="and_ln28_9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_9/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="and_ln28_10_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_10/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="pool_12_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="0" index="2" bw="32" slack="3"/>
<pin id="301" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_12/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="value_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="5"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_6/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="bitcast_ln28_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln28_12_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_12/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln28_11_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="6"/>
<pin id="326" dir="0" index="1" bw="1" slack="6"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_11/10 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln28_25_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_25/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln28_26_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="23" slack="0"/>
<pin id="336" dir="0" index="1" bw="23" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_26/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln28_12_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_12/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln28_11_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_11/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln28_12_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_12/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="pool_14_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="0" index="2" bw="32" slack="2"/>
<pin id="362" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_14/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="bitcast_ln32_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/11 "/>
</bind>
</comp>

<comp id="368" class="1005" name="indvar_flatten_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln15_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="379" class="1005" name="trunc_ln28_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="23" slack="1"/>
<pin id="381" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln28_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="2"/>
<pin id="386" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="389" class="1005" name="value_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln28_14_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28_14 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln28_15_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="3"/>
<pin id="402" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln28_15 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln28_16_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="3"/>
<pin id="407" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln28_16 "/>
</bind>
</comp>

<comp id="410" class="1005" name="pool_8_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_8 "/>
</bind>
</comp>

<comp id="417" class="1005" name="conv_to_pool_streams_1_read_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="4"/>
<pin id="419" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read_2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="icmp_ln28_19_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="5"/>
<pin id="424" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln28_19 "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln28_20_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="5"/>
<pin id="429" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln28_20 "/>
</bind>
</comp>

<comp id="432" class="1005" name="value_4_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_4 "/>
</bind>
</comp>

<comp id="438" class="1005" name="conv_to_pool_streams_1_read_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="5"/>
<pin id="440" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read_3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln28_23_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="6"/>
<pin id="445" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln28_23 "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln28_24_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="6"/>
<pin id="450" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln28_24 "/>
</bind>
</comp>

<comp id="453" class="1005" name="pool_10_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_10 "/>
</bind>
</comp>

<comp id="460" class="1005" name="value_5_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_5 "/>
</bind>
</comp>

<comp id="466" class="1005" name="pool_12_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_12 "/>
</bind>
</comp>

<comp id="473" class="1005" name="value_6_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_6 "/>
</bind>
</comp>

<comp id="479" class="1005" name="pool_14_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="56" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="88"><net_src comp="74" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="56" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="56" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="108" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="90" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="56" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="151"><net_src comp="143" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="69" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="56" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="90" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="178"><net_src comp="56" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="185" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="188" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="206" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="202" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="69" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="246" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="249" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="259" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="267" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="263" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="69" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="307" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="310" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="320" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="324" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="69" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="371"><net_src comp="52" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="378"><net_src comp="102" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="114" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="387"><net_src comp="84" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="392"><net_src comp="123" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="398"><net_src comp="128" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="403"><net_src comp="84" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="408"><net_src comp="137" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="413"><net_src comp="153" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="420"><net_src comp="56" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="425"><net_src comp="84" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="430"><net_src comp="164" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="435"><net_src comp="170" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="441"><net_src comp="56" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="446"><net_src comp="84" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="451"><net_src comp="179" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="456"><net_src comp="236" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="463"><net_src comp="242" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="469"><net_src comp="297" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="476"><net_src comp="303" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="482"><net_src comp="358" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="364" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_to_pool_streams_1 | {}
	Port: pool_to_flat_streams_1 | {11 }
 - Input state : 
	Port: max_pooling.8 : conv_to_pool_streams_1 | {1 2 3 4 }
	Port: max_pooling.8 : pool_to_flat_streams_1 | {}
  - Chain level:
	State 1
		store_ln15 : 1
		indvar_flatten_load : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		icmp_ln28 : 1
		store_ln18 : 3
	State 2
		tmp_s : 1
		icmp_ln28_15 : 1
		icmp_ln28_16 : 1
	State 3
		and_ln28 : 1
		pool_8 : 1
		icmp_ln28_19 : 1
		icmp_ln28_20 : 1
	State 4
		tmp_3 : 1
		icmp_ln28_23 : 1
		icmp_ln28_24 : 1
	State 5
		tmp_2 : 1
		trunc_ln28_8 : 1
		icmp_ln28_17 : 2
		icmp_ln28_18 : 2
		or_ln28_8 : 3
		and_ln28_7 : 3
		and_ln28_8 : 3
		pool_10 : 3
	State 6
	State 7
		tmp_6 : 1
	State 8
		tmp_5 : 1
		trunc_ln28_10 : 1
		icmp_ln28_21 : 2
		icmp_ln28_22 : 2
		or_ln28_10 : 3
		and_ln28_9 : 3
		and_ln28_10 : 3
		pool_12 : 3
	State 9
		tmp_9 : 1
	State 10
		tmp_8 : 1
		trunc_ln28_12 : 1
		icmp_ln28_25 : 2
		icmp_ln28_26 : 2
		or_ln28_12 : 3
		and_ln28_11 : 3
		and_ln28_12 : 3
		pool_14 : 3
	State 11
		write_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        grp_fu_84       |    0    |    11   |
|          |    icmp_ln15_fu_102    |    0    |    11   |
|          |   icmp_ln28_14_fu_128  |    0    |    15   |
|          |   icmp_ln28_16_fu_137  |    0    |    15   |
|          |   icmp_ln28_20_fu_164  |    0    |    15   |
|   icmp   |   icmp_ln28_24_fu_179  |    0    |    15   |
|          |   icmp_ln28_17_fu_206  |    0    |    11   |
|          |   icmp_ln28_18_fu_212  |    0    |    15   |
|          |   icmp_ln28_21_fu_267  |    0    |    11   |
|          |   icmp_ln28_22_fu_273  |    0    |    15   |
|          |   icmp_ln28_25_fu_328  |    0    |    11   |
|          |   icmp_ln28_26_fu_334  |    0    |    15   |
|----------|------------------------|---------|---------|
|          |      pool_8_fu_153     |    0    |    32   |
|  select  |     pool_10_fu_236     |    0    |    32   |
|          |     pool_12_fu_297     |    0    |    32   |
|          |     pool_14_fu_358     |    0    |    32   |
|----------|------------------------|---------|---------|
|    add   |     add_ln15_fu_108    |    0    |    15   |
|----------|------------------------|---------|---------|
|          |     or_ln28_fu_143     |    0    |    2    |
|          |    or_ln28_7_fu_202    |    0    |    2    |
|          |    or_ln28_8_fu_218    |    0    |    2    |
|    or    |    or_ln28_9_fu_263    |    0    |    2    |
|          |    or_ln28_10_fu_279   |    0    |    2    |
|          |    or_ln28_11_fu_324   |    0    |    2    |
|          |    or_ln28_12_fu_340   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     and_ln28_fu_147    |    0    |    2    |
|          |    and_ln28_7_fu_224   |    0    |    2    |
|          |    and_ln28_8_fu_230   |    0    |    2    |
|    and   |    and_ln28_9_fu_285   |    0    |    2    |
|          |   and_ln28_10_fu_291   |    0    |    2    |
|          |   and_ln28_11_fu_346   |    0    |    2    |
|          |   and_ln28_12_fu_352   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_56     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln32_write_fu_62 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fcmp   |        grp_fu_69       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        grp_fu_74       |    0    |    0    |
|partselect|      tmp_2_fu_188      |    0    |    0    |
|          |      tmp_5_fu_249      |    0    |    0    |
|          |      tmp_8_fu_310      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln28_fu_114   |    0    |    0    |
|          |   trunc_ln28_7_fu_133  |    0    |    0    |
|          |   trunc_ln28_9_fu_160  |    0    |    0    |
|   trunc  |  trunc_ln28_11_fu_175  |    0    |    0    |
|          |   trunc_ln28_8_fu_198  |    0    |    0    |
|          |  trunc_ln28_10_fu_259  |    0    |    0    |
|          |  trunc_ln28_12_fu_320  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   331   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|conv_to_pool_streams_1_read_2_reg_417|   32   |
|conv_to_pool_streams_1_read_3_reg_438|   32   |
|          icmp_ln15_reg_375          |    1   |
|         icmp_ln28_14_reg_395        |    1   |
|         icmp_ln28_15_reg_400        |    1   |
|         icmp_ln28_16_reg_405        |    1   |
|         icmp_ln28_19_reg_422        |    1   |
|         icmp_ln28_20_reg_427        |    1   |
|         icmp_ln28_23_reg_443        |    1   |
|         icmp_ln28_24_reg_448        |    1   |
|          icmp_ln28_reg_384          |    1   |
|        indvar_flatten_reg_368       |    8   |
|           pool_10_reg_453           |   32   |
|           pool_12_reg_466           |   32   |
|           pool_14_reg_479           |   32   |
|            pool_8_reg_410           |   32   |
|                reg_90               |   32   |
|          trunc_ln28_reg_379         |   23   |
|           value_4_reg_432           |   32   |
|           value_5_reg_460           |   32   |
|           value_6_reg_473           |   32   |
|            value_reg_389            |   32   |
+-------------------------------------+--------+
|                Total                |   392  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_69 |  p0  |   8  |  32  |   256  ||    33   |
| grp_fu_69 |  p1  |   4  |  32  |   128  ||    17   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   384  || 3.47943 ||    50   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   331  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   50   |
|  Register |    -   |   392  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   392  |   381  |
+-----------+--------+--------+--------+
