{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686711479227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686711479228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 21:57:58 2023 " "Processing started: Tue Jun 13 21:57:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686711479228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711479228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sensor -c sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off sensor -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711479228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686711480314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686711480314 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" HCRS04.vhd(11) " "VHDL syntax error at HCRS04.vhd(11) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/HCRS04.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507728 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" HCRS04.vhd(20) " "VHDL syntax error at HCRS04.vhd(20) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/HCRS04.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507791 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" HCRS04.vhd(79) " "VHDL syntax error at HCRS04.vhd(79) near text \"process\";  expecting \"if\"" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/HCRS04.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507791 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Behavioral\";  expecting \"if\" HCRS04.vhd(86) " "VHDL syntax error at HCRS04.vhd(86) near text \"Behavioral\";  expecting \"if\"" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/HCRS04.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcrs04.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hcrs04.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriggerGen-Behavioral " "Found design unit 1: TriggerGen-Behavioral" {  } { { "TriggerGen.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/TriggerGen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686711507877 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriggerGen " "Found entity 1: TriggerGen" {  } { { "TriggerGen.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/TriggerGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686711507877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686711507878 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686711507878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distance_calculation-Behavioral " "Found design unit 1: distance_calculation-Behavioral" {  } { { "distance_calculation.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/distance_calculation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686711507880 ""} { "Info" "ISGN_ENTITY_NAME" "1 distance_calculation " "Found entity 1: distance_calculation" {  } { { "distance_calculation.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/sensor/distance_calculation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686711507880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711507880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686711509499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 13 21:58:29 2023 " "Processing ended: Tue Jun 13 21:58:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686711509499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686711509499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686711509499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711509499 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686711515881 ""}
