#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jul 31 13:33:46 2024
# Process ID: 207696
# Current directory: D:/FPGA/MLK/document/1_文档教程/正点原子/领航者/时序约束/41_eth_udp_loop/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent208460 D:\FPGA\MLK\document\1_文档教程\正点原子\领航者\时序约束\41_eth_udp_loop\prj\eth_udp_loop.xpr
# Log file: D:/FPGA/MLK/document/1_文档教程/正点原子/领航者/时序约束/41_eth_udp_loop/prj/vivado.log
# Journal file: D:/FPGA/MLK/document/1_文档教程/正点原子/领航者/时序约束/41_eth_udp_loop/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/MLK/document/1_文档教程/正点原子/领航者/时序约束/41_eth_udp_loop/prj/eth_udp_loop.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  d:/FPGA/MLK/document/1_μì/yμ×ó/á/Dòê/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.] -log ip_upgrade.log
upgrade_ip [get_ips  d:/FPGA/MLK/document/1_μì/yμ×ó/á/Dòê/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.] -log ip_upgrade.log
