GENERICS
  N : integer := 16;
INPUTS:
  clkdiv : in std_logic_vector(N-1 downto 0);
  phase : in std_logic;
  polarite : in std_logic;
  rst : in std_logic;
  clk : in  std_logic;
OUTPUTS:  
  clk_out : out std_logic;
  tc : out  std_logic);
