head	1.2;
access;
symbols
	OPENBSD_5_8:1.1.1.3.0.4
	OPENBSD_5_8_BASE:1.1.1.3
	OPENBSD_5_7:1.1.1.3.0.2
	OPENBSD_5_7_BASE:1.1.1.3
	v10_2_9:1.1.1.3
	v10_4_3:1.1.1.2
	v10_2_7:1.1.1.1
	OPENBSD_5_6:1.1.1.1.0.2
	OPENBSD_5_6_BASE:1.1.1.1
	v10_2_3:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.2
date	2015.12.23.05.17.34;	author jsg;	state dead;
branches;
next	1.1;
commitid	TnlogFl9nOv2eaRf;

1.1
date	2014.07.09.20.34.13;	author jsg;	state Exp;
branches
	1.1.1.1;
next	;
commitid	3JhLfwcuBALP0ZR7;

1.1.1.1
date	2014.07.09.20.34.13;	author jsg;	state Exp;
branches;
next	1.1.1.2;
commitid	3JhLfwcuBALP0ZR7;

1.1.1.2
date	2015.01.25.14.08.36;	author jsg;	state Exp;
branches;
next	1.1.1.3;
commitid	ce2W5rH5aF7VS9gi;

1.1.1.3
date	2015.02.20.22.45.49;	author jsg;	state Exp;
branches;
next	;
commitid	F54a1i0WXHMxq7kE;


desc
@@


1.2
log
@remove the now unused Mesa 10.2.9 code
@
text
@/*
 * Copyright 2012 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * on the rights to use, copy, modify, merge, publish, distribute, sub
 * license, and/or sell copies of the Software, and to permit persons to whom
 * the Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *	Tom Stellard <thomas.stellard@@amd.com>
 *	Michel Dänzer <michel.daenzer@@amd.com>
 *      Christian König <christian.koenig@@amd.com>
 */

#ifndef SI_SHADER_H
#define SI_SHADER_H

#include <llvm-c/Core.h> /* LLVMModuleRef */

#define SI_SGPR_CONST		0
#define SI_SGPR_SAMPLER		2
#define SI_SGPR_RESOURCE	4
#define SI_SGPR_RW_BUFFERS	6  /* rings (& stream-out, VS only) */
#define SI_SGPR_VERTEX_BUFFER	8  /* VS only */
#define SI_SGPR_START_INSTANCE	10 /* VS only */
#define SI_SGPR_ALPHA_REF	8  /* PS only */

#define SI_VS_NUM_USER_SGPR	11
#define SI_GS_NUM_USER_SGPR	8
#define SI_PS_NUM_USER_SGPR	9

/* LLVM function parameter indices */
#define SI_PARAM_CONST		0
#define SI_PARAM_SAMPLER	1
#define SI_PARAM_RESOURCE	2
#define SI_PARAM_RW_BUFFERS	3

/* VS only parameters */
#define SI_PARAM_VERTEX_BUFFER	4
#define SI_PARAM_START_INSTANCE	5
/* the other VS parameters are assigned dynamically */

/* ES only parameters */
#define SI_PARAM_ES2GS_OFFSET	6

/* GS only parameters */
#define SI_PARAM_GS2VS_OFFSET	4
#define SI_PARAM_GS_WAVE_ID	5
#define SI_PARAM_VTX0_OFFSET	6
#define SI_PARAM_VTX1_OFFSET	7
#define SI_PARAM_PRIMITIVE_ID	8
#define SI_PARAM_VTX2_OFFSET	9
#define SI_PARAM_VTX3_OFFSET	10
#define SI_PARAM_VTX4_OFFSET	11
#define SI_PARAM_VTX5_OFFSET	12
#define SI_PARAM_GS_INSTANCE_ID	13

/* PS only parameters */
#define SI_PARAM_ALPHA_REF		4
#define SI_PARAM_PRIM_MASK		5
#define SI_PARAM_PERSP_SAMPLE		6
#define SI_PARAM_PERSP_CENTER		7
#define SI_PARAM_PERSP_CENTROID		8
#define SI_PARAM_PERSP_PULL_MODEL	9
#define SI_PARAM_LINEAR_SAMPLE		10
#define SI_PARAM_LINEAR_CENTER		11
#define SI_PARAM_LINEAR_CENTROID	12
#define SI_PARAM_LINE_STIPPLE_TEX	13
#define SI_PARAM_POS_X_FLOAT		14
#define SI_PARAM_POS_Y_FLOAT		15
#define SI_PARAM_POS_Z_FLOAT		16
#define SI_PARAM_POS_W_FLOAT		17
#define SI_PARAM_FRONT_FACE		18
#define SI_PARAM_ANCILLARY		19
#define SI_PARAM_SAMPLE_COVERAGE	20
#define SI_PARAM_POS_FIXED_PT		21

#define SI_NUM_PARAMS (SI_PARAM_POS_FIXED_PT + 1)

struct si_shader_input {
	unsigned		name;
	int			sid;
	unsigned		param_offset;
	unsigned		index;
	unsigned		interpolate;
	bool			centroid;
};

struct si_shader_output {
	unsigned		name;
	int			sid;
	unsigned		param_offset;
	unsigned		index;
	unsigned		usage;
};

struct si_pipe_shader;

struct si_pipe_shader_selector {
	struct si_pipe_shader *current;

	struct tgsi_token       *tokens;
	struct pipe_stream_output_info  so;

	unsigned	num_shaders;

	/* PIPE_SHADER_[VERTEX|FRAGMENT|...] */
	unsigned	type;

	/* 1 when the shader contains
	 * TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS, otherwise it's 0.
	 * Used to determine whether we need to include nr_cbufs in the key */
	unsigned	fs_write_all;
};

struct si_shader {
	unsigned		ninput;
	struct si_shader_input	input[40];

	unsigned		noutput;
	struct si_shader_output	output[40];

	/* geometry shader properties */
	unsigned		gs_input_prim;
	unsigned		gs_output_prim;
	unsigned		gs_max_out_vertices;

	unsigned		nparam;
	bool			uses_kill;
	bool			uses_instanceid;
	bool			fs_write_all;
	bool			vs_out_misc_write;
	bool			vs_out_point_size;
	bool			vs_out_edgeflag;
	bool			vs_out_layer;
	unsigned		nr_pos_exports;
	unsigned		clip_dist_write;
};

union si_shader_key {
	struct {
		unsigned	export_16bpc:8;
		unsigned	nr_cbufs:4;
		unsigned	color_two_side:1;
		unsigned	alpha_func:3;
		unsigned	flatshade:1;
		unsigned	alpha_to_one:1;
	} ps;
	struct {
		unsigned	instance_divisors[PIPE_MAX_ATTRIBS];
		unsigned	ucps_enabled:2;
		unsigned	as_es:1;
	} vs;
};

struct si_pipe_shader {
	struct si_pipe_shader_selector	*selector;
	struct si_pipe_shader		*next_variant;
	struct si_pipe_shader		*gs_copy_shader;
	struct si_shader		shader;
	struct si_pm4_state		*pm4;
	struct r600_resource		*bo;
	unsigned			num_sgprs;
	unsigned			num_vgprs;
	unsigned			lds_size;
	unsigned			spi_ps_input_ena;
	unsigned			spi_shader_col_format;
	unsigned			cb_shader_mask;
	bool				cb0_is_integer;
	unsigned			sprite_coord_enable;
	union si_shader_key		key;
};

static inline struct si_shader* si_get_vs_state(struct si_context *sctx)
{
	if (sctx->gs_shader)
		return &sctx->gs_shader->current->gs_copy_shader->shader;
	else
		return &sctx->vs_shader->current->shader;
}

/* radeonsi_shader.c */
int si_pipe_shader_create(struct pipe_context *ctx, struct si_pipe_shader *shader);
int si_pipe_shader_create(struct pipe_context *ctx, struct si_pipe_shader *shader);
int si_compile_llvm(struct si_context *sctx, struct si_pipe_shader *shader,
							LLVMModuleRef mod);
void si_pipe_shader_destroy(struct pipe_context *ctx, struct si_pipe_shader *shader);

#endif
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import Mesa 10.2.3
@
text
@@


1.1.1.2
log
@Import Mesa 10.4.3
@
text
@a32 2
#include "tgsi/tgsi_scan.h"
#include "si_state.h"
d34 4
a37 6
struct radeon_shader_binary;

#define SI_SGPR_RW_BUFFERS	0  /* rings (& stream-out, VS only) */
#define SI_SGPR_CONST		2
#define SI_SGPR_SAMPLER		4
#define SI_SGPR_RESOURCE	6
d39 1
a39 2
#define SI_SGPR_BASE_VERTEX	10 /* VS only */
#define SI_SGPR_START_INSTANCE	11 /* VS only */
d42 1
a42 1
#define SI_VS_NUM_USER_SGPR	12
a43 1
#define SI_GSCOPY_NUM_USER_SGPR	4
d47 4
a50 4
#define SI_PARAM_RW_BUFFERS	0
#define SI_PARAM_CONST		1
#define SI_PARAM_SAMPLER	2
#define SI_PARAM_RESOURCE	3
d54 1
a54 2
#define SI_PARAM_BASE_VERTEX	5
#define SI_PARAM_START_INSTANCE	6
d58 1
a58 1
#define SI_PARAM_ES2GS_OFFSET	7
d94 18
a111 1
struct si_shader;
d113 2
a114 2
struct si_shader_selector {
	struct si_shader *current;
a117 1
	struct tgsi_shader_info		info;
d124 28
a151 3
	unsigned	gs_output_prim;
	unsigned	gs_max_out_vertices;
	uint64_t	gs_used_inputs; /* mask of "get_unique_index" bits */
d157 1
a157 1
		unsigned	last_cbuf:3;
d164 2
a165 4
		unsigned	instance_divisors[SI_NUM_VERTEX_BUFFERS];
		/* The mask of "get_unique_index" bits, needed for ES,
		 * it describes how the ES->GS ring buffer is laid out. */
		uint64_t	gs_used_inputs;
d170 5
a174 5
struct si_shader {
	struct si_shader_selector	*selector;
	struct si_shader		*next_variant;

	struct si_shader		*gs_copy_shader;
a176 1
	struct r600_resource		*scratch_bo;
a180 1
	unsigned			scratch_bytes_per_wave;
a181 2
	unsigned			spi_shader_z_format;
	unsigned			db_shader_control;
d183 2
a185 13

	unsigned		nparam;
	unsigned		vs_output_param_offset[PIPE_MAX_SHADER_OUTPUTS];
	unsigned		ps_input_param_offset[PIPE_MAX_SHADER_INPUTS];

	bool			uses_instanceid;
	bool			vs_out_misc_write;
	bool			vs_out_point_size;
	bool			vs_out_edgeflag;
	bool			vs_out_layer;
	unsigned		nr_pos_exports;
	unsigned		clip_dist_write;
	bool			is_gs_copy_shader;
d191 1
a191 1
		return sctx->gs_shader->current->gs_copy_shader;
d193 1
a193 1
		return sctx->vs_shader->current;
d197 5
a201 10
int si_shader_create(struct si_screen *sscreen, struct si_shader *shader);
int si_compile_llvm(struct si_screen *sscreen, struct si_shader *shader,
		    LLVMModuleRef mod);
void si_shader_destroy(struct pipe_context *ctx, struct si_shader *shader);
unsigned si_shader_io_get_unique_index(unsigned semantic_name, unsigned index);
int si_shader_binary_read(struct si_screen *sscreen, struct si_shader *shader,
		const struct radeon_shader_binary *binary);
void si_shader_binary_read_config(const struct radeon_shader_binary *binary,
				struct si_shader *shader,
				unsigned symbol_offset);
@


1.1.1.3
log
@Import Mesa 10.2.9
@
text
@d33 2
d36 6
a41 4
#define SI_SGPR_CONST		0
#define SI_SGPR_SAMPLER		2
#define SI_SGPR_RESOURCE	4
#define SI_SGPR_RW_BUFFERS	6  /* rings (& stream-out, VS only) */
d43 2
a44 1
#define SI_SGPR_START_INSTANCE	10 /* VS only */
d47 1
a47 1
#define SI_VS_NUM_USER_SGPR	11
d49 1
d53 4
a56 4
#define SI_PARAM_CONST		0
#define SI_PARAM_SAMPLER	1
#define SI_PARAM_RESOURCE	2
#define SI_PARAM_RW_BUFFERS	3
d60 2
a61 1
#define SI_PARAM_START_INSTANCE	5
d65 1
a65 1
#define SI_PARAM_ES2GS_OFFSET	6
d101 1
a101 18
struct si_shader_input {
	unsigned		name;
	int			sid;
	unsigned		param_offset;
	unsigned		index;
	unsigned		interpolate;
	bool			centroid;
};

struct si_shader_output {
	unsigned		name;
	int			sid;
	unsigned		param_offset;
	unsigned		index;
	unsigned		usage;
};

struct si_pipe_shader;
d103 2
a104 2
struct si_pipe_shader_selector {
	struct si_pipe_shader *current;
d108 1
d115 3
a117 28
	/* 1 when the shader contains
	 * TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS, otherwise it's 0.
	 * Used to determine whether we need to include nr_cbufs in the key */
	unsigned	fs_write_all;
};

struct si_shader {
	unsigned		ninput;
	struct si_shader_input	input[40];

	unsigned		noutput;
	struct si_shader_output	output[40];

	/* geometry shader properties */
	unsigned		gs_input_prim;
	unsigned		gs_output_prim;
	unsigned		gs_max_out_vertices;

	unsigned		nparam;
	bool			uses_kill;
	bool			uses_instanceid;
	bool			fs_write_all;
	bool			vs_out_misc_write;
	bool			vs_out_point_size;
	bool			vs_out_edgeflag;
	bool			vs_out_layer;
	unsigned		nr_pos_exports;
	unsigned		clip_dist_write;
d123 1
a123 1
		unsigned	nr_cbufs:4;
d130 4
a133 2
		unsigned	instance_divisors[PIPE_MAX_ATTRIBS];
		unsigned	ucps_enabled:2;
d138 5
a142 5
struct si_pipe_shader {
	struct si_pipe_shader_selector	*selector;
	struct si_pipe_shader		*next_variant;
	struct si_pipe_shader		*gs_copy_shader;
	struct si_shader		shader;
d145 1
d150 1
d152 2
a154 2
	bool				cb0_is_integer;
	unsigned			sprite_coord_enable;
d156 13
d174 1
a174 1
		return &sctx->gs_shader->current->gs_copy_shader->shader;
d176 1
a176 1
		return &sctx->vs_shader->current->shader;
d180 10
a189 5
int si_pipe_shader_create(struct pipe_context *ctx, struct si_pipe_shader *shader);
int si_pipe_shader_create(struct pipe_context *ctx, struct si_pipe_shader *shader);
int si_compile_llvm(struct si_context *sctx, struct si_pipe_shader *shader,
							LLVMModuleRef mod);
void si_pipe_shader_destroy(struct pipe_context *ctx, struct si_pipe_shader *shader);
@


