// Seed: 1844513981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_0 #(
    parameter id_3 = 32'd45
) (
    id_1,
    access,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_1
);
  output wire id_20;
  output tri0 id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_19,
      id_5,
      id_18
  );
  input wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  wor id_21 = -1;
  assign id_9[id_3] = 1;
  logic id_22 = id_8;
  tri0  id_23;
  wire  id_24 = id_6;
  assign id_19 = id_22 * -1;
  specify
    (id_25 => id_26) = 1;
    specparam id_27 = 1;
  endspecify
  assign id_23 = (id_5) ^ id_25;
endmodule
