Model {
  Name			  "sampleModel52"
  System {
    Name		    "sampleModel52"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "18"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      SourceType	      "MinMax Running Resettable"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Function		      "min"
      vinit		      "0.0"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      Inputs		      "*"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      Clock
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[4640936230.345033]"
      Ts		      "0.1"
      seed		      "[305547757.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [2, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk5"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk6"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Inputs		  "*"
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk7"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Inputs		  "2"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk8"
	  SID			  "15"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Value			  "[260448111.076210]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 315, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 645, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [90, 0; 0, 35; 310, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 45; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk8"
      SID		      "18"
      Ports		      [1, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 35; -720, 0]
      Branch {
	ZOrder			3
	DstBlock		"cfblk3"
	DstPort			1
      }
      Branch {
	ZOrder			8
	Points			[-160, 0]
	DstBlock		"cfblk2"
	DstPort			2
      }
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [70, 0; 0, -45; 810, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -880, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 805, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk7"
      DstPort		      2
    }
  }
}
