lbl_80052354:
/* 80052354  94 21 FF 60 */	stwu r1, -0xa0(r1)
/* 80052358  7C 08 02 A6 */	mflr r0
/* 8005235C  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 80052360  DB E1 00 90 */	stfd f31, 0x90(r1)
/* 80052364  F3 E1 00 98 */	psq_st f31, 152(r1), 0, 0 /* qr0 */
/* 80052368  DB C1 00 80 */	stfd f30, 0x80(r1)
/* 8005236C  F3 C1 00 88 */	psq_st f30, 136(r1), 0, 0 /* qr0 */
/* 80052370  DB A1 00 70 */	stfd f29, 0x70(r1)
/* 80052374  F3 A1 00 78 */	psq_st f29, 120(r1), 0, 0 /* qr0 */
/* 80052378  DB 81 00 60 */	stfd f28, 0x60(r1)
/* 8005237C  F3 81 00 68 */	psq_st f28, 104(r1), 0, 0 /* qr0 */
/* 80052380  DB 61 00 50 */	stfd f27, 0x50(r1)
/* 80052384  F3 61 00 58 */	psq_st f27, 88(r1), 0, 0 /* qr0 */
/* 80052388  DB 41 00 40 */	stfd f26, 0x40(r1)
/* 8005238C  F3 41 00 48 */	psq_st f26, 72(r1), 0, 0 /* qr0 */
/* 80052390  DB 21 00 30 */	stfd f25, 0x30(r1)
/* 80052394  F3 21 00 38 */	psq_st f25, 56(r1), 0, 0 /* qr0 */
/* 80052398  DB 01 00 20 */	stfd f24, 0x20(r1)
/* 8005239C  F3 01 00 28 */	psq_st f24, 40(r1), 0, 0 /* qr0 */
/* 800523A0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800523A4  7C 7F 1B 78 */	mr r31, r3
/* 800523A8  38 60 00 00 */	li r3, 0
/* 800523AC  38 80 00 09 */	li r4, 9
/* 800523B0  38 A0 00 00 */	li r5, 0
/* 800523B4  38 C0 00 04 */	li r6, 4
/* 800523B8  38 E0 00 00 */	li r7, 0
/* 800523BC  48 30 92 09 */	bl GXSetVtxAttrFmt
/* 800523C0  38 60 00 00 */	li r3, 0
/* 800523C4  38 80 00 0D */	li r4, 0xd
/* 800523C8  38 A0 00 01 */	li r5, 1
/* 800523CC  38 C0 00 04 */	li r6, 4
/* 800523D0  38 E0 00 00 */	li r7, 0
/* 800523D4  48 30 91 F1 */	bl GXSetVtxAttrFmt
/* 800523D8  48 30 91 B5 */	bl GXClearVtxDesc
/* 800523DC  38 60 00 09 */	li r3, 9
/* 800523E0  38 80 00 01 */	li r4, 1
/* 800523E4  48 30 8A D5 */	bl GXSetVtxDesc
/* 800523E8  38 60 00 0D */	li r3, 0xd
/* 800523EC  38 80 00 01 */	li r4, 1
/* 800523F0  48 30 8A C9 */	bl GXSetVtxDesc
/* 800523F4  38 7F 00 04 */	addi r3, r31, 4
/* 800523F8  38 80 00 00 */	li r4, 0
/* 800523FC  48 30 C0 19 */	bl GXLoadTexObj
/* 80052400  38 60 00 00 */	li r3, 0
/* 80052404  48 30 B7 2D */	bl GXSetNumChans
/* 80052408  80 1F 00 3C */	lwz r0, 0x3c(r31)
/* 8005240C  90 01 00 10 */	stw r0, 0x10(r1)
/* 80052410  38 60 00 01 */	li r3, 1
/* 80052414  38 81 00 10 */	addi r4, r1, 0x10
/* 80052418  48 30 CF 65 */	bl GXSetTevColor
/* 8005241C  80 1F 00 40 */	lwz r0, 0x40(r31)
/* 80052420  90 01 00 0C */	stw r0, 0xc(r1)
/* 80052424  38 60 00 02 */	li r3, 2
/* 80052428  38 81 00 0C */	addi r4, r1, 0xc
/* 8005242C  48 30 CF 51 */	bl GXSetTevColor
/* 80052430  38 60 00 01 */	li r3, 1
/* 80052434  48 30 99 C9 */	bl GXSetNumTexGens
/* 80052438  38 60 00 00 */	li r3, 0
/* 8005243C  38 80 00 01 */	li r4, 1
/* 80052440  38 A0 00 04 */	li r5, 4
/* 80052444  38 C0 00 3C */	li r6, 0x3c
/* 80052448  38 E0 00 00 */	li r7, 0
/* 8005244C  39 00 00 7D */	li r8, 0x7d
/* 80052450  48 30 97 2D */	bl GXSetTexCoordGen2
/* 80052454  38 60 00 01 */	li r3, 1
/* 80052458  48 30 D4 39 */	bl GXSetNumTevStages
/* 8005245C  38 60 00 00 */	li r3, 0
/* 80052460  38 80 00 00 */	li r4, 0
/* 80052464  38 A0 00 00 */	li r5, 0
/* 80052468  38 C0 00 FF */	li r6, 0xff
/* 8005246C  48 30 D2 89 */	bl GXSetTevOrder
/* 80052470  38 60 00 00 */	li r3, 0
/* 80052474  38 80 00 04 */	li r4, 4
/* 80052478  38 A0 00 02 */	li r5, 2
/* 8005247C  38 C0 00 08 */	li r6, 8
/* 80052480  38 E0 00 0F */	li r7, 0xf
/* 80052484  48 30 CD A1 */	bl GXSetTevColorIn
/* 80052488  38 60 00 00 */	li r3, 0
/* 8005248C  38 80 00 00 */	li r4, 0
/* 80052490  38 A0 00 00 */	li r5, 0
/* 80052494  38 C0 00 00 */	li r6, 0
/* 80052498  38 E0 00 01 */	li r7, 1
/* 8005249C  39 00 00 00 */	li r8, 0
/* 800524A0  48 30 CE 0D */	bl GXSetTevColorOp
/* 800524A4  88 1F 00 46 */	lbz r0, 0x46(r31)
/* 800524A8  28 00 00 00 */	cmplwi r0, 0
/* 800524AC  41 82 00 20 */	beq lbl_800524CC
/* 800524B0  38 60 00 00 */	li r3, 0
/* 800524B4  38 80 00 07 */	li r4, 7
/* 800524B8  38 A0 00 07 */	li r5, 7
/* 800524BC  38 C0 00 07 */	li r6, 7
/* 800524C0  38 E0 00 01 */	li r7, 1
/* 800524C4  48 30 CD A5 */	bl GXSetTevAlphaIn
/* 800524C8  48 00 00 1C */	b lbl_800524E4
lbl_800524CC:
/* 800524CC  38 60 00 00 */	li r3, 0
/* 800524D0  38 80 00 02 */	li r4, 2
/* 800524D4  38 A0 00 01 */	li r5, 1
/* 800524D8  38 C0 00 04 */	li r6, 4
/* 800524DC  38 E0 00 07 */	li r7, 7
/* 800524E0  48 30 CD 89 */	bl GXSetTevAlphaIn
lbl_800524E4:
/* 800524E4  38 60 00 00 */	li r3, 0
/* 800524E8  38 80 00 00 */	li r4, 0
/* 800524EC  38 A0 00 00 */	li r5, 0
/* 800524F0  38 C0 00 00 */	li r6, 0
/* 800524F4  38 E0 00 01 */	li r7, 1
/* 800524F8  39 00 00 00 */	li r8, 0
/* 800524FC  48 30 CE 19 */	bl GXSetTevAlphaOp
/* 80052500  38 60 00 00 */	li r3, 0
/* 80052504  48 30 D7 CD */	bl GXSetZCompLoc
/* 80052508  38 60 00 00 */	li r3, 0
/* 8005250C  38 80 00 07 */	li r4, 7
/* 80052510  38 A0 00 00 */	li r5, 0
/* 80052514  48 30 D7 89 */	bl GXSetZMode
/* 80052518  38 60 00 01 */	li r3, 1
/* 8005251C  38 80 00 04 */	li r4, 4
/* 80052520  38 A0 00 05 */	li r5, 5
/* 80052524  38 C0 00 00 */	li r6, 0
/* 80052528  48 30 D6 C9 */	bl GXSetBlendMode
/* 8005252C  38 60 00 04 */	li r3, 4
/* 80052530  38 80 00 00 */	li r4, 0
/* 80052534  38 A0 00 01 */	li r5, 1
/* 80052538  38 C0 00 04 */	li r6, 4
/* 8005253C  38 E0 00 00 */	li r7, 0
/* 80052540  48 30 D0 E5 */	bl GXSetAlphaCompare
/* 80052544  80 0D 80 80 */	lwz r0, g_clearColor(r13)
/* 80052548  90 01 00 08 */	stw r0, 8(r1)
/* 8005254C  38 60 00 00 */	li r3, 0
/* 80052550  C0 22 86 10 */	lfs f1, lit_4074(r2)
/* 80052554  FC 40 08 90 */	fmr f2, f1
/* 80052558  FC 60 08 90 */	fmr f3, f1
/* 8005255C  FC 80 08 90 */	fmr f4, f1
/* 80052560  38 81 00 08 */	addi r4, r1, 8
/* 80052564  48 30 D3 55 */	bl GXSetFog
/* 80052568  38 60 00 00 */	li r3, 0
/* 8005256C  48 30 A4 19 */	bl GXSetCullMode
/* 80052570  38 60 00 01 */	li r3, 1
/* 80052574  48 30 D8 65 */	bl GXSetDither
/* 80052578  3C 60 80 3A */	lis r3, g_mDoMtx_identity@ha /* 0x803A2FD8@ha */
/* 8005257C  38 63 2F D8 */	addi r3, r3, g_mDoMtx_identity@l /* 0x803A2FD8@l */
/* 80052580  38 80 00 00 */	li r4, 0
/* 80052584  48 30 DC C9 */	bl GXLoadPosMtxImm
/* 80052588  38 60 00 01 */	li r3, 1
/* 8005258C  48 30 E0 45 */	bl GXSetClipMode
/* 80052590  38 60 00 00 */	li r3, 0
/* 80052594  48 30 DD 59 */	bl GXSetCurrentMtx
/* 80052598  C0 7F 00 24 */	lfs f3, 0x24(r31)
/* 8005259C  C0 5F 00 2C */	lfs f2, 0x2c(r31)
/* 800525A0  EF E3 10 2A */	fadds f31, f3, f2
/* 800525A4  C0 BF 00 28 */	lfs f5, 0x28(r31)
/* 800525A8  C0 9F 00 30 */	lfs f4, 0x30(r31)
/* 800525AC  EF C5 20 2A */	fadds f30, f5, f4
/* 800525B0  88 7F 00 44 */	lbz r3, 0x44(r31)
/* 800525B4  28 03 00 00 */	cmplwi r3, 0
/* 800525B8  41 82 01 B4 */	beq lbl_8005276C
/* 800525BC  88 1F 00 45 */	lbz r0, 0x45(r31)
/* 800525C0  28 00 00 00 */	cmplwi r0, 0
/* 800525C4  41 82 01 A8 */	beq lbl_8005276C
/* 800525C8  C0 22 86 08 */	lfs f1, lit_4072(r2)
/* 800525CC  EC 01 00 B2 */	fmuls f0, f1, f2
/* 800525D0  EF A3 00 2A */	fadds f29, f3, f0
/* 800525D4  EC 01 01 32 */	fmuls f0, f1, f4
/* 800525D8  EF 85 00 2A */	fadds f28, f5, f0
/* 800525DC  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 800525E0  C0 5F 00 34 */	lfs f2, 0x34(r31)
/* 800525E4  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800525E8  40 82 00 10 */	bne lbl_800525F8
/* 800525EC  FF 60 00 90 */	fmr f27, f0
/* 800525F0  FF 40 00 90 */	fmr f26, f0
/* 800525F4  48 00 00 14 */	b lbl_80052608
lbl_800525F8:
/* 800525F8  C0 22 86 28 */	lfs f1, lit_4270(r2)
/* 800525FC  EC 01 10 24 */	fdivs f0, f1, f2
/* 80052600  EF 61 00 28 */	fsubs f27, f1, f0
/* 80052604  FF 40 08 90 */	fmr f26, f1
lbl_80052608:
/* 80052608  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 8005260C  C0 5F 00 38 */	lfs f2, 0x38(r31)
/* 80052610  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 80052614  40 82 00 10 */	bne lbl_80052624
/* 80052618  FF 20 00 90 */	fmr f25, f0
/* 8005261C  FF 00 00 90 */	fmr f24, f0
/* 80052620  48 00 00 14 */	b lbl_80052634
lbl_80052624:
/* 80052624  C0 22 86 28 */	lfs f1, lit_4270(r2)
/* 80052628  EC 01 10 24 */	fdivs f0, f1, f2
/* 8005262C  EF 21 00 28 */	fsubs f25, f1, f0
/* 80052630  FF 00 08 90 */	fmr f24, f1
lbl_80052634:
/* 80052634  38 60 00 80 */	li r3, 0x80
/* 80052638  38 80 00 00 */	li r4, 0
/* 8005263C  38 A0 00 10 */	li r5, 0x10
/* 80052640  48 30 A1 25 */	bl GXBegin
/* 80052644  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 80052648  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 8005264C  3C 60 CC 01 */	lis r3, 0xCC01 /* 0xCC008000@ha */
/* 80052650  D0 03 80 00 */	stfs f0, 0x8000(r3)  /* 0xCC008000@l */
/* 80052654  D0 23 80 00 */	stfs f1, -0x8000(r3)
/* 80052658  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 8005265C  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052660  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80052664  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 80052668  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 8005266C  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052670  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052674  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 80052678  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 8005267C  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052680  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052684  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052688  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 8005268C  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052690  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052694  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052698  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 8005269C  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 800526A0  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 800526A4  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 800526A8  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 800526AC  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 800526B0  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 800526B4  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 800526B8  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 800526BC  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 800526C0  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 800526C4  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 800526C8  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 800526CC  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 800526D0  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 800526D4  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 800526D8  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 800526DC  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 800526E0  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 800526E4  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 800526E8  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 800526EC  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 800526F0  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 800526F4  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 800526F8  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 800526FC  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052700  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052704  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 80052708  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 8005270C  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052710  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052714  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052718  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 8005271C  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052720  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052724  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052728  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 8005272C  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052730  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052734  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052738  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 8005273C  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052740  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052744  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052748  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 8005274C  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052750  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052754  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052758  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 8005275C  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052760  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052764  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052768  48 00 03 20 */	b lbl_80052A88
lbl_8005276C:
/* 8005276C  28 03 00 00 */	cmplwi r3, 0
/* 80052770  41 82 01 28 */	beq lbl_80052898
/* 80052774  C0 02 86 08 */	lfs f0, lit_4072(r2)
/* 80052778  EC 00 00 B2 */	fmuls f0, f0, f2
/* 8005277C  EF 83 00 2A */	fadds f28, f3, f0
/* 80052780  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 80052784  C0 5F 00 34 */	lfs f2, 0x34(r31)
/* 80052788  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 8005278C  40 82 00 10 */	bne lbl_8005279C
/* 80052790  FF A0 00 90 */	fmr f29, f0
/* 80052794  FF 60 00 90 */	fmr f27, f0
/* 80052798  48 00 00 14 */	b lbl_800527AC
lbl_8005279C:
/* 8005279C  C0 22 86 28 */	lfs f1, lit_4270(r2)
/* 800527A0  EC 01 10 24 */	fdivs f0, f1, f2
/* 800527A4  EF A1 00 28 */	fsubs f29, f1, f0
/* 800527A8  FF 60 08 90 */	fmr f27, f1
lbl_800527AC:
/* 800527AC  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 800527B0  C0 5F 00 38 */	lfs f2, 0x38(r31)
/* 800527B4  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800527B8  40 82 00 0C */	bne lbl_800527C4
/* 800527BC  C3 02 86 28 */	lfs f24, lit_4270(r2)
/* 800527C0  48 00 00 18 */	b lbl_800527D8
lbl_800527C4:
/* 800527C4  C0 22 86 08 */	lfs f1, lit_4072(r2)
/* 800527C8  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 800527CC  EC 00 10 24 */	fdivs f0, f0, f2
/* 800527D0  EC 01 00 32 */	fmuls f0, f1, f0
/* 800527D4  EF 01 00 28 */	fsubs f24, f1, f0
lbl_800527D8:
/* 800527D8  38 60 00 80 */	li r3, 0x80
/* 800527DC  38 80 00 00 */	li r4, 0
/* 800527E0  38 A0 00 08 */	li r5, 8
/* 800527E4  48 30 9F 81 */	bl GXBegin
/* 800527E8  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 800527EC  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 800527F0  3C 60 CC 01 */	lis r3, 0xCC01 /* 0xCC008000@ha */
/* 800527F4  D0 03 80 00 */	stfs f0, 0x8000(r3)  /* 0xCC008000@l */
/* 800527F8  D0 23 80 00 */	stfs f1, -0x8000(r3)
/* 800527FC  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 80052800  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052804  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80052808  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 8005280C  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052810  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052814  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052818  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 8005281C  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052820  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052824  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 80052828  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 8005282C  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052830  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052834  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052838  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 8005283C  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 80052840  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052844  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80052848  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 8005284C  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052850  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052854  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052858  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 8005285C  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052860  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052864  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 80052868  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 8005286C  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052870  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052874  D3 A3 80 00 */	stfs f29, -0x8000(r3)
/* 80052878  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 8005287C  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052880  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052884  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052888  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 8005288C  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 80052890  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052894  48 00 01 F4 */	b lbl_80052A88
lbl_80052898:
/* 80052898  88 1F 00 45 */	lbz r0, 0x45(r31)
/* 8005289C  28 00 00 00 */	cmplwi r0, 0
/* 800528A0  41 82 01 1C */	beq lbl_800529BC
/* 800528A4  C0 22 86 08 */	lfs f1, lit_4072(r2)
/* 800528A8  EC 01 01 32 */	fmuls f0, f1, f4
/* 800528AC  EF 05 00 2A */	fadds f24, f5, f0
/* 800528B0  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 800528B4  C0 5F 00 34 */	lfs f2, 0x34(r31)
/* 800528B8  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800528BC  40 82 00 10 */	bne lbl_800528CC
/* 800528C0  C3 22 86 28 */	lfs f25, lit_4270(r2)
/* 800528C4  FF 40 C8 90 */	fmr f26, f25
/* 800528C8  48 00 00 18 */	b lbl_800528E0
lbl_800528CC:
/* 800528CC  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 800528D0  EC 00 10 24 */	fdivs f0, f0, f2
/* 800528D4  EC 01 00 32 */	fmuls f0, f1, f0
/* 800528D8  EF 21 00 28 */	fsubs f25, f1, f0
/* 800528DC  EF 41 00 2A */	fadds f26, f1, f0
lbl_800528E0:
/* 800528E0  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 800528E4  C0 5F 00 38 */	lfs f2, 0x38(r31)
/* 800528E8  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800528EC  40 82 00 10 */	bne lbl_800528FC
/* 800528F0  FF 60 00 90 */	fmr f27, f0
/* 800528F4  FF 80 00 90 */	fmr f28, f0
/* 800528F8  48 00 00 14 */	b lbl_8005290C
lbl_800528FC:
/* 800528FC  C0 22 86 28 */	lfs f1, lit_4270(r2)
/* 80052900  EC 01 10 24 */	fdivs f0, f1, f2
/* 80052904  EF 61 00 28 */	fsubs f27, f1, f0
/* 80052908  FF 80 08 90 */	fmr f28, f1
lbl_8005290C:
/* 8005290C  38 60 00 80 */	li r3, 0x80
/* 80052910  38 80 00 00 */	li r4, 0
/* 80052914  38 A0 00 08 */	li r5, 8
/* 80052918  48 30 9E 4D */	bl GXBegin
/* 8005291C  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 80052920  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052924  3C 60 CC 01 */	lis r3, 0xCC01 /* 0xCC008000@ha */
/* 80052928  D0 03 80 00 */	stfs f0, 0x8000(r3)  /* 0xCC008000@l */
/* 8005292C  D0 23 80 00 */	stfs f1, -0x8000(r3)
/* 80052930  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052934  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052938  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 8005293C  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052940  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052944  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052948  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 8005294C  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052950  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052954  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052958  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 8005295C  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052960  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052964  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052968  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 8005296C  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052970  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052974  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052978  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 8005297C  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052980  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052984  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052988  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 8005298C  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052990  D3 83 80 00 */	stfs f28, -0x8000(r3)
/* 80052994  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052998  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 8005299C  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 800529A0  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 800529A4  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 800529A8  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 800529AC  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 800529B0  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 800529B4  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 800529B8  48 00 00 D0 */	b lbl_80052A88
lbl_800529BC:
/* 800529BC  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 800529C0  C0 5F 00 34 */	lfs f2, 0x34(r31)
/* 800529C4  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800529C8  40 82 00 10 */	bne lbl_800529D8
/* 800529CC  FF 00 00 90 */	fmr f24, f0
/* 800529D0  FF 20 00 90 */	fmr f25, f0
/* 800529D4  48 00 00 1C */	b lbl_800529F0
lbl_800529D8:
/* 800529D8  C0 22 86 08 */	lfs f1, lit_4072(r2)
/* 800529DC  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 800529E0  EC 00 10 24 */	fdivs f0, f0, f2
/* 800529E4  EC 01 00 32 */	fmuls f0, f1, f0
/* 800529E8  EF 01 00 28 */	fsubs f24, f1, f0
/* 800529EC  EF 21 00 2A */	fadds f25, f1, f0
lbl_800529F0:
/* 800529F0  C0 02 86 10 */	lfs f0, lit_4074(r2)
/* 800529F4  C0 5F 00 38 */	lfs f2, 0x38(r31)
/* 800529F8  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800529FC  40 82 00 10 */	bne lbl_80052A0C
/* 80052A00  FF 40 00 90 */	fmr f26, f0
/* 80052A04  FF 60 00 90 */	fmr f27, f0
/* 80052A08  48 00 00 1C */	b lbl_80052A24
lbl_80052A0C:
/* 80052A0C  C0 22 86 08 */	lfs f1, lit_4072(r2)
/* 80052A10  C0 02 86 28 */	lfs f0, lit_4270(r2)
/* 80052A14  EC 00 10 24 */	fdivs f0, f0, f2
/* 80052A18  EC 01 00 32 */	fmuls f0, f1, f0
/* 80052A1C  EF 41 00 28 */	fsubs f26, f1, f0
/* 80052A20  EF 61 00 2A */	fadds f27, f1, f0
lbl_80052A24:
/* 80052A24  38 60 00 80 */	li r3, 0x80
/* 80052A28  38 80 00 00 */	li r4, 0
/* 80052A2C  38 A0 00 04 */	li r5, 4
/* 80052A30  48 30 9D 35 */	bl GXBegin
/* 80052A34  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 80052A38  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052A3C  3C 60 CC 01 */	lis r3, 0xCC01 /* 0xCC008000@ha */
/* 80052A40  D0 03 80 00 */	stfs f0, 0x8000(r3)  /* 0xCC008000@l */
/* 80052A44  D0 23 80 00 */	stfs f1, -0x8000(r3)
/* 80052A48  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052A4C  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052A50  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80052A54  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052A58  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052A5C  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052A60  D3 43 80 00 */	stfs f26, -0x8000(r3)
/* 80052A64  D3 E3 80 00 */	stfs f31, -0x8000(r3)
/* 80052A68  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052A6C  D3 23 80 00 */	stfs f25, -0x8000(r3)
/* 80052A70  D3 63 80 00 */	stfs f27, -0x8000(r3)
/* 80052A74  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80052A78  D0 03 80 00 */	stfs f0, -0x8000(r3)
/* 80052A7C  D3 C3 80 00 */	stfs f30, -0x8000(r3)
/* 80052A80  D3 03 80 00 */	stfs f24, -0x8000(r3)
/* 80052A84  D3 63 80 00 */	stfs f27, -0x8000(r3)
lbl_80052A88:
/* 80052A88  38 60 00 00 */	li r3, 0
/* 80052A8C  48 30 DB 45 */	bl GXSetClipMode
/* 80052A90  3C 60 80 40 */	lis r3, g_dComIfG_gameInfo@ha /* 0x804061C0@ha */
/* 80052A94  38 63 61 C0 */	addi r3, r3, g_dComIfG_gameInfo@l /* 0x804061C0@l */
/* 80052A98  80 63 5F 50 */	lwz r3, 0x5f50(r3)
/* 80052A9C  81 83 00 00 */	lwz r12, 0(r3)
/* 80052AA0  81 8C 00 18 */	lwz r12, 0x18(r12)
/* 80052AA4  7D 89 03 A6 */	mtctr r12
/* 80052AA8  4E 80 04 21 */	bctrl 
/* 80052AAC  E3 E1 00 98 */	psq_l f31, 152(r1), 0, 0 /* qr0 */
/* 80052AB0  CB E1 00 90 */	lfd f31, 0x90(r1)
/* 80052AB4  E3 C1 00 88 */	psq_l f30, 136(r1), 0, 0 /* qr0 */
/* 80052AB8  CB C1 00 80 */	lfd f30, 0x80(r1)
/* 80052ABC  E3 A1 00 78 */	psq_l f29, 120(r1), 0, 0 /* qr0 */
/* 80052AC0  CB A1 00 70 */	lfd f29, 0x70(r1)
/* 80052AC4  E3 81 00 68 */	psq_l f28, 104(r1), 0, 0 /* qr0 */
/* 80052AC8  CB 81 00 60 */	lfd f28, 0x60(r1)
/* 80052ACC  E3 61 00 58 */	psq_l f27, 88(r1), 0, 0 /* qr0 */
/* 80052AD0  CB 61 00 50 */	lfd f27, 0x50(r1)
/* 80052AD4  E3 41 00 48 */	psq_l f26, 72(r1), 0, 0 /* qr0 */
/* 80052AD8  CB 41 00 40 */	lfd f26, 0x40(r1)
/* 80052ADC  E3 21 00 38 */	psq_l f25, 56(r1), 0, 0 /* qr0 */
/* 80052AE0  CB 21 00 30 */	lfd f25, 0x30(r1)
/* 80052AE4  E3 01 00 28 */	psq_l f24, 40(r1), 0, 0 /* qr0 */
/* 80052AE8  CB 01 00 20 */	lfd f24, 0x20(r1)
/* 80052AEC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80052AF0  80 01 00 A4 */	lwz r0, 0xa4(r1)
/* 80052AF4  7C 08 03 A6 */	mtlr r0
/* 80052AF8  38 21 00 A0 */	addi r1, r1, 0xa0
/* 80052AFC  4E 80 00 20 */	blr 
