#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 07 08:08:18 2017
# Process ID: 10024
# Current directory: C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6904 C:\CR\Projeto\Task_53\UserDefinedRepository\compVGA\compVGA.xpr
# Log file: C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA/vivado.log
# Journal file: C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA/compVGA.xpr
INFO: [Project 1-313] Project file moved from 'K:/CRExamples2017/AT11/compVGA' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA/compVGA.ip_user_files', nor could it be found using path 'K:/CRExamples2017/AT11/compVGA/compVGA.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Projeto/Task_53/UserDefinedRepository/compVGA/compVGA.srcs/sources_1/imports/zedboardsorter4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505293A
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream
[Wed Jun 07 14:12:24 2017] Launched synth_1...
Run output will be captured here: C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA/compVGA.runs/synth_1/runme.log
[Wed Jun 07 14:12:24 2017] Launched impl_1...
Run output will be captured here: C:/CR/Projeto/Task_53/UserDefinedRepository/compVGA/compVGA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 14:12:34 2017...
