Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Sep  8 16:34:57 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:35:00 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:35:03 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 133 unexpected token: 'fad'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 145 unexpected token: 'end'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting 'end', found '0'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 unexpected token: 'REG_ERR_COUNT'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'endcase', found 'begin'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 152 expecting 'endmodule', found 'if'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 159 unexpected token: ')'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 83 unexpected token: 'S_AXI_RREADY'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 192 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 196 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 197 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 198 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 199 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 200 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 201 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 202 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 203 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 204 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 205 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 206 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 207 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 208 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 209 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 210 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 211 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 212 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 213 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 214 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 215 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 216 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 217 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 218 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 254 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 255 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 308 unexpected token: 's_axis_tdata'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 317 unexpected token: 'pkt_rx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 expecting '*)', found 'EOF'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 unexpected token: 'EOF'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:35:44 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:35:49 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:35:53 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:35:55 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 133 unexpected token: 'fad'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 145 unexpected token: 'end'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting 'end', found '0'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 unexpected token: 'REG_ERR_COUNT'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'endcase', found 'begin'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 152 expecting 'endmodule', found 'if'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 159 unexpected token: ')'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 83 unexpected token: 'S_AXI_RREADY'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 192 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 196 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 197 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 198 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 199 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 200 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 201 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 202 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 203 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 204 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 205 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 206 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 207 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 208 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 209 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 210 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 211 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 212 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 213 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 214 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 215 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 216 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 217 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 218 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 254 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 255 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 308 unexpected token: 's_axis_tdata'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 317 unexpected token: 'pkt_rx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 expecting '*)', found 'EOF'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 unexpected token: 'EOF'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:36:51 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:36:55 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 145 unexpected token: 'end'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting 'end', found '0'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 unexpected token: 'REG_ERR_COUNT'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'endcase', found 'begin'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 152 expecting 'endmodule', found 'if'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 159 unexpected token: ')'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 83 unexpected token: 'S_AXI_RREADY'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 192 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 196 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 197 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 198 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 199 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 200 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 201 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 202 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 203 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 204 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 205 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 206 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 207 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 208 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 209 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 210 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 211 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 212 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 213 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 214 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 215 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 216 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 217 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 218 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 254 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 255 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 308 unexpected token: 's_axis_tdata'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 317 unexpected token: 'pkt_rx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 expecting '*)', found 'EOF'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 unexpected token: 'EOF'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:37:36 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:37:41 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:37:46 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:37:49 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 145 unexpected token: 'end'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 expecting 'end', found '0'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 146 unexpected token: 'REG_ERR_COUNT'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 149 expecting 'endcase', found 'begin'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 152 expecting 'endmodule', found 'if'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 159 unexpected token: ')'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 83 unexpected token: 'S_AXI_RREADY'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 192 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 196 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 197 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 198 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 199 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 200 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 201 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 202 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 203 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 204 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 205 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 206 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 207 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 208 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 209 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 210 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 211 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 212 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 213 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 214 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 215 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 216 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 217 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 218 unexpected token: '.'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 254 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 255 unexpected token: 'pkt_tx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 308 unexpected token: 's_axis_tdata'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 317 unexpected token: 'pkt_rx_buf'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 expecting '*)', found 'EOF'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 365 unexpected token: 'EOF'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:38:38 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:38:41 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 232 unexpected token: 'beginfdad'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 240 expecting 'endmodule', found 'else'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:39:18 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:39:25 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:39:27 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 232 unexpected token: 'beginfdad'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 240 expecting 'endmodule', found 'else'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:42:04 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:42:21 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:42:30 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 232 unexpected token: 'beginfdad'
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 240 expecting 'endmodule', found 'else'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:43:15 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:43:20 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:43:22 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 323.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d0dca5f0) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d0dca5f0) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d0dca5f0) REAL time: 53 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d0dca5f0) REAL time: 53 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d0dca5f0) REAL time: 2 mins 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d0dca5f0) REAL time: 2 mins 1 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:1b09c562) REAL time: 2 mins 4 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:1b09c562) REAL time: 2 mins 4 secs 

......................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    413 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    437 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    215 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    259 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    228 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |    465 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     83 |    693 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |     43 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    253 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    298 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    223 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    250 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    323 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    333 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     50 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    131 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    244 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    206 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    238 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    285 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    525 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    289 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    383 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     73 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    404 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    256 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    880 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    151 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    287 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    484 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    582 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    243 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1098 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    256 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    421 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    144 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    206 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    305 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |    172 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |    938 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    455 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    306 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |    761 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    743 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    221 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    195 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |   1225 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    234 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |     79 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     74 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     84 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    751 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    301 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    231 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    408 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1123 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    122 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    479 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    139 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    956 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    664 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    189 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1011 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    304 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    463 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    231 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |   1066 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1007 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    233 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1309 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:1b09c562) REAL time: 2 mins 17 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:1b09c562) REAL time: 2 mins 18 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:1b09c562) REAL time: 2 mins 18 secs 

Phase 12.8  Global Placement
..........................................................................................................................................................................
..................
..........................................................................................................................................................................
...............................
......................................
..............................
Phase 12.8  Global Placement (Checksum:1fbf91b2) REAL time: 3 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:1fbf91b2) REAL time: 3 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:1fbf91b2) REAL time: 3 mins 24 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:69ab09f0) REAL time: 5 mins 3 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:69ab09f0) REAL time: 5 mins 4 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:69ab09f0) REAL time: 5 mins 5 secs 

Total REAL time to Placer completion: 5 mins 9 secs 
Total CPU  time to Placer completion: 6 mins 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,849 out of 149,760   10%
    Number used as Flip Flops:              15,846
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,531 out of 149,760    9%
    Number used as logic:                   13,885 out of 149,760    9%
      Number using O6 output only:          12,954
      Number using O5 output only:             563
      Number using O5 and O6:                  368
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       648
    Number using O6 output only:               623
    Number using O5 output only:                21
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 7,905 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,157
    Number with an unused Flip Flop:         5,308 out of  21,157   25%
    Number with an unused LUT:               6,626 out of  21,157   31%
    Number of fully used LUT-FF pairs:       9,223 out of  21,157   43%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,828 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      41 out of     324   12%
    Number using BlockRAM only:                 19
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1715 MB
Total REAL time to MAP completion:  5 mins 24 secs 
Total CPU time to MAP completion (all processors):   6 mins 15 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                    9 out of 324     2%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       7905 out of 37440  21%
   Number of Slice Registers             15849 out of 149760 10%
      Number used as Flip Flops          15846
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14531 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21157 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93324 unrouted;      REAL time: 31 secs 

Phase  2  : 81599 unrouted;      REAL time: 33 secs 

Phase  3  : 33956 unrouted;      REAL time: 1 mins 6 secs 

Phase  4  : 33954 unrouted; (Setup:0, Hold:43529, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42425, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42425, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42425, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42425, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 
Total REAL time to Router completion: 1 mins 35 secs 
Total CPU time to Router completion (all processors): 2 mins 13 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  710 |  0.767     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1193 |  0.895     |  2.333      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1218 |  0.815     |  2.432      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  968 |  0.866     |  2.617      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  291 |  0.754     |  2.202      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  959 |  0.655     |  2.150      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  200 |  0.259     |  2.021      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  198 |  0.280     |  2.274      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  199 |  0.259     |  2.426      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  203 |  0.346     |  2.615      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  540 |  0.660     |  2.193      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.092ns|     6.308ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.070ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.174ns|     4.826ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.221ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.389ns|     6.011ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.156ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     1.440ns|     3.060ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.032ns|     2.468ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.102ns|     2.398ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.225ns|     2.275ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.315ns|     2.185ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.318ns|     2.182ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.425ns|     2.075ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.436ns|     2.064ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.468ns|     2.032ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.722ns|     1.778ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.796ns|     1.704ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.965ns|     1.535ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.979ns|    14.042ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.046ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.136ns|     6.864ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.005ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.344ns|     1.156ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.429ns|     1.071ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.773ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.904ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.229ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.090ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.666ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.730ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.652ns|            0|            0|            0|       187024|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.864ns|          N/A|            0|            0|       148726|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     14.042ns|          N/A|            0|            0|        11660|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.826ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 53 secs 
Total CPU time to PAR completion (all processors): 2 mins 31 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388790 paths, 14 nets, and 84612 connections

Design statistics:
   Minimum period:  14.042ns (Maximum frequency:  71.215MHz)
   Maximum net delay:   3.060ns


Analysis completed Tue Sep  8 16:58:32 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Tue Sep  8 16:58:44 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X2Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp382.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Sep  8 16:59:56 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Sep  8 17:01:47 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 17:02:01 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 17:02:05 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 324.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ec9f679f) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ec9f679f) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ec9f679f) REAL time: 54 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ec9f679f) REAL time: 54 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ec9f679f) REAL time: 1 mins 59 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ec9f679f) REAL time: 2 mins 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:3ba452fb) REAL time: 2 mins 3 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3ba452fb) REAL time: 2 mins 3 secs 

............................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    129 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    153 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    166 |control_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    717 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    883 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     20 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    153 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    282 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    305 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     60 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    365 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    407 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    413 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     49 |control_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     49 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    169 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    169 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     65 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    311 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    312 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     74 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    237 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    383 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    285 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    804 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    200 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    189 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    580 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    122 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    330 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |   1268 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    121 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    344 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    518 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    243 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    224 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    222 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    384 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |   1148 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     80 |    318 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    322 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    727 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |   1108 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |    220 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    174 |   1630 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    111 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     23 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |    409 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 |    571 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    380 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    235 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    383 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |   1176 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    465 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    195 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    915 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    759 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    206 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1177 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    163 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    546 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    232 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |   1010 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1348 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    227 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1644 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:3ba452fb) REAL time: 2 mins 15 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3ba452fb) REAL time: 2 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3ba452fb) REAL time: 2 mins 16 secs 

Phase 12.8  Global Placement
.............................................................................................................................................................
............
............................................................................................................................................................
.........................
......................................
.......................
Phase 12.8  Global Placement (Checksum:9fdd84e0) REAL time: 3 mins 17 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:9fdd84e0) REAL time: 3 mins 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:9fdd84e0) REAL time: 3 mins 18 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:8b43f306) REAL time: 5 mins 6 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:8b43f306) REAL time: 5 mins 7 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:8b43f306) REAL time: 5 mins 7 secs 

Total REAL time to Placer completion: 5 mins 11 secs 
Total CPU  time to Placer completion: 6 mins 14 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,857 out of 149,760   10%
    Number used as Flip Flops:              15,854
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,547 out of 149,760    9%
    Number used as logic:                   13,897 out of 149,760    9%
      Number using O6 output only:          12,969
      Number using O5 output only:             561
      Number using O5 and O6:                  367
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        72
  Number of route-thrus:                       652
    Number using O6 output only:               627
    Number using O5 output only:                21
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,079 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,294
    Number with an unused Flip Flop:         5,437 out of  21,294   25%
    Number with an unused LUT:               6,747 out of  21,294   31%
    Number of fully used LUT-FF pairs:       9,110 out of  21,294   42%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      42 out of     324   12%
    Number using BlockRAM only:                 20
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1716 MB
Total REAL time to MAP completion:  5 mins 25 secs 
Total CPU time to MAP completion (all processors):   6 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                   10 out of 324     3%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8079 out of 37440  21%
   Number of Slice Registers             15857 out of 149760 10%
      Number used as Flip Flops          15854
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14547 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21294 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93429 unrouted;      REAL time: 30 secs 

Phase  2  : 81668 unrouted;      REAL time: 32 secs 

Phase  3  : 34198 unrouted;      REAL time: 1 mins 8 secs 

Phase  4  : 34217 unrouted; (Setup:32, Hold:43249, Component Switching Limit:0)     REAL time: 1 mins 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:41210, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:41210, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:41210, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:41210, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 42 secs 
Total REAL time to Router completion: 1 mins 42 secs 
Total CPU time to Router completion (all processors): 2 mins 15 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  714 |  0.768     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1207 |  0.884     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1187 |  0.872     |  2.446      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  982 |  0.840     |  2.604      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  968 |  0.684     |  2.130      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  311 |  0.608     |  2.190      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  206 |  0.306     |  2.030      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  201 |  0.416     |  2.336      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  195 |  0.276     |  2.443      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  206 |  0.316     |  2.602      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  541 |  0.915     |  2.456      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.081ns|     4.919ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.252ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.104ns|     6.296ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.100ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.195ns|     6.205ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.032ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.012ns|     3.488ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     1.462ns|     3.038ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     1.467ns|     3.033ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     1.981ns|     2.519ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.093ns|     2.407ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.686ns|     1.814ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.698ns|     1.802ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.821ns|     1.679ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.824ns|     1.676ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.089ns|     6.911ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.000ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     3.094ns|     1.406ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.112ns|     1.388ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.121ns|    13.758ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.077ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.170ns|     1.330ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.185ns|     1.315ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     3.240ns|     1.260ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.874ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.857ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     6.355ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.331ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.950ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     4.966ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.838ns|            0|            0|            0|       187082|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.911ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.758ns|          N/A|            0|            0|        11694|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.919ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 
Total CPU time to PAR completion (all processors): 2 mins 33 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388848 paths, 14 nets, and 84741 connections

Design statistics:
   Minimum period:  13.758ns (Maximum frequency:  72.685MHz)
   Maximum net delay:   3.488ns


Analysis completed Tue Sep  8 17:17:25 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Tue Sep  8 17:17:37 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X0Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp396.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Sep  8 18:59:37 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Sep  8 19:04:43 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Sep  8 19:04:47 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Tue Sep  8 19:04:49 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 324.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7915a055) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7915a055) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7915a055) REAL time: 53 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7915a055) REAL time: 53 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:7915a055) REAL time: 1 mins 58 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:7915a055) REAL time: 2 mins 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:8914b2ea) REAL time: 2 mins 2 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:8914b2ea) REAL time: 2 mins 2 secs 

................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    127 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    195 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |control_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    378 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    378 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    106 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |core_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    242 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |    389 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    245 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    342 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    392 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |    627 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |   1046 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    307 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    487 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     65 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    115 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    360 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    359 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    393 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |   1032 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    263 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    406 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    608 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    106 |    179 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |   1131 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    153 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    305 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    539 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    183 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    220 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |    403 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     61 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |   1043 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    322 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    313 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |    643 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    837 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    218 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    247 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    134 |   1368 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    199 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     39 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    289 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    671 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    350 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    236 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    364 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |   1134 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    143 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    478 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    878 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    702 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    193 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1053 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    344 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    465 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    231 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |   1107 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1149 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    234 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1452 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:8914b2ea) REAL time: 2 mins 15 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:8914b2ea) REAL time: 2 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8914b2ea) REAL time: 2 mins 16 secs 

Phase 12.8  Global Placement
...................................................................................................................................................................................
.........................
...................................................................................................................................................
........................
.........................
................
Phase 12.8  Global Placement (Checksum:36ca8871) REAL time: 3 mins 16 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:36ca8871) REAL time: 3 mins 16 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:36ca8871) REAL time: 3 mins 17 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:93be3f61) REAL time: 4 mins 54 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:93be3f61) REAL time: 4 mins 55 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:93be3f61) REAL time: 4 mins 55 secs 

Total REAL time to Placer completion: 4 mins 59 secs 
Total CPU  time to Placer completion: 5 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,877 out of 149,760   10%
    Number used as Flip Flops:              15,874
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,555 out of 149,760    9%
    Number used as logic:                   13,900 out of 149,760    9%
      Number using O6 output only:          12,972
      Number using O5 output only:             559
      Number using O5 and O6:                  369
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        77
  Number of route-thrus:                       655
    Number using O6 output only:               632
    Number using O5 output only:                19
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 7,905 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,203
    Number with an unused Flip Flop:         5,326 out of  21,203   25%
    Number with an unused LUT:               6,648 out of  21,203   31%
    Number of fully used LUT-FF pairs:       9,229 out of  21,203   43%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      43 out of     324   13%
    Number using BlockRAM only:                 21
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1716 MB
Total REAL time to MAP completion:  5 mins 13 secs 
Total CPU time to MAP completion (all processors):   6 mins 5 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                   11 out of 324     3%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       7905 out of 37440  21%
   Number of Slice Registers             15877 out of 149760 10%
      Number used as Flip Flops          15874
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14555 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21203 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93377 unrouted;      REAL time: 30 secs 

Phase  2  : 81649 unrouted;      REAL time: 32 secs 

Phase  3  : 33805 unrouted;      REAL time: 1 mins 5 secs 

Phase  4  : 33811 unrouted; (Setup:0, Hold:45078, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 
Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion (all processors): 2 mins 12 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  711 |  0.778     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1222 |  0.651     |  2.451      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  972 |  0.694     |  2.174      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  955 |  0.731     |  2.593      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1178 |  0.894     |  2.316      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  304 |  0.595     |  2.155      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  201 |  0.280     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  200 |  0.264     |  2.256      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  198 |  0.219     |  2.448      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  206 |  0.313     |  2.587      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  540 |  0.914     |  2.344      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.197ns|     4.803ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.086ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.264ns|     6.136ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.109ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.345ns|     6.055ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.070ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     0.897ns|     3.603ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     0.911ns|     3.589ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.027ns|     2.473ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.466ns|     2.034ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.503ns|     1.997ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.573ns|     1.927ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.578ns|     1.922ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.605ns|     1.895ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.681ns|     1.819ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.734ns|     1.766ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.861ns|     1.639ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.107ns|     1.393ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.149ns|     6.851ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.040ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.183ns|    13.634ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.027ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.376ns|     1.124ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.441ns|     1.059ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.806ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.025ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.608ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.711ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.637ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.411ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.606ns|            0|            0|            0|       187092|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.851ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.634ns|          N/A|            0|            0|        11704|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.803ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 51 secs 
Total CPU time to PAR completion (all processors): 2 mins 30 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388858 paths, 14 nets, and 84697 connections

Design statistics:
   Minimum period:  13.634ns (Maximum frequency:  73.346MHz)
   Maximum net delay:   3.603ns


Analysis completed Tue Sep  8 19:19:50 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Tue Sep  8 19:20:02 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X2Y3' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X2Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp403.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 12:40:49 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 12:46:25 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 12:46:31 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 12:46:36 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 233: The reset or set test condition for <m_axis_tstrb> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 234: The reset or set test condition for <m_axis_tvalid> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 235: The reset or set test condition for <gen_word_num> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 236: The reset or set test condition for <tx_count> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 237: The reset or set test condition for <gen_state> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 258: The reset or set test condition for <pkt_tx_buf> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 259: The reset or set test condition for <m_axis_tdata> is incompatible with the event declaration in the sensitivity list.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:00:17 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:00:20 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:00:24 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 233: The reset or set test condition for <m_axis_tstrb> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 234: The reset or set test condition for <m_axis_tvalid> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 235: The reset or set test condition for <gen_word_num> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 236: The reset or set test condition for <tx_count> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 237: The reset or set test condition for <gen_state> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 258: The reset or set test condition for <pkt_tx_buf> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 259: The reset or set test condition for <m_axis_tdata> is incompatible with the event declaration in the sensitivity list.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:01:13 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:01:17 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:01:22 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:01:24 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 328.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fb507921) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:fb507921) REAL time: 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fb507921) REAL time: 56 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fb507921) REAL time: 56 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:fb507921) REAL time: 2 mins 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:fb507921) REAL time: 2 mins 2 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:49ed23a7) REAL time: 2 mins 4 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:49ed23a7) REAL time: 2 mins 4 secs 

..........................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    277 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    301 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    281 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |    573 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |    718 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     44 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    298 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    344 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    291 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     56 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     71 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    454 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      9 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    333 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    342 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     57 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    217 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    425 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    284 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    361 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    143 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    166 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    165 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    452 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    669 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    269 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    243 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    339 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     84 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    824 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    165 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    610 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    133 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    301 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    158 |   1242 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    151 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |    221 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |    378 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    142 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    196 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    374 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    132 |    233 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |   1029 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    173 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    176 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     86 |    382 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    904 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    211 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    180 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |   1361 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     51 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    248 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    523 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    342 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    381 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |   1194 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    489 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    135 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    788 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    298 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    622 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    187 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1173 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    232 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    399 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    925 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1158 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    238 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1465 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:49ed23a7) REAL time: 2 mins 18 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:49ed23a7) REAL time: 2 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:49ed23a7) REAL time: 2 mins 19 secs 

Phase 12.8  Global Placement
............................................................................................................................................................
.................
........................................................................................................................................................................................
...............................
...............................
................
Phase 12.8  Global Placement (Checksum:d211335f) REAL time: 3 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d211335f) REAL time: 3 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d211335f) REAL time: 3 mins 24 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:ab0417d3) REAL time: 5 mins 37 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:ab0417d3) REAL time: 5 mins 37 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:ab0417d3) REAL time: 5 mins 38 secs 

Total REAL time to Placer completion: 5 mins 42 secs 
Total CPU  time to Placer completion: 7 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,859 out of 149,760   10%
    Number used as Flip Flops:              15,856
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,530 out of 149,760    9%
    Number used as logic:                   13,883 out of 149,760    9%
      Number using O6 output only:          12,954
      Number using O5 output only:             562
      Number using O5 and O6:                  367
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        69
  Number of route-thrus:                       646
    Number using O6 output only:               624
    Number using O5 output only:                18
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,037 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,248
    Number with an unused Flip Flop:         5,389 out of  21,248   25%
    Number with an unused LUT:               6,718 out of  21,248   31%
    Number of fully used LUT-FF pairs:       9,141 out of  21,248   43%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,830 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      41 out of     324   12%
    Number using BlockRAM only:                 19
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1720 MB
Total REAL time to MAP completion:  5 mins 57 secs 
Total CPU time to MAP completion (all processors):   7 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                    9 out of 324     2%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8037 out of 37440  21%
   Number of Slice Registers             15859 out of 149760 10%
      Number used as Flip Flops          15856
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14530 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21248 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93342 unrouted;      REAL time: 30 secs 

Phase  2  : 81601 unrouted;      REAL time: 32 secs 

Phase  3  : 34129 unrouted;      REAL time: 1 mins 6 secs 

Phase  4  : 34129 unrouted; (Setup:0, Hold:43727, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 
Total REAL time to Router completion: 1 mins 35 secs 
Total CPU time to Router completion (all processors): 2 mins 14 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  719 |  0.775     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1211 |  0.824     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  967 |  0.724     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1195 |  0.722     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  961 |  0.702     |  2.176      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  304 |  0.713     |  2.173      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  200 |  0.317     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  199 |  0.347     |  2.268      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  200 |  0.226     |  2.447      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  204 |  0.315     |  2.594      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  539 |  0.679     |  2.272      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.126ns|     6.274ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.061ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.226ns|     4.774ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.096ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.382ns|     6.018ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.094ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     0.885ns|     3.615ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.121ns|     2.379ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.142ns|     2.358ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.163ns|     2.337ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.348ns|     2.152ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.467ns|     2.033ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.609ns|     1.891ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.655ns|     1.845ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.852ns|     1.648ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.939ns|     1.561ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.010ns|     6.990ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.006ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.075ns|     1.425ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     3.107ns|     1.393ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.118ns|    13.764ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.064ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.311ns|     1.189ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.611ns|     0.889ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.987ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.726ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.529ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.843ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.722ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.752ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.548ns|            0|            0|            0|       187014|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.990ns|          N/A|            0|            0|       148714|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.764ns|          N/A|            0|            0|        11662|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.774ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 53 secs 
Total CPU time to PAR completion (all processors): 2 mins 32 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388780 paths, 14 nets, and 84654 connections

Design statistics:
   Minimum period:  13.764ns (Maximum frequency:  72.653MHz)
   Maximum net delay:   3.615ns


Analysis completed Wed Sep  9 13:17:15 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 13:17:28 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X2Y5' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp395.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:18:39 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:22:41 2015
 make -f Makefile bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:22:47 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:22:56 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:22:59 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 233: The reset or set test condition for <m_axis_tstrb> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 234: The reset or set test condition for <m_axis_tvalid> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 235: The reset or set test condition for <gen_word_num> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 236: The reset or set test condition for <tx_count> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 237: The reset or set test condition for <gen_state> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 257: The reset or set test condition for <pkt_tx_buf> is incompatible with the event declaration in the sensitivity list.
ERROR:Xst:898 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 258: The reset or set test condition for <m_axis_tdata> is incompatible with the event declaration in the sensitivity list.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:29:03 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:29:06 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:29:08 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 88 Module 'nf10_axis_gen_check' does not have a port named 'aclk'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 89 Module 'nf10_axis_gen_check' does not have a port named 'aresetn'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 90 Module 'nf10_axis_gen_check' does not have a port named 'm_axis_tdata'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 91 Module 'nf10_axis_gen_check' does not have a port named 'm_axis_tstrb'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 92 Module 'nf10_axis_gen_check' does not have a port named 'm_axis_tuser'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 93 Module 'nf10_axis_gen_check' does not have a port named 'm_axis_tvalid'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 94 Module 'nf10_axis_gen_check' does not have a port named 'm_axis_tready'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 95 Module 'nf10_axis_gen_check' does not have a port named 'm_axis_tlast'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 96 Module 'nf10_axis_gen_check' does not have a port named 's_axis_tdata'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 97 Module 'nf10_axis_gen_check' does not have a port named 's_axis_tstrb'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 98 Module 'nf10_axis_gen_check' does not have a port named 's_axis_tuser'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 99 Module 'nf10_axis_gen_check' does not have a port named 's_axis_tvalid'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 100 Module 'nf10_axis_gen_check' does not have a port named 's_axis_tready'
ERROR:HDLCompilers:91 - "../hdl/nf10_axis_gen_check_1_wrapper.v" line 101 Module 'nf10_axis_gen_check' does not have a port named 's_axis_tlast'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:35:19 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:35:22 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 13:35:25 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 328.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7915a055) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7915a055) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7915a055) REAL time: 54 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7915a055) REAL time: 54 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:7915a055) REAL time: 1 mins 59 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:7915a055) REAL time: 2 mins 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:8914b2ea) REAL time: 2 mins 3 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:8914b2ea) REAL time: 2 mins 3 secs 

................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    127 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    195 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |control_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    378 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    378 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    106 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |core_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    242 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |    389 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    245 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    342 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    392 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |    627 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |   1046 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    307 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    487 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     65 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    115 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    360 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    359 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    393 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |   1032 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    263 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    406 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    608 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    106 |    179 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |   1131 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    153 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    305 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    539 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    183 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    220 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |    403 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     61 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |   1043 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    322 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    313 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |    643 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    837 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    218 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    247 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    134 |   1368 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    199 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     39 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    289 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    671 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    350 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    236 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    364 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |   1134 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    143 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    478 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    878 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    702 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    193 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1053 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    344 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    465 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    231 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |   1107 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1149 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    234 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1452 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:8914b2ea) REAL time: 2 mins 17 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:8914b2ea) REAL time: 2 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8914b2ea) REAL time: 2 mins 18 secs 

Phase 12.8  Global Placement
...................................................................................................................................................................................
.........................
...................................................................................................................................................
........................
.........................
................
Phase 12.8  Global Placement (Checksum:36ca8871) REAL time: 3 mins 18 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:36ca8871) REAL time: 3 mins 18 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:36ca8871) REAL time: 3 mins 19 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:93be3f61) REAL time: 4 mins 57 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:93be3f61) REAL time: 4 mins 58 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:93be3f61) REAL time: 4 mins 59 secs 

Total REAL time to Placer completion: 5 mins 2 secs 
Total CPU  time to Placer completion: 5 mins 56 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,877 out of 149,760   10%
    Number used as Flip Flops:              15,874
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,555 out of 149,760    9%
    Number used as logic:                   13,900 out of 149,760    9%
      Number using O6 output only:          12,972
      Number using O5 output only:             559
      Number using O5 and O6:                  369
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        77
  Number of route-thrus:                       655
    Number using O6 output only:               632
    Number using O5 output only:                19
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 7,905 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,203
    Number with an unused Flip Flop:         5,326 out of  21,203   25%
    Number with an unused LUT:               6,648 out of  21,203   31%
    Number of fully used LUT-FF pairs:       9,229 out of  21,203   43%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      43 out of     324   13%
    Number using BlockRAM only:                 21
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1716 MB
Total REAL time to MAP completion:  5 mins 17 secs 
Total CPU time to MAP completion (all processors):   6 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                   11 out of 324     3%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       7905 out of 37440  21%
   Number of Slice Registers             15877 out of 149760 10%
      Number used as Flip Flops          15874
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14555 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21203 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93377 unrouted;      REAL time: 30 secs 

Phase  2  : 81649 unrouted;      REAL time: 32 secs 

Phase  3  : 33805 unrouted;      REAL time: 1 mins 7 secs 

Phase  4  : 33811 unrouted; (Setup:0, Hold:45078, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:44300, Component Switching Limit:0)     REAL time: 1 mins 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 32 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 
Total REAL time to Router completion: 1 mins 36 secs 
Total CPU time to Router completion (all processors): 2 mins 14 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  711 |  0.778     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1222 |  0.651     |  2.451      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  972 |  0.694     |  2.174      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  955 |  0.731     |  2.593      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1178 |  0.894     |  2.316      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  304 |  0.595     |  2.155      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  201 |  0.280     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  200 |  0.264     |  2.256      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  198 |  0.219     |  2.448      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  206 |  0.313     |  2.587      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  540 |  0.914     |  2.344      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.197ns|     4.803ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.086ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.264ns|     6.136ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.109ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.345ns|     6.055ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.070ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     0.897ns|     3.603ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     0.911ns|     3.589ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.027ns|     2.473ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.466ns|     2.034ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.503ns|     1.997ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.573ns|     1.927ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.578ns|     1.922ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.605ns|     1.895ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.681ns|     1.819ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.734ns|     1.766ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.861ns|     1.639ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.107ns|     1.393ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.149ns|     6.851ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.040ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.183ns|    13.634ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.027ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.376ns|     1.124ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.441ns|     1.059ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.806ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.025ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.608ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.711ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.637ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.411ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.606ns|            0|            0|            0|       187092|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.851ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.634ns|          N/A|            0|            0|        11704|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.803ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 55 secs 
Total CPU time to PAR completion (all processors): 2 mins 32 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388858 paths, 14 nets, and 84697 connections

Design statistics:
   Minimum period:  13.634ns (Maximum frequency:  73.346MHz)
   Maximum net delay:   3.603ns


Analysis completed Wed Sep  9 13:50:36 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 13:50:48 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X2Y3' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X2Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp403.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 14:35:26 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 14:38:02 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 14:38:07 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 14:38:12 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 323.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fb507921) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:fb507921) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fb507921) REAL time: 54 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fb507921) REAL time: 54 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:fb507921) REAL time: 1 mins 58 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:fb507921) REAL time: 2 mins 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:49ed23a7) REAL time: 2 mins 2 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:49ed23a7) REAL time: 2 mins 2 secs 

..........................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    277 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    301 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    281 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |    573 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |    718 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     44 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    298 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    344 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    291 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     56 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     71 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    454 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      9 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    333 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    342 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     57 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    217 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    425 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    284 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    361 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    143 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    166 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    165 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    452 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    669 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    269 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    243 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    339 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     84 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    824 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    165 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    610 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    133 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    301 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    158 |   1242 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    151 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |    221 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |    378 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    142 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    196 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    374 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    132 |    233 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |   1029 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    173 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    176 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     86 |    382 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    904 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    211 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    180 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |   1361 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     51 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    248 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    523 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    342 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    381 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |   1194 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    489 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    135 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    788 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    298 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    622 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    187 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1173 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    232 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    399 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    925 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1158 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    238 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1465 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:49ed23a7) REAL time: 2 mins 16 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:49ed23a7) REAL time: 2 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:49ed23a7) REAL time: 2 mins 17 secs 

Phase 12.8  Global Placement
............................................................................................................................................................
.................
........................................................................................................................................................................................
...............................
...............................
................
Phase 12.8  Global Placement (Checksum:d211335f) REAL time: 3 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d211335f) REAL time: 3 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d211335f) REAL time: 3 mins 23 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:ab0417d3) REAL time: 5 mins 35 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:ab0417d3) REAL time: 5 mins 36 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:ab0417d3) REAL time: 5 mins 37 secs 

Total REAL time to Placer completion: 5 mins 40 secs 
Total CPU  time to Placer completion: 7 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,859 out of 149,760   10%
    Number used as Flip Flops:              15,856
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,530 out of 149,760    9%
    Number used as logic:                   13,883 out of 149,760    9%
      Number using O6 output only:          12,954
      Number using O5 output only:             562
      Number using O5 and O6:                  367
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        69
  Number of route-thrus:                       646
    Number using O6 output only:               624
    Number using O5 output only:                18
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,037 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,248
    Number with an unused Flip Flop:         5,389 out of  21,248   25%
    Number with an unused LUT:               6,718 out of  21,248   31%
    Number of fully used LUT-FF pairs:       9,141 out of  21,248   43%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,830 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      41 out of     324   12%
    Number using BlockRAM only:                 19
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1720 MB
Total REAL time to MAP completion:  5 mins 55 secs 
Total CPU time to MAP completion (all processors):   7 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                    9 out of 324     2%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8037 out of 37440  21%
   Number of Slice Registers             15859 out of 149760 10%
      Number used as Flip Flops          15856
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14530 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21248 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93342 unrouted;      REAL time: 31 secs 

Phase  2  : 81601 unrouted;      REAL time: 33 secs 

Phase  3  : 34129 unrouted;      REAL time: 1 mins 5 secs 

Phase  4  : 34129 unrouted; (Setup:0, Hold:43727, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42351, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 
Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion (all processors): 2 mins 13 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  719 |  0.775     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1211 |  0.824     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  967 |  0.724     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1195 |  0.722     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  961 |  0.702     |  2.176      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  304 |  0.713     |  2.173      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  200 |  0.317     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  199 |  0.347     |  2.268      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  200 |  0.226     |  2.447      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  204 |  0.315     |  2.594      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  539 |  0.679     |  2.272      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.126ns|     6.274ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.061ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.226ns|     4.774ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.096ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.382ns|     6.018ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.094ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     0.885ns|     3.615ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.121ns|     2.379ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.142ns|     2.358ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.163ns|     2.337ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.348ns|     2.152ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.467ns|     2.033ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.609ns|     1.891ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.655ns|     1.845ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.852ns|     1.648ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.939ns|     1.561ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.010ns|     6.990ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.006ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.075ns|     1.425ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     3.107ns|     1.393ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.118ns|    13.764ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.064ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.311ns|     1.189ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.611ns|     0.889ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.987ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.726ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.529ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.843ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.722ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.752ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.548ns|            0|            0|            0|       187014|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.990ns|          N/A|            0|            0|       148714|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.764ns|          N/A|            0|            0|        11662|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.774ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion (all processors): 2 mins 31 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388780 paths, 14 nets, and 84654 connections

Design statistics:
   Minimum period:  13.764ns (Maximum frequency:  72.653MHz)
   Maximum net delay:   3.615ns


Analysis completed Wed Sep  9 14:53:55 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 14:54:07 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X2Y5' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp395.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:22:58 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:29:27 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:29:30 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:29:33 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:29:35 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 325.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b51c2c67) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b51c2c67) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b51c2c67) REAL time: 55 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:b51c2c67) REAL time: 55 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:b51c2c67) REAL time: 2 mins 1 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:b51c2c67) REAL time: 2 mins 2 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:cf322570) REAL time: 2 mins 5 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:cf322570) REAL time: 2 mins 5 secs 

......................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    209 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    229 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    260 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    213 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |    647 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |    864 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |     76 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    285 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    363 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    191 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     48 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    239 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    323 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    366 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     44 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     89 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    177 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    213 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    228 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    175 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    210 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    400 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    616 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     83 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    305 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    180 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     23 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    347 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    170 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    831 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    346 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    429 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    193 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    619 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    123 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    238 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    166 |   1220 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |    269 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    207 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    476 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    182 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    221 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    440 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |     84 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |   1062 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |    259 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    301 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    264 |    686 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    755 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    221 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    233 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |   1275 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    273 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     63 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    583 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     84 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    286 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    233 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    484 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1188 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    105 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    466 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    161 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    898 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    670 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    195 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    991 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    249 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    468 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    230 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |   1013 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1056 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    227 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1352 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:cf322570) REAL time: 2 mins 18 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:cf322570) REAL time: 2 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:cf322570) REAL time: 2 mins 19 secs 

Phase 12.8  Global Placement
.............................................................................................................................................................
.......................
....................................................................................................................................................................
..................
........................
................
Phase 12.8  Global Placement (Checksum:d03234be) REAL time: 3 mins 21 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d03234be) REAL time: 3 mins 21 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d03234be) REAL time: 3 mins 21 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:55387a7a) REAL time: 4 mins 58 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:55387a7a) REAL time: 4 mins 59 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:55387a7a) REAL time: 5 mins 

Total REAL time to Placer completion: 5 mins 3 secs 
Total CPU  time to Placer completion: 5 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,877 out of 149,760   10%
    Number used as Flip Flops:              15,874
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,543 out of 149,760    9%
    Number used as logic:                   13,897 out of 149,760    9%
      Number using O6 output only:          12,969
      Number using O5 output only:             562
      Number using O5 and O6:                  366
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       644
    Number using O6 output only:               623
    Number using O5 output only:                17
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,105 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,316
    Number with an unused Flip Flop:         5,439 out of  21,316   25%
    Number with an unused LUT:               6,773 out of  21,316   31%
    Number of fully used LUT-FF pairs:       9,104 out of  21,316   42%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      44 out of     324   13%
    Number using BlockRAM only:                 22
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1716 MB
Total REAL time to MAP completion:  5 mins 18 secs 
Total CPU time to MAP completion (all processors):   6 mins 6 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                   12 out of 324     3%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8105 out of 37440  21%
   Number of Slice Registers             15877 out of 149760 10%
      Number used as Flip Flops          15874
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14543 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21316 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93407 unrouted;      REAL time: 30 secs 

Phase  2  : 81650 unrouted;      REAL time: 32 secs 

Phase  3  : 33880 unrouted;      REAL time: 1 mins 4 secs 

Phase  4  : 33883 unrouted; (Setup:0, Hold:41617, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:40286, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:40286, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:40286, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:40286, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 
Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion (all processors): 2 mins 12 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  711 |  0.770     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  963 |  1.000     |  2.593      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1209 |  0.627     |  2.445      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  976 |  0.710     |  2.191      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1208 |  0.916     |  2.359      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  307 |  0.685     |  2.156      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  199 |  0.316     |  2.030      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  196 |  0.436     |  2.357      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  200 |  0.266     |  2.443      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  203 |  0.336     |  2.587      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  543 |  0.748     |  2.250      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.035ns|     6.365ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.078ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.094ns|     6.306ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.159ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.296ns|     4.704ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.100ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.307ns|     3.193ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     1.425ns|     3.075ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     1.470ns|     3.030ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     1.605ns|     2.895ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.018ns|    15.964ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.080ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.051ns|     2.449ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.164ns|     2.336ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.427ns|     2.073ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.672ns|     1.828ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.709ns|     1.791ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.794ns|     1.706ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.833ns|     7.167ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.021ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.902ns|     1.598ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     3.036ns|     1.464ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.157ns|     1.343ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.212ns|     1.288ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.702ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.962ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.595ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.869ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.478ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.479ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.408ns|            0|            0|            0|       187092|
| TS_clock_generator_0_clock_gen|     10.000ns|      7.167ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     15.964ns|          N/A|            0|            0|        11704|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.704ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 51 secs 
Total CPU time to PAR completion (all processors): 2 mins 29 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388858 paths, 14 nets, and 84715 connections

Design statistics:
   Minimum period:  15.964ns (Maximum frequency:  62.641MHz)
   Maximum net delay:   3.193ns


Analysis completed Wed Sep  9 16:44:45 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 16:44:58 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X1Y7' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp405.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:46:13 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:49:47 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:49:52 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 16:49:55 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 321.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f3403d72) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f3403d72) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f3403d72) REAL time: 53 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f3403d72) REAL time: 53 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f3403d72) REAL time: 1 mins 57 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:f3403d72) REAL time: 1 mins 58 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:950ab577) REAL time: 2 mins 1 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:950ab577) REAL time: 2 mins 1 secs 

..............................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    282 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    302 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     61 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    165 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    260 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     74 |    587 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |    847 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |     51 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    119 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    121 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    291 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    201 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     37 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    411 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    354 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    363 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     49 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    241 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |    275 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |    331 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    265 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    390 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |    280 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    248 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |    530 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    203 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    245 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    390 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    315 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    961 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    130 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    240 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    203 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    597 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    119 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    191 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |   1147 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    310 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |    244 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    561 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    146 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    221 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    398 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    948 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    360 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    123 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    601 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    697 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    214 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    229 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |   1206 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    153 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    232 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     89 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    519 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     80 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    312 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    240 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    375 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1113 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    155 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    442 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    137 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    854 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     73 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    769 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    181 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1089 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    310 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    445 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1051 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1135 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    236 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1440 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:950ab577) REAL time: 2 mins 15 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:950ab577) REAL time: 2 mins 15 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:950ab577) REAL time: 2 mins 15 secs 

Phase 12.8  Global Placement
...................................................................................................................................................................................
.....................
................................................................................................................................................................................
................................
................................
.......................
Phase 12.8  Global Placement (Checksum:c6d678e0) REAL time: 3 mins 19 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c6d678e0) REAL time: 3 mins 19 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c6d678e0) REAL time: 3 mins 20 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:3b71ebab) REAL time: 4 mins 49 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:3b71ebab) REAL time: 4 mins 50 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:3b71ebab) REAL time: 4 mins 51 secs 

Total REAL time to Placer completion: 4 mins 54 secs 
Total CPU  time to Placer completion: 5 mins 39 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,877 out of 149,760   10%
    Number used as Flip Flops:              15,874
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,544 out of 149,760    9%
    Number used as logic:                   13,897 out of 149,760    9%
      Number using O6 output only:          12,970
      Number using O5 output only:             560
      Number using O5 and O6:                  367
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        69
  Number of route-thrus:                       642
    Number using O6 output only:               624
    Number using O5 output only:                14
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 7,992 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,287
    Number with an unused Flip Flop:         5,410 out of  21,287   25%
    Number with an unused LUT:               6,743 out of  21,287   31%
    Number of fully used LUT-FF pairs:       9,134 out of  21,287   42%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      40 out of     324   12%
    Number using BlockRAM only:                 18
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1716 MB
Total REAL time to MAP completion:  5 mins 9 secs 
Total CPU time to MAP completion (all processors):   5 mins 54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                    8 out of 324     2%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       7992 out of 37440  21%
   Number of Slice Registers             15877 out of 149760 10%
      Number used as Flip Flops          15874
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14544 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21287 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93345 unrouted;      REAL time: 30 secs 

Phase  2  : 81631 unrouted;      REAL time: 32 secs 

Phase  3  : 34072 unrouted;      REAL time: 1 mins 4 secs 

Phase  4  : 34073 unrouted; (Setup:0, Hold:45185, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:43587, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:43587, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:43587, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:43587, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 
Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion (all processors): 2 mins 12 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  711 |  0.767     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1192 |  0.841     |  2.531      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  963 |  0.633     |  2.073      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  959 |  0.895     |  2.604      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1194 |  0.924     |  2.361      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  311 |  0.646     |  2.194      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  207 |  0.282     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  201 |  0.372     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  200 |  0.341     |  2.528      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  201 |  0.291     |  2.602      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  540 |  0.747     |  2.254      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.057ns|     6.343ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.092ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.070ns|     6.330ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.070ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.260ns|     4.740ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.170ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     1.204ns|     3.296ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.657ns|     2.843ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.779ns|     2.721ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.040ns|     2.460ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.183ns|     2.317ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.233ns|     2.267ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.250ns|     2.250ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.426ns|     2.074ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.434ns|     2.066ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.537ns|     1.963ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.732ns|     1.768ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.914ns|     1.586ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.010ns|     1.490ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.076ns|    13.848ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.045ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.243ns|     1.257ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.493ns|     6.507ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.010ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.706ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.075ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.766ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.029ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.929ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.552ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.480ns|            0|            0|            0|       187096|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.507ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.848ns|          N/A|            0|            0|        11708|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.740ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion (all processors): 2 mins 30 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388862 paths, 14 nets, and 84683 connections

Design statistics:
   Minimum period:  13.848ns (Maximum frequency:  72.213MHz)
   Maximum net delay:   3.296ns


Analysis completed Wed Sep  9 17:04:47 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 17:04:59 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X1Y3' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp405.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:06:06 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:09:51 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:09:54 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:09:56 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 321.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e899fcbc) REAL time: 52 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e899fcbc) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e899fcbc) REAL time: 53 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:e899fcbc) REAL time: 53 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:e899fcbc) REAL time: 1 mins 56 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:e899fcbc) REAL time: 1 mins 58 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:6421a222) REAL time: 2 mins 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6421a222) REAL time: 2 mins 

............................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    320 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    344 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    281 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    184 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    552 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    736 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    131 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    409 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    179 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    326 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     35 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    274 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    309 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     50 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    125 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     57 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    280 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    332 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    371 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     75 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    292 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    309 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     75 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    343 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    737 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    343 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    449 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    161 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    931 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    190 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    299 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    198 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    409 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    218 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    160 |    954 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    343 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    213 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    563 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    116 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    173 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    406 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |    151 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    102 |    968 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    374 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    180 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    622 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    619 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |    228 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |   1120 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    211 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    254 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    656 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     89 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    297 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    237 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    436 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1159 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    446 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    956 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    686 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |   1010 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    243 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    436 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    974 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    915 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    237 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |   1221 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:6421a222) REAL time: 2 mins 15 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:6421a222) REAL time: 2 mins 15 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6421a222) REAL time: 2 mins 15 secs 

Phase 12.8  Global Placement
.............................................................................................................................................................
....................
...............................................................................................................................................................................
......................................
.......................................
.......................
Phase 12.8  Global Placement (Checksum:683362ff) REAL time: 3 mins 22 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:683362ff) REAL time: 3 mins 22 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:683362ff) REAL time: 3 mins 23 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a72c715) REAL time: 5 mins 1 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a72c715) REAL time: 5 mins 2 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a72c715) REAL time: 5 mins 3 secs 

Total REAL time to Placer completion: 5 mins 6 secs 
Total CPU  time to Placer completion: 6 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,881 out of 149,760   10%
    Number used as Flip Flops:              15,878
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,542 out of 149,760    9%
    Number used as logic:                   13,896 out of 149,760    9%
      Number using O6 output only:          12,965
      Number using O5 output only:             563
      Number using O5 and O6:                  368
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       647
    Number using O6 output only:               623
    Number using O5 output only:                20
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,021 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,285
    Number with an unused Flip Flop:         5,404 out of  21,285   25%
    Number with an unused LUT:               6,743 out of  21,285   31%
    Number of fully used LUT-FF pairs:       9,138 out of  21,285   42%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      41 out of     324   12%
    Number using BlockRAM only:                 19
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1722 MB
Total REAL time to MAP completion:  5 mins 21 secs 
Total CPU time to MAP completion (all processors):   6 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                    9 out of 324     2%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8021 out of 37440  21%
   Number of Slice Registers             15881 out of 149760 10%
      Number used as Flip Flops          15878
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14542 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21285 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93425 unrouted;      REAL time: 31 secs 

Phase  2  : 81670 unrouted;      REAL time: 33 secs 

Phase  3  : 34347 unrouted;      REAL time: 1 mins 10 secs 

Phase  4  : 34351 unrouted; (Setup:0, Hold:43958, Component Switching Limit:0)     REAL time: 1 mins 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 40 secs 
Total REAL time to Router completion: 1 mins 40 secs 
Total CPU time to Router completion (all processors): 2 mins 13 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  717 |  0.776     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1209 |  0.764     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1183 |  0.933     |  2.359      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  973 |  0.677     |  2.247      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  977 |  0.829     |  2.604      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  309 |  0.641     |  2.173      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  206 |  0.508     |  2.245      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  197 |  0.449     |  2.357      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  201 |  0.223     |  2.447      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  203 |  0.346     |  2.602      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  539 |  0.928     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.169ns|     4.831ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.266ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.223ns|     6.177ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.153ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.305ns|     6.095ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.117ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     1.661ns|     2.839ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     1.709ns|     2.791ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     1.733ns|     2.767ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.913ns|     2.587ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.232ns|     2.268ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.553ns|     7.447ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.006ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.643ns|     1.857ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.670ns|     1.830ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.769ns|     1.731ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.799ns|     1.701ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.842ns|     1.658ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.003ns|     1.497ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.049ns|     1.451ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     3.050ns|     1.450ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.059ns|    13.882ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.041ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.345ns|     1.155ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.813ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.575ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.522ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.167ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.877ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     6.000ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.662ns|            0|            0|            0|       187100|
| TS_clock_generator_0_clock_gen|     10.000ns|      7.447ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.882ns|          N/A|            0|            0|        11712|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.831ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 58 secs 
Total CPU time to PAR completion (all processors): 2 mins 31 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388866 paths, 14 nets, and 84710 connections

Design statistics:
   Minimum period:  13.882ns (Maximum frequency:  72.036MHz)
   Maximum net delay:   2.839ns


Analysis completed Wed Sep  9 17:25:07 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 17:25:19 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X1Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp404.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:28:34 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:32:27 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:32:30 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:32:38 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 321.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e899fcbc) REAL time: 52 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e899fcbc) REAL time: 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e899fcbc) REAL time: 52 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:e899fcbc) REAL time: 52 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:e899fcbc) REAL time: 1 mins 57 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:e899fcbc) REAL time: 1 mins 58 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:6421a222) REAL time: 2 mins 1 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6421a222) REAL time: 2 mins 1 secs 

............................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    320 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    344 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    281 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    184 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    552 |mb_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    736 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    131 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    409 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    179 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    326 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     35 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    274 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    309 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     50 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    125 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     57 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    280 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    332 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    371 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     75 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    292 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    309 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     75 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    343 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    737 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    343 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    449 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    161 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    931 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     45 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    190 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    299 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    198 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    409 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    218 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    160 |    954 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    343 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    213 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    563 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    116 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    173 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    406 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |    151 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    102 |    968 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    374 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    180 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    622 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    619 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |    228 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |   1120 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    211 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    254 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    656 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     89 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    297 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    237 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    436 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1159 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    446 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    956 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    686 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |   1010 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    243 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    436 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    974 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    915 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    237 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |   1221 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:6421a222) REAL time: 2 mins 15 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:6421a222) REAL time: 2 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6421a222) REAL time: 2 mins 16 secs 

Phase 12.8  Global Placement
.............................................................................................................................................................
....................
...............................................................................................................................................................................
......................................
.......................................
.......................
Phase 12.8  Global Placement (Checksum:683362ff) REAL time: 3 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:683362ff) REAL time: 3 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:683362ff) REAL time: 3 mins 24 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a72c715) REAL time: 5 mins 9 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a72c715) REAL time: 5 mins 10 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a72c715) REAL time: 5 mins 11 secs 

Total REAL time to Placer completion: 5 mins 15 secs 
Total CPU  time to Placer completion: 6 mins 17 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,881 out of 149,760   10%
    Number used as Flip Flops:              15,878
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,542 out of 149,760    9%
    Number used as logic:                   13,896 out of 149,760    9%
      Number using O6 output only:          12,965
      Number using O5 output only:             563
      Number using O5 and O6:                  368
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       647
    Number using O6 output only:               623
    Number using O5 output only:                20
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,021 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,285
    Number with an unused Flip Flop:         5,404 out of  21,285   25%
    Number with an unused LUT:               6,743 out of  21,285   31%
    Number of fully used LUT-FF pairs:       9,138 out of  21,285   42%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      41 out of     324   12%
    Number using BlockRAM only:                 19
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1722 MB
Total REAL time to MAP completion:  5 mins 30 secs 
Total CPU time to MAP completion (all processors):   6 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                    9 out of 324     2%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8021 out of 37440  21%
   Number of Slice Registers             15881 out of 149760 10%
      Number used as Flip Flops          15878
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14542 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21285 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93425 unrouted;      REAL time: 31 secs 

Phase  2  : 81670 unrouted;      REAL time: 33 secs 

Phase  3  : 34347 unrouted;      REAL time: 1 mins 10 secs 

Phase  4  : 34351 unrouted; (Setup:0, Hold:43958, Component Switching Limit:0)     REAL time: 1 mins 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42200, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 39 secs 
Total REAL time to Router completion: 1 mins 39 secs 
Total CPU time to Router completion (all processors): 2 mins 14 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  717 |  0.776     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1209 |  0.764     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1183 |  0.933     |  2.359      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  973 |  0.677     |  2.247      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  977 |  0.829     |  2.604      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  309 |  0.641     |  2.173      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  206 |  0.508     |  2.245      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  197 |  0.449     |  2.357      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  201 |  0.223     |  2.447      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  203 |  0.346     |  2.602      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  539 |  0.928     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.169ns|     4.831ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.266ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.223ns|     6.177ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.153ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.305ns|     6.095ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.117ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     1.661ns|     2.839ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     1.709ns|     2.791ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     1.733ns|     2.767ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.913ns|     2.587ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.232ns|     2.268ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.553ns|     7.447ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.006ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.643ns|     1.857ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.670ns|     1.830ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.769ns|     1.731ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.799ns|     1.701ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.842ns|     1.658ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.003ns|     1.497ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     3.049ns|     1.451ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     3.050ns|     1.450ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.059ns|    13.882ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.041ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     3.345ns|     1.155ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.813ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.575ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.522ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.167ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.877ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     6.000ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.662ns|            0|            0|            0|       187100|
| TS_clock_generator_0_clock_gen|     10.000ns|      7.447ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.882ns|          N/A|            0|            0|        11712|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.831ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 57 secs 
Total CPU time to PAR completion (all processors): 2 mins 32 secs 

Peak Memory Usage:  1806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388866 paths, 14 nets, and 84710 connections

Design statistics:
   Minimum period:  13.882ns (Maximum frequency:  72.036MHz)
   Maximum net delay:   2.839ns


Analysis completed Wed Sep  9 17:47:57 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 17:48:09 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X1Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp404.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:49:46 2015
 make -f Makefile init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vtx240tff1759-2 system.mhs -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/  -pe microblaze_0 ../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vtx240tff1759-2 -bt
implementation/system.bit  -bd
../sw/embedded/SDK_Workspace/hello_world_0/Debug/hello_world_0.elf tag
microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:53:06 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:53:09 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:53:13 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" line 317 unexpected token: 'afs'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/synthesis/nf10
   _axis_gen_check_1_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:54:44 2015
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:54:47 2015
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Sep  9 17:54:49 2015
 make -f Makefile bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /root/NetFPGA-10G-live-release_5.0.7/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live-release_5.0.7/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 343 

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_memory_mapped_lite_0
  (0x41a00000-0x41a0ffff)
axi_timebase_wdt_0	axi_interconnect_memory_mapped_lite_0
  (0x77600000-0x7760ffff)
nf10_axis_gen_check_0	axi_interconnect_memory_mapped_lite_0
  (0x77620000-0x7762ffff)
nf10_axis_gen_check_1	axi_interconnect_memory_mapped_lite_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_memory_mapped_lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/dat
   a/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_memory_mapped_lite_0 - 1
master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v
   2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/microblaze_v8_00_b/
   data/microblaze_v2_1_0.mpd line 341 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
axi_interconnect_memory_mapped_lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect,
   INSTANCE:axi_interconnect_memory_mapped_lite_0 - tcl is overriding PARAMETER
   C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/axi_interconnect_v1
   _02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi_interconnect_memory_mapped_lite_0.
INFO: No asynchronous clock conversions in axi_interconnect
axi_interconnect_memory_mapped_lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
280 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_1_wrapper INSTANCE:nf10_axis_gen_check_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_1_wrapper.ngc
../nf10_axis_gen_check_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper/nf10_axis_gen_check_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axis_gen_check_0_wrapper INSTANCE:nf10_axis_gen_check_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_axis_gen_check_0_wrapper.ngc
../nf10_axis_gen_check_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper/nf10_axis_gen_check_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axis_gen_check_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_axis_gen_check_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
164 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/system.mhs line
344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 327.00 seconds
Running synthesis...
cp nf10/axi_interconnect.scr ./synthesis/axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 13.4 - ngcbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./axi_interconnect_memory_mapped_lite_0_wrapper.ngc
../axi_interconnect_memory_mapped_lite_0_wrapper.ngc

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper/axi_interconnect_memory_mapped_lite
_0_wrapper.ngc" ...

Applying constraints in "axi_interconnect_memory_mapped_lite_0_wrapper.ucf" to
the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_interconnect_memory_mapped_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../axi_interconnect_memory_mapped_lite_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation 

Using Flow File:
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/fp
ga.flw 
Using Option File(s): 
 /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/x
flow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/sy
stem.ngc -uc system.ucf system.ngd

Reading NGO file
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/s
ystem.ngc" ...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
eset_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_mdio_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_axis_gen_check_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/n
f10_10g_interface_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_3_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_2_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_1_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/d
iff_input_buf_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/c
lock_generator_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/a
xi_interconnect_memory_mapped_lite_0_wrapper.ngc"...
Loading design module
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/r
s232_uart_1_wrapper.ngc"...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/implementation/m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <ten_gig_eth_mac>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for feiran on 09/04/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4500 pS" on net
   "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_
   ctrl_rx_reset_i/reset_out" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:319bdd35) REAL time: 52 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:319bdd35) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:319bdd35) REAL time: 53 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:319bdd35) REAL time: 53 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:319bdd35) REAL time: 2 mins 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:319bdd35) REAL time: 2 mins 1 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:e7da70c8) REAL time: 2 mins 3 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:e7da70c8) REAL time: 2 mins 3 secs 

..........................................................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "CLK" LOC = "AN25" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# mb_clk driven by BUFGCTRL_X0Y0
NET "mb_clk" TNM_NET = "TN_mb_clk" ;
TIMEGRP "TN_mb_clk" AREA_GROUP = "CLKAG_mb_clk" ;
AREA_GROUP "CLKAG_mb_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y1
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y2
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     85 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    215 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    264 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |control_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    604 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    735 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     46 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    256 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    304 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    219 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    237 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |    514 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     26 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    286 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    312 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    152 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    121 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    127 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    486 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    335 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    378 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    135 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    300 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    214 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    434 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    681 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    122 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     30 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    317 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    499 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    219 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |mb_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    452 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    103 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     81 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    900 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    121 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    184 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    327 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    466 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    132 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |    263 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    160 |    997 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |    372 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |    250 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    252 |    622 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    136 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    190 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    511 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    214 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    148 |   1128 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    137 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |    150 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |    429 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    588 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    214 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    252 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1128 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    168 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    238 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    597 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    245 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    232 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    417 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |   1106 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     61 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    196 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    460 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    132 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    919 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mb_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    636 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    180 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    922 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |mb_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    189 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    427 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    911 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |mb_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    158 |    972 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    235 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    158 |   1276 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:e7da70c8) REAL time: 2 mins 17 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:e7da70c8) REAL time: 2 mins 18 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e7da70c8) REAL time: 2 mins 18 secs 

Phase 12.8  Global Placement
.......................................................................................................................................................................
.........................
..............................................................................................................................................................
................................
.......................................
.......................
Phase 12.8  Global Placement (Checksum:4cf27346) REAL time: 3 mins 24 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4cf27346) REAL time: 3 mins 24 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4cf27346) REAL time: 3 mins 25 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:42827a2a) REAL time: 5 mins 12 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:42827a2a) REAL time: 5 mins 13 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:42827a2a) REAL time: 5 mins 14 secs 

Total REAL time to Placer completion: 5 mins 17 secs 
Total CPU  time to Placer completion: 6 mins 15 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                15,885 out of 149,760   10%
    Number used as Flip Flops:              15,882
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     14,540 out of 149,760    9%
    Number used as logic:                   13,896 out of 149,760    9%
      Number using O6 output only:          12,967
      Number using O5 output only:             560
      Number using O5 and O6:                  369
    Number used as Memory:                     578 out of  39,360    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           514
        Number using O6 output only:           514
    Number used as exclusive route-thru:        66
  Number of route-thrus:                       641
    Number using O6 output only:               621
    Number using O5 output only:                16
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 8,108 out of  37,440   21%
  Number of LUT Flip Flop pairs used:       21,255
    Number with an unused Flip Flop:         5,370 out of  21,255   25%
    Number with an unused LUT:               6,715 out of  21,255   31%
    Number of fully used LUT-FF pairs:       9,170 out of  21,255   43%
    Number of unique control sets:           1,626
    Number of slice register sites lost
      to control set restrictions:           3,832 out of 149,760    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     40
      Number of LOCed IPADs:                     8 out of      40   20%
    Number of bonded OPADs:                     32

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      42 out of     324   12%
    Number using BlockRAM only:                 20
    Number using FIFO only:                     22
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:              18
      Number of 36k FIFO used:                   6
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                    972 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BUFDSs:                              4 out of      24   16%
  Number of GTX_DUALs:                           8 out of      24   33%
    Number of LOCed GTX_DUALs:                   8 out of       8  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1716 MB
Total REAL time to MAP completion:  5 mins 33 secs 
Total CPU time to MAP completion (all processors):   6 mins 30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                   10 out of 324     3%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8108 out of 37440  21%
   Number of Slice Registers             15885 out of 149760 10%
      Number used as Flip Flops          15882
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14540 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21255 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93553 unrouted;      REAL time: 31 secs 

Phase  2  : 81752 unrouted;      REAL time: 33 secs 

Phase  3  : 33721 unrouted;      REAL time: 1 mins 5 secs 

Phase  4  : 33721 unrouted; (Setup:0, Hold:44269, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 
Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion (all processors): 2 mins 11 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  707 |  0.768     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  205 |  0.224     |  2.440      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  975 |  0.810     |  2.604      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1207 |  0.838     |  2.272      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  983 |  0.646     |  2.067      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1211 |  0.694     |  2.444      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  208 |  0.314     |  2.602      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  320 |  0.590     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  203 |  0.304     |  2.021      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  203 |  0.346     |  2.269      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  540 |  0.727     |  2.191      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.138ns|     4.862ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.155ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.172ns|     6.228ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.102ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.176ns|     6.224ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.070ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     0.802ns|     3.698ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     1.637ns|     2.863ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.720ns|     2.780ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.206ns|     2.294ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.319ns|     2.181ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.409ns|     2.091ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.525ns|     1.975ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.578ns|     1.922ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.671ns|     1.829ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.737ns|     1.763ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.765ns|     1.735ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.807ns|     1.693ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.972ns|     1.528ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.979ns|     1.521ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.235ns|     6.765ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.003ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.448ns|    13.104ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.064ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.059ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.717ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.958ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.429ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.612ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.366ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.724ns|            0|            0|            0|       187108|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.765ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.104ns|          N/A|            0|            0|        11720|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.862ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 51 secs 
Total CPU time to PAR completion (all processors): 2 mins 29 secs 

Peak Memory Usage:  1811 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388874 paths, 14 nets, and 84798 connections

Design statistics:
   Minimum period:  13.104ns (Maximum frequency:  76.313MHz)
   Maximum net delay:   3.698ns


Analysis completed Wed Sep  9 18:10:11 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Wed Sep  9 18:10:23 2015


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X1Y3' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp405.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
WARNING:sim - 
   This design contains one or more evaluation cores that will cease to
   function after a certain period of time. This design should NOT be used
   in production systems.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/etc/system.filters
Done writing Tab View settings to:
	/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/etc/system.gui
