a = {'p0': 'compute_module_compute_kernel_0$add_12$binop', 'p1': 'compute_module_compute_kernel_0$add_18$binop', 'p2': 'compute_module_compute_kernel_0$add_24$binop', 'p3': 'compute_module_compute_kernel_0$add_30$binop', 'p4': 'compute_module_compute_kernel_0$add_36$binop', 'p5': 'compute_module_compute_kernel_0$add_42$binop', 'p6': 'compute_module_compute_kernel_0$add_48$binop', 'p7': 'compute_module_compute_kernel_0$add_54$binop', 'p8': 'compute_module_compute_kernel_0$add_6$binop', 'c9': 'compute_module_compute_kernel_0$const__U23_0', 'c10': 'compute_module_compute_kernel_0$const__U30_0', 'c11': 'compute_module_compute_kernel_0$const__U37_0', 'c12': 'compute_module_compute_kernel_0$const__U44_0', 'c13': 'compute_module_compute_kernel_0$const__U51_0', 'c14': 'compute_module_compute_kernel_0$const__U58_0', 'c15': 'compute_module_compute_kernel_0$const__U65_0', 'c16': 'compute_module_compute_kernel_0$const__U72_0', 'c17': 'compute_module_compute_kernel_0$const__U79_0', 'c18': 'compute_module_compute_kernel_0$init_stencil_0$init_const_0_0', 'p19': 'compute_module_compute_kernel_0$mul_10$binop', 'p20': 'compute_module_compute_kernel_0$mul_16$binop', 'p21': 'compute_module_compute_kernel_0$mul_22$binop', 'p22': 'compute_module_compute_kernel_0$mul_28$binop', 'p23': 'compute_module_compute_kernel_0$mul_34$binop', 'p24': 'compute_module_compute_kernel_0$mul_4$binop', 'p25': 'compute_module_compute_kernel_0$mul_40$binop', 'p26': 'compute_module_compute_kernel_0$mul_46$binop', 'p27': 'compute_module_compute_kernel_0$mul_52$binop', 'c28': 'compute_module_compute_kernel_1$const__U7_0', 'c29': 'compute_module_compute_kernel_1$const__U8_0', 'p30': 'compute_module_compute_kernel_1$lshr3$binop', 'p31': 'compute_module_compute_kernel_1$lshr4$binop', 'I32': 'io16_out_0_0', 'I33': 'io16in_in_arg_0_0_0', 'i34': 'io1_valid', 'i35': 'io1in_in_en', 'i36': 'io1in_reset', 'c37': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$const_stencil0', 'c38': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$const_stencil1', 'r39': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_0$reg_1', 'r40': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_0$reg_2', 'r41': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_1$reg_1', 'r42': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_1$reg_2', 'r43': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_2$reg_1', 'r44': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_2$reg_2', 'p45': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0$c0_lutcnst', 'p46': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0$c1_lutcnst', 'm47': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0$cgramem', 'b48': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0_flush', 'p49': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0$c0_lutcnst', 'p50': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0$c1_lutcnst', 'm51': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0$cgramem', 'b52': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0_flush', 'p53': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcompare_0$compop', 'p54': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcompare_1$compop', 'p55': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$add$binop', 'b56': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$and$c0', 'p57': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$and$lut$lut', 'c58': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$c0', 'p59': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$clrMux$mux', 'p60': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$enMux$mux', 'r61': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$reg0', 'c62': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$inc', 'c63': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$max', 'b64': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$resetOr$c0', 'p65': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$resetOr$lut$lut', 'p66': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$ult$compop', 'p67': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$add$binop', 'b68': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$and$c0', 'p69': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$and$lut$lut', 'c70': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$c0', 'p71': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$clrMux$mux', 'p72': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$enMux$mux', 'r73': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$reg0', 'c74': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$inc', 'c75': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$max', 'b76': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$resetOr$c0', 'p77': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$resetOr$lut$lut', 'p78': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$ult$compop', 'b79': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$_join$c0', 'p80': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$_join$lut$lut', 'b81': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$opN_0$_join$c0', 'p82': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$opN_0$_join$lut$lut'}
