
nrf24l01-node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006da0  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00006da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000108  20000078  00006e18  00020078  2**3
                  ALLOC
  3 .stack        00002000  20000180  00006f20  00020078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00023cd5  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002d56  00000000  00000000  00043dce  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00001de4  00000000  00000000  00046b24  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000005e0  00000000  00000000  00048908  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004e0  00000000  00000000  00048ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a09d  00000000  00000000  000493c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b9f1  00000000  00000000  00063465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008b2d0  00000000  00000000  0006ee56  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000017b0  00000000  00000000  000fa128  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	80 21 00 20 15 33 00 00 0d 34 00 00 0d 34 00 00     .!. .3...4...4..
	...
      2c:	0d 34 00 00 00 00 00 00 00 00 00 00 0d 34 00 00     .4...........4..
      3c:	0d 34 00 00 0d 34 00 00 0d 34 00 00 0d 34 00 00     .4...4...4...4..
      4c:	0d 34 00 00 99 26 00 00 0d 34 00 00 0d 34 00 00     .4...&...4...4..
      5c:	0d 34 00 00 0d 34 00 00 0d 34 00 00 0d 34 00 00     .4...4...4...4..
      6c:	0d 34 00 00 0d 34 00 00 0d 34 00 00 0d 34 00 00     .4...4...4...4..
      7c:	0d 34 00 00 0d 34 00 00 0d 34 00 00 0d 34 00 00     .4...4...4...4..
      8c:	0d 34 00 00 0d 34 00 00 0d 34 00 00 0d 34 00 00     .4...4...4...4..
      9c:	0d 34 00 00 0d 34 00 00 0d 34 00 00 0d 34 00 00     .4...4...4...4..
      ac:	0d 34 00 00 00 00 00 00                             .4......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000078 	.word	0x20000078
      d4:	00000000 	.word	0x00000000
      d8:	00006da0 	.word	0x00006da0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000007c 	.word	0x2000007c
     108:	00006da0 	.word	0x00006da0
     10c:	00006da0 	.word	0x00006da0
     110:	00000000 	.word	0x00000000

00000114 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	if (n > 0) {
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	2b00      	cmp	r3, #0
     120:	d00c      	beq.n	13c <delay_cycles+0x28>
		SysTick->LOAD = n;
     122:	4b08      	ldr	r3, [pc, #32]	; (144 <delay_cycles+0x30>)
     124:	687a      	ldr	r2, [r7, #4]
     126:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
     128:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_cycles+0x30>)
     12a:	2200      	movs	r2, #0
     12c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     12e:	46c0      	nop			; (mov r8, r8)
     130:	4b04      	ldr	r3, [pc, #16]	; (144 <delay_cycles+0x30>)
     132:	681a      	ldr	r2, [r3, #0]
     134:	2380      	movs	r3, #128	; 0x80
     136:	025b      	lsls	r3, r3, #9
     138:	4013      	ands	r3, r2
     13a:	d0f9      	beq.n	130 <delay_cycles+0x1c>
		};
	}
}
     13c:	46c0      	nop			; (mov r8, r8)
     13e:	46bd      	mov	sp, r7
     140:	b002      	add	sp, #8
     142:	bd80      	pop	{r7, pc}
     144:	e000e010 	.word	0xe000e010

00000148 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     148:	b580      	push	{r7, lr}
     14a:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
     14c:	2000      	movs	r0, #0
     14e:	4b0f      	ldr	r3, [pc, #60]	; (18c <delay_init+0x44>)
     150:	4798      	blx	r3
     152:	0002      	movs	r2, r0
     154:	4b0e      	ldr	r3, [pc, #56]	; (190 <delay_init+0x48>)
     156:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
     158:	4b0d      	ldr	r3, [pc, #52]	; (190 <delay_init+0x48>)
     15a:	6818      	ldr	r0, [r3, #0]
     15c:	4b0d      	ldr	r3, [pc, #52]	; (194 <delay_init+0x4c>)
     15e:	22fa      	movs	r2, #250	; 0xfa
     160:	0091      	lsls	r1, r2, #2
     162:	4798      	blx	r3
     164:	0003      	movs	r3, r0
     166:	001a      	movs	r2, r3
     168:	4b09      	ldr	r3, [pc, #36]	; (190 <delay_init+0x48>)
     16a:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     16c:	4b08      	ldr	r3, [pc, #32]	; (190 <delay_init+0x48>)
     16e:	6818      	ldr	r0, [r3, #0]
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <delay_init+0x4c>)
     172:	22fa      	movs	r2, #250	; 0xfa
     174:	0091      	lsls	r1, r2, #2
     176:	4798      	blx	r3
     178:	0003      	movs	r3, r0
     17a:	001a      	movs	r2, r3
     17c:	4b06      	ldr	r3, [pc, #24]	; (198 <delay_init+0x50>)
     17e:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     180:	4b06      	ldr	r3, [pc, #24]	; (19c <delay_init+0x54>)
     182:	2205      	movs	r2, #5
     184:	601a      	str	r2, [r3, #0]
}
     186:	46c0      	nop			; (mov r8, r8)
     188:	46bd      	mov	sp, r7
     18a:	bd80      	pop	{r7, pc}
     18c:	00002ec9 	.word	0x00002ec9
     190:	20000000 	.word	0x20000000
     194:	00004d8d 	.word	0x00004d8d
     198:	20000004 	.word	0x20000004
     19c:	e000e010 	.word	0xe000e010

000001a0 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     1a0:	b580      	push	{r7, lr}
     1a2:	b082      	sub	sp, #8
     1a4:	af00      	add	r7, sp, #0
     1a6:	6078      	str	r0, [r7, #4]
	while (n--) {
     1a8:	e004      	b.n	1b4 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     1aa:	4b07      	ldr	r3, [pc, #28]	; (1c8 <delay_cycles_ms+0x28>)
     1ac:	681b      	ldr	r3, [r3, #0]
     1ae:	0018      	movs	r0, r3
     1b0:	4b06      	ldr	r3, [pc, #24]	; (1cc <delay_cycles_ms+0x2c>)
     1b2:	4798      	blx	r3
	while (n--) {
     1b4:	687b      	ldr	r3, [r7, #4]
     1b6:	1e5a      	subs	r2, r3, #1
     1b8:	607a      	str	r2, [r7, #4]
     1ba:	2b00      	cmp	r3, #0
     1bc:	d1f5      	bne.n	1aa <delay_cycles_ms+0xa>
	}
}
     1be:	46c0      	nop			; (mov r8, r8)
     1c0:	46bd      	mov	sp, r7
     1c2:	b002      	add	sp, #8
     1c4:	bd80      	pop	{r7, pc}
     1c6:	46c0      	nop			; (mov r8, r8)
     1c8:	20000000 	.word	0x20000000
     1cc:	00000115 	.word	0x00000115

000001d0 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     1d0:	b580      	push	{r7, lr}
     1d2:	b082      	sub	sp, #8
     1d4:	af00      	add	r7, sp, #0
     1d6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1d8:	687b      	ldr	r3, [r7, #4]
     1da:	2200      	movs	r2, #0
     1dc:	701a      	strb	r2, [r3, #0]
}
     1de:	46c0      	nop			; (mov r8, r8)
     1e0:	46bd      	mov	sp, r7
     1e2:	b002      	add	sp, #8
     1e4:	bd80      	pop	{r7, pc}
	...

000001e8 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     1e8:	b580      	push	{r7, lr}
     1ea:	b082      	sub	sp, #8
     1ec:	af00      	add	r7, sp, #0
     1ee:	0002      	movs	r2, r0
     1f0:	6039      	str	r1, [r7, #0]
     1f2:	1dfb      	adds	r3, r7, #7
     1f4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     1f6:	1dfb      	adds	r3, r7, #7
     1f8:	781b      	ldrb	r3, [r3, #0]
     1fa:	2b01      	cmp	r3, #1
     1fc:	d00a      	beq.n	214 <system_apb_clock_set_mask+0x2c>
     1fe:	2b02      	cmp	r3, #2
     200:	d00f      	beq.n	222 <system_apb_clock_set_mask+0x3a>
     202:	2b00      	cmp	r3, #0
     204:	d114      	bne.n	230 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     206:	4b0e      	ldr	r3, [pc, #56]	; (240 <system_apb_clock_set_mask+0x58>)
     208:	4a0d      	ldr	r2, [pc, #52]	; (240 <system_apb_clock_set_mask+0x58>)
     20a:	6991      	ldr	r1, [r2, #24]
     20c:	683a      	ldr	r2, [r7, #0]
     20e:	430a      	orrs	r2, r1
     210:	619a      	str	r2, [r3, #24]
			break;
     212:	e00f      	b.n	234 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     214:	4b0a      	ldr	r3, [pc, #40]	; (240 <system_apb_clock_set_mask+0x58>)
     216:	4a0a      	ldr	r2, [pc, #40]	; (240 <system_apb_clock_set_mask+0x58>)
     218:	69d1      	ldr	r1, [r2, #28]
     21a:	683a      	ldr	r2, [r7, #0]
     21c:	430a      	orrs	r2, r1
     21e:	61da      	str	r2, [r3, #28]
			break;
     220:	e008      	b.n	234 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     222:	4b07      	ldr	r3, [pc, #28]	; (240 <system_apb_clock_set_mask+0x58>)
     224:	4a06      	ldr	r2, [pc, #24]	; (240 <system_apb_clock_set_mask+0x58>)
     226:	6a11      	ldr	r1, [r2, #32]
     228:	683a      	ldr	r2, [r7, #0]
     22a:	430a      	orrs	r2, r1
     22c:	621a      	str	r2, [r3, #32]
			break;
     22e:	e001      	b.n	234 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     230:	2317      	movs	r3, #23
     232:	e000      	b.n	236 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     234:	2300      	movs	r3, #0
}
     236:	0018      	movs	r0, r3
     238:	46bd      	mov	sp, r7
     23a:	b002      	add	sp, #8
     23c:	bd80      	pop	{r7, pc}
     23e:	46c0      	nop			; (mov r8, r8)
     240:	40000400 	.word	0x40000400

00000244 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     244:	b580      	push	{r7, lr}
     246:	b082      	sub	sp, #8
     248:	af00      	add	r7, sp, #0
     24a:	0002      	movs	r2, r0
     24c:	1dfb      	adds	r3, r7, #7
     24e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     250:	4b06      	ldr	r3, [pc, #24]	; (26c <system_interrupt_enable+0x28>)
     252:	1dfa      	adds	r2, r7, #7
     254:	7812      	ldrb	r2, [r2, #0]
     256:	0011      	movs	r1, r2
     258:	221f      	movs	r2, #31
     25a:	400a      	ands	r2, r1
     25c:	2101      	movs	r1, #1
     25e:	4091      	lsls	r1, r2
     260:	000a      	movs	r2, r1
     262:	601a      	str	r2, [r3, #0]
}
     264:	46c0      	nop			; (mov r8, r8)
     266:	46bd      	mov	sp, r7
     268:	b002      	add	sp, #8
     26a:	bd80      	pop	{r7, pc}
     26c:	e000e100 	.word	0xe000e100

00000270 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
     270:	b580      	push	{r7, lr}
     272:	b082      	sub	sp, #8
     274:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     276:	4b0f      	ldr	r3, [pc, #60]	; (2b4 <extint_is_syncing+0x44>)
     278:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     27a:	2300      	movs	r3, #0
     27c:	607b      	str	r3, [r7, #4]
     27e:	e011      	b.n	2a4 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     280:	687b      	ldr	r3, [r7, #4]
     282:	009b      	lsls	r3, r3, #2
     284:	2208      	movs	r2, #8
     286:	4694      	mov	ip, r2
     288:	44bc      	add	ip, r7
     28a:	4463      	add	r3, ip
     28c:	3b08      	subs	r3, #8
     28e:	681b      	ldr	r3, [r3, #0]
     290:	785b      	ldrb	r3, [r3, #1]
     292:	b2db      	uxtb	r3, r3
     294:	b25b      	sxtb	r3, r3
     296:	2b00      	cmp	r3, #0
     298:	da01      	bge.n	29e <extint_is_syncing+0x2e>
			return true;
     29a:	2301      	movs	r3, #1
     29c:	e006      	b.n	2ac <extint_is_syncing+0x3c>
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     29e:	687b      	ldr	r3, [r7, #4]
     2a0:	3301      	adds	r3, #1
     2a2:	607b      	str	r3, [r7, #4]
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	2b00      	cmp	r3, #0
     2a8:	d0ea      	beq.n	280 <extint_is_syncing+0x10>
		}
	}
	return false;
     2aa:	2300      	movs	r3, #0
}
     2ac:	0018      	movs	r0, r3
     2ae:	46bd      	mov	sp, r7
     2b0:	b002      	add	sp, #8
     2b2:	bd80      	pop	{r7, pc}
     2b4:	40001800 	.word	0x40001800

000002b8 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     2b8:	b580      	push	{r7, lr}
     2ba:	b084      	sub	sp, #16
     2bc:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     2be:	4b2d      	ldr	r3, [pc, #180]	; (374 <_system_extint_init+0xbc>)
     2c0:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
     2c2:	2140      	movs	r1, #64	; 0x40
     2c4:	2000      	movs	r0, #0
     2c6:	4b2c      	ldr	r3, [pc, #176]	; (378 <_system_extint_init+0xc0>)
     2c8:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     2ca:	003b      	movs	r3, r7
     2cc:	0018      	movs	r0, r3
     2ce:	4b2b      	ldr	r3, [pc, #172]	; (37c <_system_extint_init+0xc4>)
     2d0:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
     2d2:	003b      	movs	r3, r7
     2d4:	2200      	movs	r2, #0
     2d6:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     2d8:	003b      	movs	r3, r7
     2da:	0019      	movs	r1, r3
     2dc:	2005      	movs	r0, #5
     2de:	4b28      	ldr	r3, [pc, #160]	; (380 <_system_extint_init+0xc8>)
     2e0:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     2e2:	2005      	movs	r0, #5
     2e4:	4b27      	ldr	r3, [pc, #156]	; (384 <_system_extint_init+0xcc>)
     2e6:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     2e8:	2300      	movs	r3, #0
     2ea:	60fb      	str	r3, [r7, #12]
     2ec:	e018      	b.n	320 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     2ee:	68fb      	ldr	r3, [r7, #12]
     2f0:	009b      	lsls	r3, r3, #2
     2f2:	2210      	movs	r2, #16
     2f4:	4694      	mov	ip, r2
     2f6:	44bc      	add	ip, r7
     2f8:	4463      	add	r3, ip
     2fa:	3b0c      	subs	r3, #12
     2fc:	681a      	ldr	r2, [r3, #0]
     2fe:	68fb      	ldr	r3, [r7, #12]
     300:	009b      	lsls	r3, r3, #2
     302:	2110      	movs	r1, #16
     304:	468c      	mov	ip, r1
     306:	44bc      	add	ip, r7
     308:	4463      	add	r3, ip
     30a:	3b0c      	subs	r3, #12
     30c:	681b      	ldr	r3, [r3, #0]
     30e:	781b      	ldrb	r3, [r3, #0]
     310:	b2db      	uxtb	r3, r3
     312:	2101      	movs	r1, #1
     314:	430b      	orrs	r3, r1
     316:	b2db      	uxtb	r3, r3
     318:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     31a:	68fb      	ldr	r3, [r7, #12]
     31c:	3301      	adds	r3, #1
     31e:	60fb      	str	r3, [r7, #12]
     320:	68fb      	ldr	r3, [r7, #12]
     322:	2b00      	cmp	r3, #0
     324:	d0e3      	beq.n	2ee <_system_extint_init+0x36>
	}

	while (extint_is_syncing()) {
     326:	46c0      	nop			; (mov r8, r8)
     328:	4b17      	ldr	r3, [pc, #92]	; (388 <_system_extint_init+0xd0>)
     32a:	4798      	blx	r3
     32c:	1e03      	subs	r3, r0, #0
     32e:	d1fb      	bne.n	328 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     330:	230b      	movs	r3, #11
     332:	18fb      	adds	r3, r7, r3
     334:	2200      	movs	r2, #0
     336:	701a      	strb	r2, [r3, #0]
     338:	e00d      	b.n	356 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
     33a:	230b      	movs	r3, #11
     33c:	18fb      	adds	r3, r7, r3
     33e:	781a      	ldrb	r2, [r3, #0]
     340:	4b12      	ldr	r3, [pc, #72]	; (38c <_system_extint_init+0xd4>)
     342:	0092      	lsls	r2, r2, #2
     344:	2100      	movs	r1, #0
     346:	50d1      	str	r1, [r2, r3]
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     348:	230b      	movs	r3, #11
     34a:	18fb      	adds	r3, r7, r3
     34c:	781a      	ldrb	r2, [r3, #0]
     34e:	230b      	movs	r3, #11
     350:	18fb      	adds	r3, r7, r3
     352:	3201      	adds	r2, #1
     354:	701a      	strb	r2, [r3, #0]
     356:	230b      	movs	r3, #11
     358:	18fb      	adds	r3, r7, r3
     35a:	781b      	ldrb	r3, [r3, #0]
     35c:	2b0f      	cmp	r3, #15
     35e:	d9ec      	bls.n	33a <_system_extint_init+0x82>
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
     360:	2004      	movs	r0, #4
     362:	4b0b      	ldr	r3, [pc, #44]	; (390 <_system_extint_init+0xd8>)
     364:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
     366:	4b0b      	ldr	r3, [pc, #44]	; (394 <_system_extint_init+0xdc>)
     368:	4798      	blx	r3
}
     36a:	46c0      	nop			; (mov r8, r8)
     36c:	46bd      	mov	sp, r7
     36e:	b004      	add	sp, #16
     370:	bd80      	pop	{r7, pc}
     372:	46c0      	nop			; (mov r8, r8)
     374:	40001800 	.word	0x40001800
     378:	000001e9 	.word	0x000001e9
     37c:	000001d1 	.word	0x000001d1
     380:	00002fa1 	.word	0x00002fa1
     384:	00002fe5 	.word	0x00002fe5
     388:	00000271 	.word	0x00000271
     38c:	200000b8 	.word	0x200000b8
     390:	00000245 	.word	0x00000245
     394:	00000399 	.word	0x00000399

00000398 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
     398:	b580      	push	{r7, lr}
     39a:	b082      	sub	sp, #8
     39c:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     39e:	4b15      	ldr	r3, [pc, #84]	; (3f4 <_extint_enable+0x5c>)
     3a0:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     3a2:	2300      	movs	r3, #0
     3a4:	607b      	str	r3, [r7, #4]
     3a6:	e018      	b.n	3da <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     3a8:	687b      	ldr	r3, [r7, #4]
     3aa:	009b      	lsls	r3, r3, #2
     3ac:	2208      	movs	r2, #8
     3ae:	4694      	mov	ip, r2
     3b0:	44bc      	add	ip, r7
     3b2:	4463      	add	r3, ip
     3b4:	3b08      	subs	r3, #8
     3b6:	681a      	ldr	r2, [r3, #0]
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	009b      	lsls	r3, r3, #2
     3bc:	2108      	movs	r1, #8
     3be:	468c      	mov	ip, r1
     3c0:	44bc      	add	ip, r7
     3c2:	4463      	add	r3, ip
     3c4:	3b08      	subs	r3, #8
     3c6:	681b      	ldr	r3, [r3, #0]
     3c8:	781b      	ldrb	r3, [r3, #0]
     3ca:	b2db      	uxtb	r3, r3
     3cc:	2102      	movs	r1, #2
     3ce:	430b      	orrs	r3, r1
     3d0:	b2db      	uxtb	r3, r3
     3d2:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     3d4:	687b      	ldr	r3, [r7, #4]
     3d6:	3301      	adds	r3, #1
     3d8:	607b      	str	r3, [r7, #4]
     3da:	687b      	ldr	r3, [r7, #4]
     3dc:	2b00      	cmp	r3, #0
     3de:	d0e3      	beq.n	3a8 <_extint_enable+0x10>
	}

	while (extint_is_syncing()) {
     3e0:	46c0      	nop			; (mov r8, r8)
     3e2:	4b05      	ldr	r3, [pc, #20]	; (3f8 <_extint_enable+0x60>)
     3e4:	4798      	blx	r3
     3e6:	1e03      	subs	r3, r0, #0
     3e8:	d1fb      	bne.n	3e2 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3ea:	46c0      	nop			; (mov r8, r8)
     3ec:	46bd      	mov	sp, r7
     3ee:	b002      	add	sp, #8
     3f0:	bd80      	pop	{r7, pc}
     3f2:	46c0      	nop			; (mov r8, r8)
     3f4:	40001800 	.word	0x40001800
     3f8:	00000271 	.word	0x00000271

000003fc <system_gclk_chan_get_config_defaults>:
{
     3fc:	b580      	push	{r7, lr}
     3fe:	b082      	sub	sp, #8
     400:	af00      	add	r7, sp, #0
     402:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
     404:	687b      	ldr	r3, [r7, #4]
     406:	2200      	movs	r2, #0
     408:	701a      	strb	r2, [r3, #0]
}
     40a:	46c0      	nop			; (mov r8, r8)
     40c:	46bd      	mov	sp, r7
     40e:	b002      	add	sp, #8
     410:	bd80      	pop	{r7, pc}

00000412 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     412:	b580      	push	{r7, lr}
     414:	b086      	sub	sp, #24
     416:	af00      	add	r7, sp, #0
     418:	60f8      	str	r0, [r7, #12]
     41a:	60b9      	str	r1, [r7, #8]
     41c:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
     41e:	2316      	movs	r3, #22
     420:	18fb      	adds	r3, r7, r3
     422:	2200      	movs	r2, #0
     424:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
     426:	68bb      	ldr	r3, [r7, #8]
     428:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     42a:	68bb      	ldr	r3, [r7, #8]
     42c:	085a      	lsrs	r2, r3, #1
     42e:	68fb      	ldr	r3, [r7, #12]
     430:	429a      	cmp	r2, r3
     432:	d201      	bcs.n	438 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     434:	2340      	movs	r3, #64	; 0x40
     436:	e026      	b.n	486 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
     438:	68bb      	ldr	r3, [r7, #8]
     43a:	085b      	lsrs	r3, r3, #1
     43c:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
     43e:	e00a      	b.n	456 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
     440:	693a      	ldr	r2, [r7, #16]
     442:	68fb      	ldr	r3, [r7, #12]
     444:	1ad3      	subs	r3, r2, r3
     446:	613b      	str	r3, [r7, #16]
		baud_calculated++;
     448:	2316      	movs	r3, #22
     44a:	18fb      	adds	r3, r7, r3
     44c:	881a      	ldrh	r2, [r3, #0]
     44e:	2316      	movs	r3, #22
     450:	18fb      	adds	r3, r7, r3
     452:	3201      	adds	r2, #1
     454:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
     456:	693a      	ldr	r2, [r7, #16]
     458:	68fb      	ldr	r3, [r7, #12]
     45a:	429a      	cmp	r2, r3
     45c:	d2f0      	bcs.n	440 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
     45e:	2316      	movs	r3, #22
     460:	18fb      	adds	r3, r7, r3
     462:	2216      	movs	r2, #22
     464:	18ba      	adds	r2, r7, r2
     466:	8812      	ldrh	r2, [r2, #0]
     468:	3a01      	subs	r2, #1
     46a:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     46c:	2316      	movs	r3, #22
     46e:	18fb      	adds	r3, r7, r3
     470:	881b      	ldrh	r3, [r3, #0]
     472:	2bff      	cmp	r3, #255	; 0xff
     474:	d901      	bls.n	47a <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     476:	2340      	movs	r3, #64	; 0x40
     478:	e005      	b.n	486 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
     47a:	687b      	ldr	r3, [r7, #4]
     47c:	2216      	movs	r2, #22
     47e:	18ba      	adds	r2, r7, r2
     480:	8812      	ldrh	r2, [r2, #0]
     482:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
     484:	2300      	movs	r3, #0
	}
}
     486:	0018      	movs	r0, r3
     488:	46bd      	mov	sp, r7
     48a:	b006      	add	sp, #24
     48c:	bd80      	pop	{r7, pc}
	...

00000490 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     490:	b580      	push	{r7, lr}
     492:	b084      	sub	sp, #16
     494:	af00      	add	r7, sp, #0
     496:	0002      	movs	r2, r0
     498:	1dfb      	adds	r3, r7, #7
     49a:	701a      	strb	r2, [r3, #0]
     49c:	1dbb      	adds	r3, r7, #6
     49e:	1c0a      	adds	r2, r1, #0
     4a0:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     4a2:	4b1a      	ldr	r3, [pc, #104]	; (50c <sercom_set_gclk_generator+0x7c>)
     4a4:	781b      	ldrb	r3, [r3, #0]
     4a6:	2201      	movs	r2, #1
     4a8:	4053      	eors	r3, r2
     4aa:	b2db      	uxtb	r3, r3
     4ac:	2b00      	cmp	r3, #0
     4ae:	d103      	bne.n	4b8 <sercom_set_gclk_generator+0x28>
     4b0:	1dbb      	adds	r3, r7, #6
     4b2:	781b      	ldrb	r3, [r3, #0]
     4b4:	2b00      	cmp	r3, #0
     4b6:	d01b      	beq.n	4f0 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     4b8:	230c      	movs	r3, #12
     4ba:	18fb      	adds	r3, r7, r3
     4bc:	0018      	movs	r0, r3
     4be:	4b14      	ldr	r3, [pc, #80]	; (510 <sercom_set_gclk_generator+0x80>)
     4c0:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
     4c2:	230c      	movs	r3, #12
     4c4:	18fb      	adds	r3, r7, r3
     4c6:	1dfa      	adds	r2, r7, #7
     4c8:	7812      	ldrb	r2, [r2, #0]
     4ca:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     4cc:	230c      	movs	r3, #12
     4ce:	18fb      	adds	r3, r7, r3
     4d0:	0019      	movs	r1, r3
     4d2:	2013      	movs	r0, #19
     4d4:	4b0f      	ldr	r3, [pc, #60]	; (514 <sercom_set_gclk_generator+0x84>)
     4d6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     4d8:	2013      	movs	r0, #19
     4da:	4b0f      	ldr	r3, [pc, #60]	; (518 <sercom_set_gclk_generator+0x88>)
     4dc:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     4de:	4b0b      	ldr	r3, [pc, #44]	; (50c <sercom_set_gclk_generator+0x7c>)
     4e0:	1dfa      	adds	r2, r7, #7
     4e2:	7812      	ldrb	r2, [r2, #0]
     4e4:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
     4e6:	4b09      	ldr	r3, [pc, #36]	; (50c <sercom_set_gclk_generator+0x7c>)
     4e8:	2201      	movs	r2, #1
     4ea:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     4ec:	2300      	movs	r3, #0
     4ee:	e008      	b.n	502 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
     4f0:	4b06      	ldr	r3, [pc, #24]	; (50c <sercom_set_gclk_generator+0x7c>)
     4f2:	785b      	ldrb	r3, [r3, #1]
     4f4:	1dfa      	adds	r2, r7, #7
     4f6:	7812      	ldrb	r2, [r2, #0]
     4f8:	429a      	cmp	r2, r3
     4fa:	d101      	bne.n	500 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
     4fc:	2300      	movs	r3, #0
     4fe:	e000      	b.n	502 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     500:	231d      	movs	r3, #29
}
     502:	0018      	movs	r0, r3
     504:	46bd      	mov	sp, r7
     506:	b004      	add	sp, #16
     508:	bd80      	pop	{r7, pc}
     50a:	46c0      	nop			; (mov r8, r8)
     50c:	20000094 	.word	0x20000094
     510:	000003fd 	.word	0x000003fd
     514:	00002fa1 	.word	0x00002fa1
     518:	00002fe5 	.word	0x00002fe5

0000051c <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
     51c:	b580      	push	{r7, lr}
     51e:	b082      	sub	sp, #8
     520:	af00      	add	r7, sp, #0
     522:	6078      	str	r0, [r7, #4]
     524:	000a      	movs	r2, r1
     526:	1cfb      	adds	r3, r7, #3
     528:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
     52a:	687b      	ldr	r3, [r7, #4]
     52c:	4a4d      	ldr	r2, [pc, #308]	; (664 <_sercom_get_default_pad+0x148>)
     52e:	4293      	cmp	r3, r2
     530:	d03f      	beq.n	5b2 <_sercom_get_default_pad+0x96>
     532:	4a4c      	ldr	r2, [pc, #304]	; (664 <_sercom_get_default_pad+0x148>)
     534:	4293      	cmp	r3, r2
     536:	d806      	bhi.n	546 <_sercom_get_default_pad+0x2a>
     538:	4a4b      	ldr	r2, [pc, #300]	; (668 <_sercom_get_default_pad+0x14c>)
     53a:	4293      	cmp	r3, r2
     53c:	d00f      	beq.n	55e <_sercom_get_default_pad+0x42>
     53e:	4a4b      	ldr	r2, [pc, #300]	; (66c <_sercom_get_default_pad+0x150>)
     540:	4293      	cmp	r3, r2
     542:	d021      	beq.n	588 <_sercom_get_default_pad+0x6c>
     544:	e089      	b.n	65a <_sercom_get_default_pad+0x13e>
     546:	4a4a      	ldr	r2, [pc, #296]	; (670 <_sercom_get_default_pad+0x154>)
     548:	4293      	cmp	r3, r2
     54a:	d100      	bne.n	54e <_sercom_get_default_pad+0x32>
     54c:	e05b      	b.n	606 <_sercom_get_default_pad+0xea>
     54e:	4a49      	ldr	r2, [pc, #292]	; (674 <_sercom_get_default_pad+0x158>)
     550:	4293      	cmp	r3, r2
     552:	d100      	bne.n	556 <_sercom_get_default_pad+0x3a>
     554:	e06c      	b.n	630 <_sercom_get_default_pad+0x114>
     556:	4a48      	ldr	r2, [pc, #288]	; (678 <_sercom_get_default_pad+0x15c>)
     558:	4293      	cmp	r3, r2
     55a:	d03f      	beq.n	5dc <_sercom_get_default_pad+0xc0>
     55c:	e07d      	b.n	65a <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     55e:	1cfb      	adds	r3, r7, #3
     560:	781b      	ldrb	r3, [r3, #0]
     562:	2b01      	cmp	r3, #1
     564:	d00a      	beq.n	57c <_sercom_get_default_pad+0x60>
     566:	dc02      	bgt.n	56e <_sercom_get_default_pad+0x52>
     568:	2b00      	cmp	r3, #0
     56a:	d005      	beq.n	578 <_sercom_get_default_pad+0x5c>
     56c:	e075      	b.n	65a <_sercom_get_default_pad+0x13e>
     56e:	2b02      	cmp	r3, #2
     570:	d006      	beq.n	580 <_sercom_get_default_pad+0x64>
     572:	2b03      	cmp	r3, #3
     574:	d006      	beq.n	584 <_sercom_get_default_pad+0x68>
     576:	e070      	b.n	65a <_sercom_get_default_pad+0x13e>
     578:	4b40      	ldr	r3, [pc, #256]	; (67c <_sercom_get_default_pad+0x160>)
     57a:	e06f      	b.n	65c <_sercom_get_default_pad+0x140>
     57c:	4b40      	ldr	r3, [pc, #256]	; (680 <_sercom_get_default_pad+0x164>)
     57e:	e06d      	b.n	65c <_sercom_get_default_pad+0x140>
     580:	4b40      	ldr	r3, [pc, #256]	; (684 <_sercom_get_default_pad+0x168>)
     582:	e06b      	b.n	65c <_sercom_get_default_pad+0x140>
     584:	4b40      	ldr	r3, [pc, #256]	; (688 <_sercom_get_default_pad+0x16c>)
     586:	e069      	b.n	65c <_sercom_get_default_pad+0x140>
     588:	1cfb      	adds	r3, r7, #3
     58a:	781b      	ldrb	r3, [r3, #0]
     58c:	2b01      	cmp	r3, #1
     58e:	d00a      	beq.n	5a6 <_sercom_get_default_pad+0x8a>
     590:	dc02      	bgt.n	598 <_sercom_get_default_pad+0x7c>
     592:	2b00      	cmp	r3, #0
     594:	d005      	beq.n	5a2 <_sercom_get_default_pad+0x86>
     596:	e060      	b.n	65a <_sercom_get_default_pad+0x13e>
     598:	2b02      	cmp	r3, #2
     59a:	d006      	beq.n	5aa <_sercom_get_default_pad+0x8e>
     59c:	2b03      	cmp	r3, #3
     59e:	d006      	beq.n	5ae <_sercom_get_default_pad+0x92>
     5a0:	e05b      	b.n	65a <_sercom_get_default_pad+0x13e>
     5a2:	2303      	movs	r3, #3
     5a4:	e05a      	b.n	65c <_sercom_get_default_pad+0x140>
     5a6:	4b39      	ldr	r3, [pc, #228]	; (68c <_sercom_get_default_pad+0x170>)
     5a8:	e058      	b.n	65c <_sercom_get_default_pad+0x140>
     5aa:	4b39      	ldr	r3, [pc, #228]	; (690 <_sercom_get_default_pad+0x174>)
     5ac:	e056      	b.n	65c <_sercom_get_default_pad+0x140>
     5ae:	4b39      	ldr	r3, [pc, #228]	; (694 <_sercom_get_default_pad+0x178>)
     5b0:	e054      	b.n	65c <_sercom_get_default_pad+0x140>
     5b2:	1cfb      	adds	r3, r7, #3
     5b4:	781b      	ldrb	r3, [r3, #0]
     5b6:	2b01      	cmp	r3, #1
     5b8:	d00a      	beq.n	5d0 <_sercom_get_default_pad+0xb4>
     5ba:	dc02      	bgt.n	5c2 <_sercom_get_default_pad+0xa6>
     5bc:	2b00      	cmp	r3, #0
     5be:	d005      	beq.n	5cc <_sercom_get_default_pad+0xb0>
     5c0:	e04b      	b.n	65a <_sercom_get_default_pad+0x13e>
     5c2:	2b02      	cmp	r3, #2
     5c4:	d006      	beq.n	5d4 <_sercom_get_default_pad+0xb8>
     5c6:	2b03      	cmp	r3, #3
     5c8:	d006      	beq.n	5d8 <_sercom_get_default_pad+0xbc>
     5ca:	e046      	b.n	65a <_sercom_get_default_pad+0x13e>
     5cc:	4b32      	ldr	r3, [pc, #200]	; (698 <_sercom_get_default_pad+0x17c>)
     5ce:	e045      	b.n	65c <_sercom_get_default_pad+0x140>
     5d0:	4b32      	ldr	r3, [pc, #200]	; (69c <_sercom_get_default_pad+0x180>)
     5d2:	e043      	b.n	65c <_sercom_get_default_pad+0x140>
     5d4:	4b32      	ldr	r3, [pc, #200]	; (6a0 <_sercom_get_default_pad+0x184>)
     5d6:	e041      	b.n	65c <_sercom_get_default_pad+0x140>
     5d8:	4b32      	ldr	r3, [pc, #200]	; (6a4 <_sercom_get_default_pad+0x188>)
     5da:	e03f      	b.n	65c <_sercom_get_default_pad+0x140>
     5dc:	1cfb      	adds	r3, r7, #3
     5de:	781b      	ldrb	r3, [r3, #0]
     5e0:	2b01      	cmp	r3, #1
     5e2:	d00a      	beq.n	5fa <_sercom_get_default_pad+0xde>
     5e4:	dc02      	bgt.n	5ec <_sercom_get_default_pad+0xd0>
     5e6:	2b00      	cmp	r3, #0
     5e8:	d005      	beq.n	5f6 <_sercom_get_default_pad+0xda>
     5ea:	e036      	b.n	65a <_sercom_get_default_pad+0x13e>
     5ec:	2b02      	cmp	r3, #2
     5ee:	d006      	beq.n	5fe <_sercom_get_default_pad+0xe2>
     5f0:	2b03      	cmp	r3, #3
     5f2:	d006      	beq.n	602 <_sercom_get_default_pad+0xe6>
     5f4:	e031      	b.n	65a <_sercom_get_default_pad+0x13e>
     5f6:	4b2c      	ldr	r3, [pc, #176]	; (6a8 <_sercom_get_default_pad+0x18c>)
     5f8:	e030      	b.n	65c <_sercom_get_default_pad+0x140>
     5fa:	4b2c      	ldr	r3, [pc, #176]	; (6ac <_sercom_get_default_pad+0x190>)
     5fc:	e02e      	b.n	65c <_sercom_get_default_pad+0x140>
     5fe:	4b2c      	ldr	r3, [pc, #176]	; (6b0 <_sercom_get_default_pad+0x194>)
     600:	e02c      	b.n	65c <_sercom_get_default_pad+0x140>
     602:	4b2c      	ldr	r3, [pc, #176]	; (6b4 <_sercom_get_default_pad+0x198>)
     604:	e02a      	b.n	65c <_sercom_get_default_pad+0x140>
     606:	1cfb      	adds	r3, r7, #3
     608:	781b      	ldrb	r3, [r3, #0]
     60a:	2b01      	cmp	r3, #1
     60c:	d00a      	beq.n	624 <_sercom_get_default_pad+0x108>
     60e:	dc02      	bgt.n	616 <_sercom_get_default_pad+0xfa>
     610:	2b00      	cmp	r3, #0
     612:	d005      	beq.n	620 <_sercom_get_default_pad+0x104>
     614:	e021      	b.n	65a <_sercom_get_default_pad+0x13e>
     616:	2b02      	cmp	r3, #2
     618:	d006      	beq.n	628 <_sercom_get_default_pad+0x10c>
     61a:	2b03      	cmp	r3, #3
     61c:	d006      	beq.n	62c <_sercom_get_default_pad+0x110>
     61e:	e01c      	b.n	65a <_sercom_get_default_pad+0x13e>
     620:	4b25      	ldr	r3, [pc, #148]	; (6b8 <_sercom_get_default_pad+0x19c>)
     622:	e01b      	b.n	65c <_sercom_get_default_pad+0x140>
     624:	4b25      	ldr	r3, [pc, #148]	; (6bc <_sercom_get_default_pad+0x1a0>)
     626:	e019      	b.n	65c <_sercom_get_default_pad+0x140>
     628:	4b25      	ldr	r3, [pc, #148]	; (6c0 <_sercom_get_default_pad+0x1a4>)
     62a:	e017      	b.n	65c <_sercom_get_default_pad+0x140>
     62c:	4b25      	ldr	r3, [pc, #148]	; (6c4 <_sercom_get_default_pad+0x1a8>)
     62e:	e015      	b.n	65c <_sercom_get_default_pad+0x140>
     630:	1cfb      	adds	r3, r7, #3
     632:	781b      	ldrb	r3, [r3, #0]
     634:	2b01      	cmp	r3, #1
     636:	d00a      	beq.n	64e <_sercom_get_default_pad+0x132>
     638:	dc02      	bgt.n	640 <_sercom_get_default_pad+0x124>
     63a:	2b00      	cmp	r3, #0
     63c:	d005      	beq.n	64a <_sercom_get_default_pad+0x12e>
     63e:	e00c      	b.n	65a <_sercom_get_default_pad+0x13e>
     640:	2b02      	cmp	r3, #2
     642:	d006      	beq.n	652 <_sercom_get_default_pad+0x136>
     644:	2b03      	cmp	r3, #3
     646:	d006      	beq.n	656 <_sercom_get_default_pad+0x13a>
     648:	e007      	b.n	65a <_sercom_get_default_pad+0x13e>
     64a:	4b1f      	ldr	r3, [pc, #124]	; (6c8 <_sercom_get_default_pad+0x1ac>)
     64c:	e006      	b.n	65c <_sercom_get_default_pad+0x140>
     64e:	4b1f      	ldr	r3, [pc, #124]	; (6cc <_sercom_get_default_pad+0x1b0>)
     650:	e004      	b.n	65c <_sercom_get_default_pad+0x140>
     652:	4b1f      	ldr	r3, [pc, #124]	; (6d0 <_sercom_get_default_pad+0x1b4>)
     654:	e002      	b.n	65c <_sercom_get_default_pad+0x140>
     656:	4b1f      	ldr	r3, [pc, #124]	; (6d4 <_sercom_get_default_pad+0x1b8>)
     658:	e000      	b.n	65c <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
     65a:	2300      	movs	r3, #0
}
     65c:	0018      	movs	r0, r3
     65e:	46bd      	mov	sp, r7
     660:	b002      	add	sp, #8
     662:	bd80      	pop	{r7, pc}
     664:	42001000 	.word	0x42001000
     668:	42000800 	.word	0x42000800
     66c:	42000c00 	.word	0x42000c00
     670:	42001800 	.word	0x42001800
     674:	42001c00 	.word	0x42001c00
     678:	42001400 	.word	0x42001400
     67c:	00040003 	.word	0x00040003
     680:	00050003 	.word	0x00050003
     684:	00060003 	.word	0x00060003
     688:	00070003 	.word	0x00070003
     68c:	00010003 	.word	0x00010003
     690:	001e0003 	.word	0x001e0003
     694:	001f0003 	.word	0x001f0003
     698:	00080003 	.word	0x00080003
     69c:	00090003 	.word	0x00090003
     6a0:	000a0003 	.word	0x000a0003
     6a4:	000b0003 	.word	0x000b0003
     6a8:	00100003 	.word	0x00100003
     6ac:	00110003 	.word	0x00110003
     6b0:	00120003 	.word	0x00120003
     6b4:	00130003 	.word	0x00130003
     6b8:	000c0003 	.word	0x000c0003
     6bc:	000d0003 	.word	0x000d0003
     6c0:	000e0003 	.word	0x000e0003
     6c4:	000f0003 	.word	0x000f0003
     6c8:	00160003 	.word	0x00160003
     6cc:	00170003 	.word	0x00170003
     6d0:	00180003 	.word	0x00180003
     6d4:	00190003 	.word	0x00190003

000006d8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     6d8:	b590      	push	{r4, r7, lr}
     6da:	b08b      	sub	sp, #44	; 0x2c
     6dc:	af00      	add	r7, sp, #0
     6de:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     6e0:	230c      	movs	r3, #12
     6e2:	18fb      	adds	r3, r7, r3
     6e4:	4a0f      	ldr	r2, [pc, #60]	; (724 <_sercom_get_sercom_inst_index+0x4c>)
     6e6:	ca13      	ldmia	r2!, {r0, r1, r4}
     6e8:	c313      	stmia	r3!, {r0, r1, r4}
     6ea:	ca13      	ldmia	r2!, {r0, r1, r4}
     6ec:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     6ee:	2300      	movs	r3, #0
     6f0:	627b      	str	r3, [r7, #36]	; 0x24
     6f2:	e00e      	b.n	712 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     6f4:	230c      	movs	r3, #12
     6f6:	18fb      	adds	r3, r7, r3
     6f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     6fa:	0092      	lsls	r2, r2, #2
     6fc:	58d3      	ldr	r3, [r2, r3]
     6fe:	001a      	movs	r2, r3
     700:	687b      	ldr	r3, [r7, #4]
     702:	429a      	cmp	r2, r3
     704:	d102      	bne.n	70c <_sercom_get_sercom_inst_index+0x34>
			return i;
     706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     708:	b2db      	uxtb	r3, r3
     70a:	e006      	b.n	71a <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     70e:	3301      	adds	r3, #1
     710:	627b      	str	r3, [r7, #36]	; 0x24
     712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     714:	2b05      	cmp	r3, #5
     716:	d9ed      	bls.n	6f4 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     718:	2300      	movs	r3, #0
}
     71a:	0018      	movs	r0, r3
     71c:	46bd      	mov	sp, r7
     71e:	b00b      	add	sp, #44	; 0x2c
     720:	bd90      	pop	{r4, r7, pc}
     722:	46c0      	nop			; (mov r8, r8)
     724:	00006c7c 	.word	0x00006c7c

00000728 <bme280_spi_write>:



//enum status_code bme280_spi_send(uint8_t *data)
void bme280_spi_write(uint8_t *data,uint16_t length)
{
     728:	b580      	push	{r7, lr}
     72a:	b082      	sub	sp, #8
     72c:	af00      	add	r7, sp, #0
     72e:	6078      	str	r0, [r7, #4]
     730:	000a      	movs	r2, r1
     732:	1cbb      	adds	r3, r7, #2
     734:	801a      	strh	r2, [r3, #0]
	data[0] &= 0x7F;
     736:	687b      	ldr	r3, [r7, #4]
     738:	781b      	ldrb	r3, [r3, #0]
     73a:	227f      	movs	r2, #127	; 0x7f
     73c:	4013      	ands	r3, r2
     73e:	b2da      	uxtb	r2, r3
     740:	687b      	ldr	r3, [r7, #4]
     742:	701a      	strb	r2, [r3, #0]
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,true);
     744:	490b      	ldr	r1, [pc, #44]	; (774 <bme280_spi_write+0x4c>)
     746:	4b0c      	ldr	r3, [pc, #48]	; (778 <bme280_spi_write+0x50>)
     748:	2201      	movs	r2, #1
     74a:	0018      	movs	r0, r3
     74c:	4b0b      	ldr	r3, [pc, #44]	; (77c <bme280_spi_write+0x54>)
     74e:	4798      	blx	r3
	spi_write_buffer_wait(&spi_master_instance,data,length);
     750:	1cbb      	adds	r3, r7, #2
     752:	881a      	ldrh	r2, [r3, #0]
     754:	6879      	ldr	r1, [r7, #4]
     756:	4b08      	ldr	r3, [pc, #32]	; (778 <bme280_spi_write+0x50>)
     758:	0018      	movs	r0, r3
     75a:	4b09      	ldr	r3, [pc, #36]	; (780 <bme280_spi_write+0x58>)
     75c:	4798      	blx	r3
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,false);
     75e:	4905      	ldr	r1, [pc, #20]	; (774 <bme280_spi_write+0x4c>)
     760:	4b05      	ldr	r3, [pc, #20]	; (778 <bme280_spi_write+0x50>)
     762:	2200      	movs	r2, #0
     764:	0018      	movs	r0, r3
     766:	4b05      	ldr	r3, [pc, #20]	; (77c <bme280_spi_write+0x54>)
     768:	4798      	blx	r3
}
     76a:	46c0      	nop			; (mov r8, r8)
     76c:	46bd      	mov	sp, r7
     76e:	b002      	add	sp, #8
     770:	bd80      	pop	{r7, pc}
     772:	46c0      	nop			; (mov r8, r8)
     774:	20000140 	.word	0x20000140
     778:	20000144 	.word	0x20000144
     77c:	000021c9 	.word	0x000021c9
     780:	000022b9 	.word	0x000022b9

00000784 <bme280_spi_read>:

void bme280_spi_read(uint8_t *data,uint16_t length,uint8_t reg)
{
     784:	b590      	push	{r4, r7, lr}
     786:	b085      	sub	sp, #20
     788:	af00      	add	r7, sp, #0
     78a:	6078      	str	r0, [r7, #4]
     78c:	0008      	movs	r0, r1
     78e:	0011      	movs	r1, r2
     790:	1cbb      	adds	r3, r7, #2
     792:	1c02      	adds	r2, r0, #0
     794:	801a      	strh	r2, [r3, #0]
     796:	1c7b      	adds	r3, r7, #1
     798:	1c0a      	adds	r2, r1, #0
     79a:	701a      	strb	r2, [r3, #0]
	uint16_t dummy = reg | 0x80;
     79c:	1c7b      	adds	r3, r7, #1
     79e:	781b      	ldrb	r3, [r3, #0]
     7a0:	2280      	movs	r2, #128	; 0x80
     7a2:	4252      	negs	r2, r2
     7a4:	4313      	orrs	r3, r2
     7a6:	b2db      	uxtb	r3, r3
     7a8:	b29a      	uxth	r2, r3
     7aa:	230e      	movs	r3, #14
     7ac:	18fb      	adds	r3, r7, r3
     7ae:	801a      	strh	r2, [r3, #0]
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,true);
     7b0:	4910      	ldr	r1, [pc, #64]	; (7f4 <bme280_spi_read+0x70>)
     7b2:	4b11      	ldr	r3, [pc, #68]	; (7f8 <bme280_spi_read+0x74>)
     7b4:	2201      	movs	r2, #1
     7b6:	0018      	movs	r0, r3
     7b8:	4b10      	ldr	r3, [pc, #64]	; (7fc <bme280_spi_read+0x78>)
     7ba:	4798      	blx	r3
	spi_write_buffer_wait(&spi_master_instance,&dummy,1);
     7bc:	230e      	movs	r3, #14
     7be:	18f9      	adds	r1, r7, r3
     7c0:	4b0d      	ldr	r3, [pc, #52]	; (7f8 <bme280_spi_read+0x74>)
     7c2:	2201      	movs	r2, #1
     7c4:	0018      	movs	r0, r3
     7c6:	4b0e      	ldr	r3, [pc, #56]	; (800 <bme280_spi_read+0x7c>)
     7c8:	4798      	blx	r3
	spi_read_buffer_wait(&spi_master_instance,data,length,dummy);
     7ca:	230e      	movs	r3, #14
     7cc:	18fb      	adds	r3, r7, r3
     7ce:	881c      	ldrh	r4, [r3, #0]
     7d0:	1cbb      	adds	r3, r7, #2
     7d2:	881a      	ldrh	r2, [r3, #0]
     7d4:	6879      	ldr	r1, [r7, #4]
     7d6:	4808      	ldr	r0, [pc, #32]	; (7f8 <bme280_spi_read+0x74>)
     7d8:	0023      	movs	r3, r4
     7da:	4c0a      	ldr	r4, [pc, #40]	; (804 <bme280_spi_read+0x80>)
     7dc:	47a0      	blx	r4
	//spi_transceive_wait(&spi_master_instance,reg,data);
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,false);
     7de:	4905      	ldr	r1, [pc, #20]	; (7f4 <bme280_spi_read+0x70>)
     7e0:	4b05      	ldr	r3, [pc, #20]	; (7f8 <bme280_spi_read+0x74>)
     7e2:	2200      	movs	r2, #0
     7e4:	0018      	movs	r0, r3
     7e6:	4b05      	ldr	r3, [pc, #20]	; (7fc <bme280_spi_read+0x78>)
     7e8:	4798      	blx	r3
}
     7ea:	46c0      	nop			; (mov r8, r8)
     7ec:	46bd      	mov	sp, r7
     7ee:	b005      	add	sp, #20
     7f0:	bd90      	pop	{r4, r7, pc}
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	20000140 	.word	0x20000140
     7f8:	20000144 	.word	0x20000144
     7fc:	000021c9 	.word	0x000021c9
     800:	000022b9 	.word	0x000022b9
     804:	0000201d 	.word	0x0000201d

00000808 <bme280_read_temp>:

void bme280_read_temp(uint8_t *data)
{
     808:	b590      	push	{r4, r7, lr}
     80a:	b085      	sub	sp, #20
     80c:	af00      	add	r7, sp, #0
     80e:	6078      	str	r0, [r7, #4]
	uint16_t dummy = 0xFA | 0x80;
     810:	230e      	movs	r3, #14
     812:	18fb      	adds	r3, r7, r3
     814:	22fa      	movs	r2, #250	; 0xfa
     816:	801a      	strh	r2, [r3, #0]
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,true);
     818:	490e      	ldr	r1, [pc, #56]	; (854 <bme280_read_temp+0x4c>)
     81a:	4b0f      	ldr	r3, [pc, #60]	; (858 <bme280_read_temp+0x50>)
     81c:	2201      	movs	r2, #1
     81e:	0018      	movs	r0, r3
     820:	4b0e      	ldr	r3, [pc, #56]	; (85c <bme280_read_temp+0x54>)
     822:	4798      	blx	r3
	spi_write_buffer_wait(&spi_master_instance,&dummy,1);
     824:	230e      	movs	r3, #14
     826:	18f9      	adds	r1, r7, r3
     828:	4b0b      	ldr	r3, [pc, #44]	; (858 <bme280_read_temp+0x50>)
     82a:	2201      	movs	r2, #1
     82c:	0018      	movs	r0, r3
     82e:	4b0c      	ldr	r3, [pc, #48]	; (860 <bme280_read_temp+0x58>)
     830:	4798      	blx	r3
	spi_read_buffer_wait(&spi_master_instance,data,3,0x00);
     832:	6879      	ldr	r1, [r7, #4]
     834:	4808      	ldr	r0, [pc, #32]	; (858 <bme280_read_temp+0x50>)
     836:	2300      	movs	r3, #0
     838:	2203      	movs	r2, #3
     83a:	4c0a      	ldr	r4, [pc, #40]	; (864 <bme280_read_temp+0x5c>)
     83c:	47a0      	blx	r4
	//spi_transceive_wait(&spi_master_instance,reg,data);
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,false);
     83e:	4905      	ldr	r1, [pc, #20]	; (854 <bme280_read_temp+0x4c>)
     840:	4b05      	ldr	r3, [pc, #20]	; (858 <bme280_read_temp+0x50>)
     842:	2200      	movs	r2, #0
     844:	0018      	movs	r0, r3
     846:	4b05      	ldr	r3, [pc, #20]	; (85c <bme280_read_temp+0x54>)
     848:	4798      	blx	r3
}
     84a:	46c0      	nop			; (mov r8, r8)
     84c:	46bd      	mov	sp, r7
     84e:	b005      	add	sp, #20
     850:	bd90      	pop	{r4, r7, pc}
     852:	46c0      	nop			; (mov r8, r8)
     854:	20000140 	.word	0x20000140
     858:	20000144 	.word	0x20000144
     85c:	000021c9 	.word	0x000021c9
     860:	000022b9 	.word	0x000022b9
     864:	0000201d 	.word	0x0000201d

00000868 <bme280_read_pres>:

void bme280_read_pres(uint8_t *data)
{
     868:	b590      	push	{r4, r7, lr}
     86a:	b085      	sub	sp, #20
     86c:	af00      	add	r7, sp, #0
     86e:	6078      	str	r0, [r7, #4]
	uint16_t dummy = 0xF7 | 0x80;
     870:	230e      	movs	r3, #14
     872:	18fb      	adds	r3, r7, r3
     874:	22f7      	movs	r2, #247	; 0xf7
     876:	801a      	strh	r2, [r3, #0]
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,true);
     878:	490e      	ldr	r1, [pc, #56]	; (8b4 <bme280_read_pres+0x4c>)
     87a:	4b0f      	ldr	r3, [pc, #60]	; (8b8 <bme280_read_pres+0x50>)
     87c:	2201      	movs	r2, #1
     87e:	0018      	movs	r0, r3
     880:	4b0e      	ldr	r3, [pc, #56]	; (8bc <bme280_read_pres+0x54>)
     882:	4798      	blx	r3
	spi_write_buffer_wait(&spi_master_instance,&dummy,1);
     884:	230e      	movs	r3, #14
     886:	18f9      	adds	r1, r7, r3
     888:	4b0b      	ldr	r3, [pc, #44]	; (8b8 <bme280_read_pres+0x50>)
     88a:	2201      	movs	r2, #1
     88c:	0018      	movs	r0, r3
     88e:	4b0c      	ldr	r3, [pc, #48]	; (8c0 <bme280_read_pres+0x58>)
     890:	4798      	blx	r3
	spi_read_buffer_wait(&spi_master_instance,data,3,0x00);
     892:	6879      	ldr	r1, [r7, #4]
     894:	4808      	ldr	r0, [pc, #32]	; (8b8 <bme280_read_pres+0x50>)
     896:	2300      	movs	r3, #0
     898:	2203      	movs	r2, #3
     89a:	4c0a      	ldr	r4, [pc, #40]	; (8c4 <bme280_read_pres+0x5c>)
     89c:	47a0      	blx	r4
	//spi_transceive_wait(&spi_master_instance,reg,data);
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,false);
     89e:	4905      	ldr	r1, [pc, #20]	; (8b4 <bme280_read_pres+0x4c>)
     8a0:	4b05      	ldr	r3, [pc, #20]	; (8b8 <bme280_read_pres+0x50>)
     8a2:	2200      	movs	r2, #0
     8a4:	0018      	movs	r0, r3
     8a6:	4b05      	ldr	r3, [pc, #20]	; (8bc <bme280_read_pres+0x54>)
     8a8:	4798      	blx	r3
}
     8aa:	46c0      	nop			; (mov r8, r8)
     8ac:	46bd      	mov	sp, r7
     8ae:	b005      	add	sp, #20
     8b0:	bd90      	pop	{r4, r7, pc}
     8b2:	46c0      	nop			; (mov r8, r8)
     8b4:	20000140 	.word	0x20000140
     8b8:	20000144 	.word	0x20000144
     8bc:	000021c9 	.word	0x000021c9
     8c0:	000022b9 	.word	0x000022b9
     8c4:	0000201d 	.word	0x0000201d

000008c8 <bme280_read_hum>:

void bme280_read_hum(uint8_t *data)
{
     8c8:	b590      	push	{r4, r7, lr}
     8ca:	b085      	sub	sp, #20
     8cc:	af00      	add	r7, sp, #0
     8ce:	6078      	str	r0, [r7, #4]
	uint16_t dummy = 0xFD | 0x80;
     8d0:	230e      	movs	r3, #14
     8d2:	18fb      	adds	r3, r7, r3
     8d4:	22fd      	movs	r2, #253	; 0xfd
     8d6:	801a      	strh	r2, [r3, #0]
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,true);
     8d8:	490e      	ldr	r1, [pc, #56]	; (914 <bme280_read_hum+0x4c>)
     8da:	4b0f      	ldr	r3, [pc, #60]	; (918 <bme280_read_hum+0x50>)
     8dc:	2201      	movs	r2, #1
     8de:	0018      	movs	r0, r3
     8e0:	4b0e      	ldr	r3, [pc, #56]	; (91c <bme280_read_hum+0x54>)
     8e2:	4798      	blx	r3
	spi_write_buffer_wait(&spi_master_instance,&dummy,1);
     8e4:	230e      	movs	r3, #14
     8e6:	18f9      	adds	r1, r7, r3
     8e8:	4b0b      	ldr	r3, [pc, #44]	; (918 <bme280_read_hum+0x50>)
     8ea:	2201      	movs	r2, #1
     8ec:	0018      	movs	r0, r3
     8ee:	4b0c      	ldr	r3, [pc, #48]	; (920 <bme280_read_hum+0x58>)
     8f0:	4798      	blx	r3
	spi_read_buffer_wait(&spi_master_instance,data,2,0x00);
     8f2:	6879      	ldr	r1, [r7, #4]
     8f4:	4808      	ldr	r0, [pc, #32]	; (918 <bme280_read_hum+0x50>)
     8f6:	2300      	movs	r3, #0
     8f8:	2202      	movs	r2, #2
     8fa:	4c0a      	ldr	r4, [pc, #40]	; (924 <bme280_read_hum+0x5c>)
     8fc:	47a0      	blx	r4
	//spi_transceive_wait(&spi_master_instance,reg,data);
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,false);
     8fe:	4905      	ldr	r1, [pc, #20]	; (914 <bme280_read_hum+0x4c>)
     900:	4b05      	ldr	r3, [pc, #20]	; (918 <bme280_read_hum+0x50>)
     902:	2200      	movs	r2, #0
     904:	0018      	movs	r0, r3
     906:	4b05      	ldr	r3, [pc, #20]	; (91c <bme280_read_hum+0x54>)
     908:	4798      	blx	r3
}
     90a:	46c0      	nop			; (mov r8, r8)
     90c:	46bd      	mov	sp, r7
     90e:	b005      	add	sp, #20
     910:	bd90      	pop	{r4, r7, pc}
     912:	46c0      	nop			; (mov r8, r8)
     914:	20000140 	.word	0x20000140
     918:	20000144 	.word	0x20000144
     91c:	000021c9 	.word	0x000021c9
     920:	000022b9 	.word	0x000022b9
     924:	0000201d 	.word	0x0000201d

00000928 <bme280_get_cal_data>:

void bme280_get_cal_data(void)
{
     928:	b590      	push	{r4, r7, lr}
     92a:	b083      	sub	sp, #12
     92c:	af00      	add	r7, sp, #0
	//uint8_t cal_data[42];
	uint16_t reg = 0x88;
     92e:	1dbb      	adds	r3, r7, #6
     930:	2288      	movs	r2, #136	; 0x88
     932:	801a      	strh	r2, [r3, #0]
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,true);
     934:	4915      	ldr	r1, [pc, #84]	; (98c <bme280_get_cal_data+0x64>)
     936:	4b16      	ldr	r3, [pc, #88]	; (990 <bme280_get_cal_data+0x68>)
     938:	2201      	movs	r2, #1
     93a:	0018      	movs	r0, r3
     93c:	4b15      	ldr	r3, [pc, #84]	; (994 <bme280_get_cal_data+0x6c>)
     93e:	4798      	blx	r3
	spi_write_buffer_wait(&spi_master_instance,&reg,1);
     940:	1db9      	adds	r1, r7, #6
     942:	4b13      	ldr	r3, [pc, #76]	; (990 <bme280_get_cal_data+0x68>)
     944:	2201      	movs	r2, #1
     946:	0018      	movs	r0, r3
     948:	4b13      	ldr	r3, [pc, #76]	; (998 <bme280_get_cal_data+0x70>)
     94a:	4798      	blx	r3
	spi_read_buffer_wait(&spi_master_instance,&cal_data,26,0x00);
     94c:	4913      	ldr	r1, [pc, #76]	; (99c <bme280_get_cal_data+0x74>)
     94e:	4810      	ldr	r0, [pc, #64]	; (990 <bme280_get_cal_data+0x68>)
     950:	2300      	movs	r3, #0
     952:	221a      	movs	r2, #26
     954:	4c12      	ldr	r4, [pc, #72]	; (9a0 <bme280_get_cal_data+0x78>)
     956:	47a0      	blx	r4
	reg = 0xE1;
     958:	1dbb      	adds	r3, r7, #6
     95a:	22e1      	movs	r2, #225	; 0xe1
     95c:	801a      	strh	r2, [r3, #0]
	spi_write_buffer_wait(&spi_master_instance,&reg,1);
     95e:	1db9      	adds	r1, r7, #6
     960:	4b0b      	ldr	r3, [pc, #44]	; (990 <bme280_get_cal_data+0x68>)
     962:	2201      	movs	r2, #1
     964:	0018      	movs	r0, r3
     966:	4b0c      	ldr	r3, [pc, #48]	; (998 <bme280_get_cal_data+0x70>)
     968:	4798      	blx	r3
	spi_read_buffer_wait(&spi_master_instance,&cal_data[26],7,0x00);
     96a:	490e      	ldr	r1, [pc, #56]	; (9a4 <bme280_get_cal_data+0x7c>)
     96c:	4808      	ldr	r0, [pc, #32]	; (990 <bme280_get_cal_data+0x68>)
     96e:	2300      	movs	r3, #0
     970:	2207      	movs	r2, #7
     972:	4c0b      	ldr	r4, [pc, #44]	; (9a0 <bme280_get_cal_data+0x78>)
     974:	47a0      	blx	r4
	spi_select_slave(&spi_master_instance,&bme280_slave_instance,false);
     976:	4905      	ldr	r1, [pc, #20]	; (98c <bme280_get_cal_data+0x64>)
     978:	4b05      	ldr	r3, [pc, #20]	; (990 <bme280_get_cal_data+0x68>)
     97a:	2200      	movs	r2, #0
     97c:	0018      	movs	r0, r3
     97e:	4b05      	ldr	r3, [pc, #20]	; (994 <bme280_get_cal_data+0x6c>)
     980:	4798      	blx	r3
}
     982:	46c0      	nop			; (mov r8, r8)
     984:	46bd      	mov	sp, r7
     986:	b003      	add	sp, #12
     988:	bd90      	pop	{r4, r7, pc}
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	20000140 	.word	0x20000140
     990:	20000144 	.word	0x20000144
     994:	000021c9 	.word	0x000021c9
     998:	000022b9 	.word	0x000022b9
     99c:	200000fc 	.word	0x200000fc
     9a0:	0000201d 	.word	0x0000201d
     9a4:	20000116 	.word	0x20000116

000009a8 <bme280_calc_cal>:

void bme280_calc_cal(void)
{
     9a8:	b580      	push	{r7, lr}
     9aa:	af00      	add	r7, sp, #0
	T1 = (cal_data[1] << 8)+cal_data[0];
     9ac:	4b6c      	ldr	r3, [pc, #432]	; (b60 <bme280_calc_cal+0x1b8>)
     9ae:	785b      	ldrb	r3, [r3, #1]
     9b0:	b29b      	uxth	r3, r3
     9b2:	021b      	lsls	r3, r3, #8
     9b4:	b29a      	uxth	r2, r3
     9b6:	4b6a      	ldr	r3, [pc, #424]	; (b60 <bme280_calc_cal+0x1b8>)
     9b8:	781b      	ldrb	r3, [r3, #0]
     9ba:	b29b      	uxth	r3, r3
     9bc:	18d3      	adds	r3, r2, r3
     9be:	b29a      	uxth	r2, r3
     9c0:	4b68      	ldr	r3, [pc, #416]	; (b64 <bme280_calc_cal+0x1bc>)
     9c2:	801a      	strh	r2, [r3, #0]
	T2 = (cal_data[3] << 8)+cal_data[2];
     9c4:	4b66      	ldr	r3, [pc, #408]	; (b60 <bme280_calc_cal+0x1b8>)
     9c6:	78db      	ldrb	r3, [r3, #3]
     9c8:	b29b      	uxth	r3, r3
     9ca:	021b      	lsls	r3, r3, #8
     9cc:	b29a      	uxth	r2, r3
     9ce:	4b64      	ldr	r3, [pc, #400]	; (b60 <bme280_calc_cal+0x1b8>)
     9d0:	789b      	ldrb	r3, [r3, #2]
     9d2:	b29b      	uxth	r3, r3
     9d4:	18d3      	adds	r3, r2, r3
     9d6:	b29b      	uxth	r3, r3
     9d8:	b21a      	sxth	r2, r3
     9da:	4b63      	ldr	r3, [pc, #396]	; (b68 <bme280_calc_cal+0x1c0>)
     9dc:	801a      	strh	r2, [r3, #0]
	T3 = (cal_data[5] << 8)+cal_data[4];
     9de:	4b60      	ldr	r3, [pc, #384]	; (b60 <bme280_calc_cal+0x1b8>)
     9e0:	795b      	ldrb	r3, [r3, #5]
     9e2:	b29b      	uxth	r3, r3
     9e4:	021b      	lsls	r3, r3, #8
     9e6:	b29a      	uxth	r2, r3
     9e8:	4b5d      	ldr	r3, [pc, #372]	; (b60 <bme280_calc_cal+0x1b8>)
     9ea:	791b      	ldrb	r3, [r3, #4]
     9ec:	b29b      	uxth	r3, r3
     9ee:	18d3      	adds	r3, r2, r3
     9f0:	b29b      	uxth	r3, r3
     9f2:	b21a      	sxth	r2, r3
     9f4:	4b5d      	ldr	r3, [pc, #372]	; (b6c <bme280_calc_cal+0x1c4>)
     9f6:	801a      	strh	r2, [r3, #0]
	
	P1 = (cal_data[7] << 8)+cal_data[6];
     9f8:	4b59      	ldr	r3, [pc, #356]	; (b60 <bme280_calc_cal+0x1b8>)
     9fa:	79db      	ldrb	r3, [r3, #7]
     9fc:	b29b      	uxth	r3, r3
     9fe:	021b      	lsls	r3, r3, #8
     a00:	b29a      	uxth	r2, r3
     a02:	4b57      	ldr	r3, [pc, #348]	; (b60 <bme280_calc_cal+0x1b8>)
     a04:	799b      	ldrb	r3, [r3, #6]
     a06:	b29b      	uxth	r3, r3
     a08:	18d3      	adds	r3, r2, r3
     a0a:	b29a      	uxth	r2, r3
     a0c:	4b58      	ldr	r3, [pc, #352]	; (b70 <bme280_calc_cal+0x1c8>)
     a0e:	801a      	strh	r2, [r3, #0]
	P2 = (cal_data[9] << 8)+cal_data[8];
     a10:	4b53      	ldr	r3, [pc, #332]	; (b60 <bme280_calc_cal+0x1b8>)
     a12:	7a5b      	ldrb	r3, [r3, #9]
     a14:	b29b      	uxth	r3, r3
     a16:	021b      	lsls	r3, r3, #8
     a18:	b29a      	uxth	r2, r3
     a1a:	4b51      	ldr	r3, [pc, #324]	; (b60 <bme280_calc_cal+0x1b8>)
     a1c:	7a1b      	ldrb	r3, [r3, #8]
     a1e:	b29b      	uxth	r3, r3
     a20:	18d3      	adds	r3, r2, r3
     a22:	b29b      	uxth	r3, r3
     a24:	b21a      	sxth	r2, r3
     a26:	4b53      	ldr	r3, [pc, #332]	; (b74 <bme280_calc_cal+0x1cc>)
     a28:	801a      	strh	r2, [r3, #0]
	P3 = (cal_data[11] << 8)+cal_data[10];
     a2a:	4b4d      	ldr	r3, [pc, #308]	; (b60 <bme280_calc_cal+0x1b8>)
     a2c:	7adb      	ldrb	r3, [r3, #11]
     a2e:	b29b      	uxth	r3, r3
     a30:	021b      	lsls	r3, r3, #8
     a32:	b29a      	uxth	r2, r3
     a34:	4b4a      	ldr	r3, [pc, #296]	; (b60 <bme280_calc_cal+0x1b8>)
     a36:	7a9b      	ldrb	r3, [r3, #10]
     a38:	b29b      	uxth	r3, r3
     a3a:	18d3      	adds	r3, r2, r3
     a3c:	b29b      	uxth	r3, r3
     a3e:	b21a      	sxth	r2, r3
     a40:	4b4d      	ldr	r3, [pc, #308]	; (b78 <bme280_calc_cal+0x1d0>)
     a42:	801a      	strh	r2, [r3, #0]
	P4 = (cal_data[13] << 8)+cal_data[12];
     a44:	4b46      	ldr	r3, [pc, #280]	; (b60 <bme280_calc_cal+0x1b8>)
     a46:	7b5b      	ldrb	r3, [r3, #13]
     a48:	b29b      	uxth	r3, r3
     a4a:	021b      	lsls	r3, r3, #8
     a4c:	b29a      	uxth	r2, r3
     a4e:	4b44      	ldr	r3, [pc, #272]	; (b60 <bme280_calc_cal+0x1b8>)
     a50:	7b1b      	ldrb	r3, [r3, #12]
     a52:	b29b      	uxth	r3, r3
     a54:	18d3      	adds	r3, r2, r3
     a56:	b29b      	uxth	r3, r3
     a58:	b21a      	sxth	r2, r3
     a5a:	4b48      	ldr	r3, [pc, #288]	; (b7c <bme280_calc_cal+0x1d4>)
     a5c:	801a      	strh	r2, [r3, #0]
	P5 = (cal_data[15] << 8)+cal_data[14];
     a5e:	4b40      	ldr	r3, [pc, #256]	; (b60 <bme280_calc_cal+0x1b8>)
     a60:	7bdb      	ldrb	r3, [r3, #15]
     a62:	b29b      	uxth	r3, r3
     a64:	021b      	lsls	r3, r3, #8
     a66:	b29a      	uxth	r2, r3
     a68:	4b3d      	ldr	r3, [pc, #244]	; (b60 <bme280_calc_cal+0x1b8>)
     a6a:	7b9b      	ldrb	r3, [r3, #14]
     a6c:	b29b      	uxth	r3, r3
     a6e:	18d3      	adds	r3, r2, r3
     a70:	b29b      	uxth	r3, r3
     a72:	b21a      	sxth	r2, r3
     a74:	4b42      	ldr	r3, [pc, #264]	; (b80 <bme280_calc_cal+0x1d8>)
     a76:	801a      	strh	r2, [r3, #0]
	P6 = (cal_data[17] << 8)+cal_data[16];
     a78:	4b39      	ldr	r3, [pc, #228]	; (b60 <bme280_calc_cal+0x1b8>)
     a7a:	7c5b      	ldrb	r3, [r3, #17]
     a7c:	b29b      	uxth	r3, r3
     a7e:	021b      	lsls	r3, r3, #8
     a80:	b29a      	uxth	r2, r3
     a82:	4b37      	ldr	r3, [pc, #220]	; (b60 <bme280_calc_cal+0x1b8>)
     a84:	7c1b      	ldrb	r3, [r3, #16]
     a86:	b29b      	uxth	r3, r3
     a88:	18d3      	adds	r3, r2, r3
     a8a:	b29b      	uxth	r3, r3
     a8c:	b21a      	sxth	r2, r3
     a8e:	4b3d      	ldr	r3, [pc, #244]	; (b84 <bme280_calc_cal+0x1dc>)
     a90:	801a      	strh	r2, [r3, #0]
	P7 = (cal_data[19] << 8)+cal_data[18];
     a92:	4b33      	ldr	r3, [pc, #204]	; (b60 <bme280_calc_cal+0x1b8>)
     a94:	7cdb      	ldrb	r3, [r3, #19]
     a96:	b29b      	uxth	r3, r3
     a98:	021b      	lsls	r3, r3, #8
     a9a:	b29a      	uxth	r2, r3
     a9c:	4b30      	ldr	r3, [pc, #192]	; (b60 <bme280_calc_cal+0x1b8>)
     a9e:	7c9b      	ldrb	r3, [r3, #18]
     aa0:	b29b      	uxth	r3, r3
     aa2:	18d3      	adds	r3, r2, r3
     aa4:	b29b      	uxth	r3, r3
     aa6:	b21a      	sxth	r2, r3
     aa8:	4b37      	ldr	r3, [pc, #220]	; (b88 <bme280_calc_cal+0x1e0>)
     aaa:	801a      	strh	r2, [r3, #0]
	P8 = (cal_data[21] << 8)+cal_data[20];
     aac:	4b2c      	ldr	r3, [pc, #176]	; (b60 <bme280_calc_cal+0x1b8>)
     aae:	7d5b      	ldrb	r3, [r3, #21]
     ab0:	b29b      	uxth	r3, r3
     ab2:	021b      	lsls	r3, r3, #8
     ab4:	b29a      	uxth	r2, r3
     ab6:	4b2a      	ldr	r3, [pc, #168]	; (b60 <bme280_calc_cal+0x1b8>)
     ab8:	7d1b      	ldrb	r3, [r3, #20]
     aba:	b29b      	uxth	r3, r3
     abc:	18d3      	adds	r3, r2, r3
     abe:	b29b      	uxth	r3, r3
     ac0:	b21a      	sxth	r2, r3
     ac2:	4b32      	ldr	r3, [pc, #200]	; (b8c <bme280_calc_cal+0x1e4>)
     ac4:	801a      	strh	r2, [r3, #0]
	P9 = (cal_data[23] << 8)+cal_data[22];
     ac6:	4b26      	ldr	r3, [pc, #152]	; (b60 <bme280_calc_cal+0x1b8>)
     ac8:	7ddb      	ldrb	r3, [r3, #23]
     aca:	b29b      	uxth	r3, r3
     acc:	021b      	lsls	r3, r3, #8
     ace:	b29a      	uxth	r2, r3
     ad0:	4b23      	ldr	r3, [pc, #140]	; (b60 <bme280_calc_cal+0x1b8>)
     ad2:	7d9b      	ldrb	r3, [r3, #22]
     ad4:	b29b      	uxth	r3, r3
     ad6:	18d3      	adds	r3, r2, r3
     ad8:	b29b      	uxth	r3, r3
     ada:	b21a      	sxth	r2, r3
     adc:	4b2c      	ldr	r3, [pc, #176]	; (b90 <bme280_calc_cal+0x1e8>)
     ade:	801a      	strh	r2, [r3, #0]
	
	H1 = cal_data[24];
     ae0:	4b1f      	ldr	r3, [pc, #124]	; (b60 <bme280_calc_cal+0x1b8>)
     ae2:	7e1a      	ldrb	r2, [r3, #24]
     ae4:	4b2b      	ldr	r3, [pc, #172]	; (b94 <bme280_calc_cal+0x1ec>)
     ae6:	701a      	strb	r2, [r3, #0]
	H2 = (cal_data[26] << 8)+cal_data[25];
     ae8:	4b1d      	ldr	r3, [pc, #116]	; (b60 <bme280_calc_cal+0x1b8>)
     aea:	7e9b      	ldrb	r3, [r3, #26]
     aec:	b29b      	uxth	r3, r3
     aee:	021b      	lsls	r3, r3, #8
     af0:	b29a      	uxth	r2, r3
     af2:	4b1b      	ldr	r3, [pc, #108]	; (b60 <bme280_calc_cal+0x1b8>)
     af4:	7e5b      	ldrb	r3, [r3, #25]
     af6:	b29b      	uxth	r3, r3
     af8:	18d3      	adds	r3, r2, r3
     afa:	b29b      	uxth	r3, r3
     afc:	b21a      	sxth	r2, r3
     afe:	4b26      	ldr	r3, [pc, #152]	; (b98 <bme280_calc_cal+0x1f0>)
     b00:	801a      	strh	r2, [r3, #0]
	H3 = cal_data[27];
     b02:	4b17      	ldr	r3, [pc, #92]	; (b60 <bme280_calc_cal+0x1b8>)
     b04:	7eda      	ldrb	r2, [r3, #27]
     b06:	4b25      	ldr	r3, [pc, #148]	; (b9c <bme280_calc_cal+0x1f4>)
     b08:	701a      	strb	r2, [r3, #0]
	H4 = (cal_data[29] << 4)+(cal_data[28] & 0x0F);
     b0a:	4b15      	ldr	r3, [pc, #84]	; (b60 <bme280_calc_cal+0x1b8>)
     b0c:	7f5b      	ldrb	r3, [r3, #29]
     b0e:	b29b      	uxth	r3, r3
     b10:	011b      	lsls	r3, r3, #4
     b12:	b29a      	uxth	r2, r3
     b14:	4b12      	ldr	r3, [pc, #72]	; (b60 <bme280_calc_cal+0x1b8>)
     b16:	7f1b      	ldrb	r3, [r3, #28]
     b18:	b29b      	uxth	r3, r3
     b1a:	210f      	movs	r1, #15
     b1c:	400b      	ands	r3, r1
     b1e:	b29b      	uxth	r3, r3
     b20:	18d3      	adds	r3, r2, r3
     b22:	b29b      	uxth	r3, r3
     b24:	b21a      	sxth	r2, r3
     b26:	4b1e      	ldr	r3, [pc, #120]	; (ba0 <bme280_calc_cal+0x1f8>)
     b28:	801a      	strh	r2, [r3, #0]
	H5 = (cal_data[31] << 4)+((cal_data[30] >> 4) & 0x0F);
     b2a:	4b0d      	ldr	r3, [pc, #52]	; (b60 <bme280_calc_cal+0x1b8>)
     b2c:	7fdb      	ldrb	r3, [r3, #31]
     b2e:	b29b      	uxth	r3, r3
     b30:	011b      	lsls	r3, r3, #4
     b32:	b29a      	uxth	r2, r3
     b34:	4b0a      	ldr	r3, [pc, #40]	; (b60 <bme280_calc_cal+0x1b8>)
     b36:	7f9b      	ldrb	r3, [r3, #30]
     b38:	091b      	lsrs	r3, r3, #4
     b3a:	b2db      	uxtb	r3, r3
     b3c:	b29b      	uxth	r3, r3
     b3e:	210f      	movs	r1, #15
     b40:	400b      	ands	r3, r1
     b42:	b29b      	uxth	r3, r3
     b44:	18d3      	adds	r3, r2, r3
     b46:	b29b      	uxth	r3, r3
     b48:	b21a      	sxth	r2, r3
     b4a:	4b16      	ldr	r3, [pc, #88]	; (ba4 <bme280_calc_cal+0x1fc>)
     b4c:	801a      	strh	r2, [r3, #0]
	H6 = cal_data[32];
     b4e:	4b04      	ldr	r3, [pc, #16]	; (b60 <bme280_calc_cal+0x1b8>)
     b50:	2220      	movs	r2, #32
     b52:	5c9b      	ldrb	r3, [r3, r2]
     b54:	b25a      	sxtb	r2, r3
     b56:	4b14      	ldr	r3, [pc, #80]	; (ba8 <bme280_calc_cal+0x200>)
     b58:	701a      	strb	r2, [r3, #0]
}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	46bd      	mov	sp, r7
     b5e:	bd80      	pop	{r7, pc}
     b60:	200000fc 	.word	0x200000fc
     b64:	2000013c 	.word	0x2000013c
     b68:	200000f8 	.word	0x200000f8
     b6c:	20000132 	.word	0x20000132
     b70:	20000126 	.word	0x20000126
     b74:	2000012e 	.word	0x2000012e
     b78:	2000013e 	.word	0x2000013e
     b7c:	20000136 	.word	0x20000136
     b80:	20000152 	.word	0x20000152
     b84:	2000012a 	.word	0x2000012a
     b88:	20000150 	.word	0x20000150
     b8c:	20000128 	.word	0x20000128
     b90:	20000138 	.word	0x20000138
     b94:	2000015a 	.word	0x2000015a
     b98:	20000158 	.word	0x20000158
     b9c:	2000013a 	.word	0x2000013a
     ba0:	200000fa 	.word	0x200000fa
     ba4:	20000134 	.word	0x20000134
     ba8:	20000130 	.word	0x20000130

00000bac <bme280_calc_temp>:

int32_t bme280_calc_temp(int32_t read_temp)
{
     bac:	b580      	push	{r7, lr}
     bae:	b086      	sub	sp, #24
     bb0:	af00      	add	r7, sp, #0
     bb2:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((read_temp>>3) - ((int32_t)T1<<1))) * ((int32_t)T2)) >> 11;
     bb4:	687b      	ldr	r3, [r7, #4]
     bb6:	10da      	asrs	r2, r3, #3
     bb8:	4b16      	ldr	r3, [pc, #88]	; (c14 <bme280_calc_temp+0x68>)
     bba:	881b      	ldrh	r3, [r3, #0]
     bbc:	005b      	lsls	r3, r3, #1
     bbe:	1ad3      	subs	r3, r2, r3
     bc0:	4a15      	ldr	r2, [pc, #84]	; (c18 <bme280_calc_temp+0x6c>)
     bc2:	2100      	movs	r1, #0
     bc4:	5e52      	ldrsh	r2, [r2, r1]
     bc6:	4353      	muls	r3, r2
     bc8:	12db      	asrs	r3, r3, #11
     bca:	617b      	str	r3, [r7, #20]
	var2 = (((((read_temp>>4) - ((int32_t)T1)) * ((read_temp>>4) - ((int32_t)T1))) >> 12) *	((int32_t)T3)) >> 14;
     bcc:	687b      	ldr	r3, [r7, #4]
     bce:	111b      	asrs	r3, r3, #4
     bd0:	4a10      	ldr	r2, [pc, #64]	; (c14 <bme280_calc_temp+0x68>)
     bd2:	8812      	ldrh	r2, [r2, #0]
     bd4:	1a9b      	subs	r3, r3, r2
     bd6:	687a      	ldr	r2, [r7, #4]
     bd8:	1112      	asrs	r2, r2, #4
     bda:	490e      	ldr	r1, [pc, #56]	; (c14 <bme280_calc_temp+0x68>)
     bdc:	8809      	ldrh	r1, [r1, #0]
     bde:	1a52      	subs	r2, r2, r1
     be0:	4353      	muls	r3, r2
     be2:	131b      	asrs	r3, r3, #12
     be4:	4a0d      	ldr	r2, [pc, #52]	; (c1c <bme280_calc_temp+0x70>)
     be6:	2100      	movs	r1, #0
     be8:	5e52      	ldrsh	r2, [r2, r1]
     bea:	4353      	muls	r3, r2
     bec:	139b      	asrs	r3, r3, #14
     bee:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
     bf0:	697a      	ldr	r2, [r7, #20]
     bf2:	693b      	ldr	r3, [r7, #16]
     bf4:	18d2      	adds	r2, r2, r3
     bf6:	4b0a      	ldr	r3, [pc, #40]	; (c20 <bme280_calc_temp+0x74>)
     bf8:	601a      	str	r2, [r3, #0]
	T = (t_fine * 5 + 128) >> 8;
     bfa:	4b09      	ldr	r3, [pc, #36]	; (c20 <bme280_calc_temp+0x74>)
     bfc:	681a      	ldr	r2, [r3, #0]
     bfe:	0013      	movs	r3, r2
     c00:	009b      	lsls	r3, r3, #2
     c02:	189b      	adds	r3, r3, r2
     c04:	3380      	adds	r3, #128	; 0x80
     c06:	121b      	asrs	r3, r3, #8
     c08:	60fb      	str	r3, [r7, #12]
	return T;
     c0a:	68fb      	ldr	r3, [r7, #12]
}
     c0c:	0018      	movs	r0, r3
     c0e:	46bd      	mov	sp, r7
     c10:	b006      	add	sp, #24
     c12:	bd80      	pop	{r7, pc}
     c14:	2000013c 	.word	0x2000013c
     c18:	200000f8 	.word	0x200000f8
     c1c:	20000132 	.word	0x20000132
     c20:	2000015c 	.word	0x2000015c

00000c24 <bme280_calc_pres>:

int32_t bme280_calc_pres(int32_t read_pres)
{
     c24:	b580      	push	{r7, lr}
     c26:	b086      	sub	sp, #24
     c28:	af00      	add	r7, sp, #0
     c2a:	6078      	str	r0, [r7, #4]
	int32_t var1, var2;
	uint32_t p;
	var1 = (((int32_t)t_fine)>>1) - (int32_t)64000;
     c2c:	4b46      	ldr	r3, [pc, #280]	; (d48 <bme280_calc_pres+0x124>)
     c2e:	681b      	ldr	r3, [r3, #0]
     c30:	105b      	asrs	r3, r3, #1
     c32:	4a46      	ldr	r2, [pc, #280]	; (d4c <bme280_calc_pres+0x128>)
     c34:	4694      	mov	ip, r2
     c36:	4463      	add	r3, ip
     c38:	613b      	str	r3, [r7, #16]
	var2 = (((var1>>2) * (var1>>2)) >> 11 ) * ((int32_t)P6);
     c3a:	693b      	ldr	r3, [r7, #16]
     c3c:	109b      	asrs	r3, r3, #2
     c3e:	693a      	ldr	r2, [r7, #16]
     c40:	1092      	asrs	r2, r2, #2
     c42:	4353      	muls	r3, r2
     c44:	12db      	asrs	r3, r3, #11
     c46:	4a42      	ldr	r2, [pc, #264]	; (d50 <bme280_calc_pres+0x12c>)
     c48:	2100      	movs	r1, #0
     c4a:	5e52      	ldrsh	r2, [r2, r1]
     c4c:	4353      	muls	r3, r2
     c4e:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1*((int32_t)P5))<<1);
     c50:	4b40      	ldr	r3, [pc, #256]	; (d54 <bme280_calc_pres+0x130>)
     c52:	2200      	movs	r2, #0
     c54:	5e9b      	ldrsh	r3, [r3, r2]
     c56:	001a      	movs	r2, r3
     c58:	693b      	ldr	r3, [r7, #16]
     c5a:	4353      	muls	r3, r2
     c5c:	005b      	lsls	r3, r3, #1
     c5e:	68fa      	ldr	r2, [r7, #12]
     c60:	18d3      	adds	r3, r2, r3
     c62:	60fb      	str	r3, [r7, #12]
	var2 = (var2>>2)+(((int32_t)P4)<<16);
     c64:	68fb      	ldr	r3, [r7, #12]
     c66:	109a      	asrs	r2, r3, #2
     c68:	4b3b      	ldr	r3, [pc, #236]	; (d58 <bme280_calc_pres+0x134>)
     c6a:	2100      	movs	r1, #0
     c6c:	5e5b      	ldrsh	r3, [r3, r1]
     c6e:	041b      	lsls	r3, r3, #16
     c70:	18d3      	adds	r3, r2, r3
     c72:	60fb      	str	r3, [r7, #12]
	var1 = (((P3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((int32_t)P2) * var1)>>1))>>18;
     c74:	4b39      	ldr	r3, [pc, #228]	; (d5c <bme280_calc_pres+0x138>)
     c76:	2200      	movs	r2, #0
     c78:	5e9b      	ldrsh	r3, [r3, r2]
     c7a:	0019      	movs	r1, r3
     c7c:	693b      	ldr	r3, [r7, #16]
     c7e:	109b      	asrs	r3, r3, #2
     c80:	693a      	ldr	r2, [r7, #16]
     c82:	1092      	asrs	r2, r2, #2
     c84:	4353      	muls	r3, r2
     c86:	135b      	asrs	r3, r3, #13
     c88:	434b      	muls	r3, r1
     c8a:	10da      	asrs	r2, r3, #3
     c8c:	4b34      	ldr	r3, [pc, #208]	; (d60 <bme280_calc_pres+0x13c>)
     c8e:	2100      	movs	r1, #0
     c90:	5e5b      	ldrsh	r3, [r3, r1]
     c92:	0019      	movs	r1, r3
     c94:	693b      	ldr	r3, [r7, #16]
     c96:	434b      	muls	r3, r1
     c98:	105b      	asrs	r3, r3, #1
     c9a:	18d3      	adds	r3, r2, r3
     c9c:	149b      	asrs	r3, r3, #18
     c9e:	613b      	str	r3, [r7, #16]
	var1 =((((32768+var1))*((int32_t)P1))>>15);
     ca0:	693b      	ldr	r3, [r7, #16]
     ca2:	2280      	movs	r2, #128	; 0x80
     ca4:	0212      	lsls	r2, r2, #8
     ca6:	4694      	mov	ip, r2
     ca8:	4463      	add	r3, ip
     caa:	4a2e      	ldr	r2, [pc, #184]	; (d64 <bme280_calc_pres+0x140>)
     cac:	8812      	ldrh	r2, [r2, #0]
     cae:	4353      	muls	r3, r2
     cb0:	13db      	asrs	r3, r3, #15
     cb2:	613b      	str	r3, [r7, #16]
	if (var1 == 0)
     cb4:	693b      	ldr	r3, [r7, #16]
     cb6:	2b00      	cmp	r3, #0
     cb8:	d101      	bne.n	cbe <bme280_calc_pres+0x9a>
	{
		return 0; // avoid exception caused by division by zero
     cba:	2300      	movs	r3, #0
     cbc:	e040      	b.n	d40 <bme280_calc_pres+0x11c>
	}
	p = (((uint32_t)(((int32_t)1048576)-read_pres)-(var2>>12)))*3125;
     cbe:	687b      	ldr	r3, [r7, #4]
     cc0:	425b      	negs	r3, r3
     cc2:	68fa      	ldr	r2, [r7, #12]
     cc4:	1312      	asrs	r2, r2, #12
     cc6:	1a9b      	subs	r3, r3, r2
     cc8:	4a27      	ldr	r2, [pc, #156]	; (d68 <bme280_calc_pres+0x144>)
     cca:	4353      	muls	r3, r2
     ccc:	4a27      	ldr	r2, [pc, #156]	; (d6c <bme280_calc_pres+0x148>)
     cce:	4694      	mov	ip, r2
     cd0:	4463      	add	r3, ip
     cd2:	617b      	str	r3, [r7, #20]
	if (p < 0x80000000)
     cd4:	697b      	ldr	r3, [r7, #20]
     cd6:	2b00      	cmp	r3, #0
     cd8:	db08      	blt.n	cec <bme280_calc_pres+0xc8>
	{
		p = (p << 1) / ((uint32_t)var1);
     cda:	697b      	ldr	r3, [r7, #20]
     cdc:	005a      	lsls	r2, r3, #1
     cde:	6939      	ldr	r1, [r7, #16]
     ce0:	4b23      	ldr	r3, [pc, #140]	; (d70 <bme280_calc_pres+0x14c>)
     ce2:	0010      	movs	r0, r2
     ce4:	4798      	blx	r3
     ce6:	0003      	movs	r3, r0
     ce8:	617b      	str	r3, [r7, #20]
     cea:	e007      	b.n	cfc <bme280_calc_pres+0xd8>
	}
	else
	{
		p = (p / (uint32_t)var1) * 2;
     cec:	693a      	ldr	r2, [r7, #16]
     cee:	4b20      	ldr	r3, [pc, #128]	; (d70 <bme280_calc_pres+0x14c>)
     cf0:	0011      	movs	r1, r2
     cf2:	6978      	ldr	r0, [r7, #20]
     cf4:	4798      	blx	r3
     cf6:	0003      	movs	r3, r0
     cf8:	005b      	lsls	r3, r3, #1
     cfa:	617b      	str	r3, [r7, #20]
	}
	var1 = (((int32_t)P9) * ((int32_t)(((p>>3) * (p>>3))>>13)))>>12;
     cfc:	4b1d      	ldr	r3, [pc, #116]	; (d74 <bme280_calc_pres+0x150>)
     cfe:	2200      	movs	r2, #0
     d00:	5e9b      	ldrsh	r3, [r3, r2]
     d02:	0019      	movs	r1, r3
     d04:	697b      	ldr	r3, [r7, #20]
     d06:	08db      	lsrs	r3, r3, #3
     d08:	697a      	ldr	r2, [r7, #20]
     d0a:	08d2      	lsrs	r2, r2, #3
     d0c:	4353      	muls	r3, r2
     d0e:	0b5b      	lsrs	r3, r3, #13
     d10:	434b      	muls	r3, r1
     d12:	131b      	asrs	r3, r3, #12
     d14:	613b      	str	r3, [r7, #16]
	var2 = (((int32_t)(p>>2)) * ((int32_t)P8))>>13;
     d16:	697b      	ldr	r3, [r7, #20]
     d18:	089b      	lsrs	r3, r3, #2
     d1a:	001a      	movs	r2, r3
     d1c:	4b16      	ldr	r3, [pc, #88]	; (d78 <bme280_calc_pres+0x154>)
     d1e:	2100      	movs	r1, #0
     d20:	5e5b      	ldrsh	r3, [r3, r1]
     d22:	4353      	muls	r3, r2
     d24:	135b      	asrs	r3, r3, #13
     d26:	60fb      	str	r3, [r7, #12]
	p = (uint32_t)((int32_t)p + ((var1 + var2 + P7) >> 4));
     d28:	693a      	ldr	r2, [r7, #16]
     d2a:	68fb      	ldr	r3, [r7, #12]
     d2c:	18d3      	adds	r3, r2, r3
     d2e:	4a13      	ldr	r2, [pc, #76]	; (d7c <bme280_calc_pres+0x158>)
     d30:	2100      	movs	r1, #0
     d32:	5e52      	ldrsh	r2, [r2, r1]
     d34:	189b      	adds	r3, r3, r2
     d36:	111a      	asrs	r2, r3, #4
     d38:	697b      	ldr	r3, [r7, #20]
     d3a:	18d3      	adds	r3, r2, r3
     d3c:	617b      	str	r3, [r7, #20]
	return p;
     d3e:	697b      	ldr	r3, [r7, #20]
}
     d40:	0018      	movs	r0, r3
     d42:	46bd      	mov	sp, r7
     d44:	b006      	add	sp, #24
     d46:	bd80      	pop	{r7, pc}
     d48:	2000015c 	.word	0x2000015c
     d4c:	ffff0600 	.word	0xffff0600
     d50:	2000012a 	.word	0x2000012a
     d54:	20000152 	.word	0x20000152
     d58:	20000136 	.word	0x20000136
     d5c:	2000013e 	.word	0x2000013e
     d60:	2000012e 	.word	0x2000012e
     d64:	20000126 	.word	0x20000126
     d68:	00000c35 	.word	0x00000c35
     d6c:	c3500000 	.word	0xc3500000
     d70:	00004d8d 	.word	0x00004d8d
     d74:	20000138 	.word	0x20000138
     d78:	20000128 	.word	0x20000128
     d7c:	20000150 	.word	0x20000150

00000d80 <bme280_calc_hum>:

double bme280_calc_hum(int32_t read_hum)
{
     d80:	b5f0      	push	{r4, r5, r6, r7, lr}
     d82:	b089      	sub	sp, #36	; 0x24
     d84:	af00      	add	r7, sp, #0
     d86:	6178      	str	r0, [r7, #20]
	double var_H;
	var_H = (((double)t_fine) - 76800.0);
     d88:	4b75      	ldr	r3, [pc, #468]	; (f60 <bme280_calc_hum+0x1e0>)
     d8a:	681a      	ldr	r2, [r3, #0]
     d8c:	4b75      	ldr	r3, [pc, #468]	; (f64 <bme280_calc_hum+0x1e4>)
     d8e:	0010      	movs	r0, r2
     d90:	4798      	blx	r3
     d92:	4c75      	ldr	r4, [pc, #468]	; (f68 <bme280_calc_hum+0x1e8>)
     d94:	2200      	movs	r2, #0
     d96:	4b75      	ldr	r3, [pc, #468]	; (f6c <bme280_calc_hum+0x1ec>)
     d98:	47a0      	blx	r4
     d9a:	0003      	movs	r3, r0
     d9c:	000c      	movs	r4, r1
     d9e:	61bb      	str	r3, [r7, #24]
     da0:	61fc      	str	r4, [r7, #28]
	var_H = (read_hum - (((double)H4) * 64.0 + ((double)H5) / 16384.0 * var_H)) * (((double)H2) / 65536.0 * (1.0 + ((double)H6) / 67108864.0 * var_H * (1.0 + ((double)H3) / 67108864.0 * var_H)));
     da2:	4b70      	ldr	r3, [pc, #448]	; (f64 <bme280_calc_hum+0x1e4>)
     da4:	6978      	ldr	r0, [r7, #20]
     da6:	4798      	blx	r3
     da8:	0005      	movs	r5, r0
     daa:	000e      	movs	r6, r1
     dac:	4b70      	ldr	r3, [pc, #448]	; (f70 <bme280_calc_hum+0x1f0>)
     dae:	2200      	movs	r2, #0
     db0:	5e9a      	ldrsh	r2, [r3, r2]
     db2:	4b6c      	ldr	r3, [pc, #432]	; (f64 <bme280_calc_hum+0x1e4>)
     db4:	0010      	movs	r0, r2
     db6:	4798      	blx	r3
     db8:	4c6e      	ldr	r4, [pc, #440]	; (f74 <bme280_calc_hum+0x1f4>)
     dba:	2200      	movs	r2, #0
     dbc:	4b6e      	ldr	r3, [pc, #440]	; (f78 <bme280_calc_hum+0x1f8>)
     dbe:	47a0      	blx	r4
     dc0:	0003      	movs	r3, r0
     dc2:	000c      	movs	r4, r1
     dc4:	60bb      	str	r3, [r7, #8]
     dc6:	60fc      	str	r4, [r7, #12]
     dc8:	4b6c      	ldr	r3, [pc, #432]	; (f7c <bme280_calc_hum+0x1fc>)
     dca:	2100      	movs	r1, #0
     dcc:	5e5a      	ldrsh	r2, [r3, r1]
     dce:	4b65      	ldr	r3, [pc, #404]	; (f64 <bme280_calc_hum+0x1e4>)
     dd0:	0010      	movs	r0, r2
     dd2:	4798      	blx	r3
     dd4:	4c6a      	ldr	r4, [pc, #424]	; (f80 <bme280_calc_hum+0x200>)
     dd6:	2200      	movs	r2, #0
     dd8:	4b6a      	ldr	r3, [pc, #424]	; (f84 <bme280_calc_hum+0x204>)
     dda:	47a0      	blx	r4
     ddc:	0003      	movs	r3, r0
     dde:	000c      	movs	r4, r1
     de0:	0018      	movs	r0, r3
     de2:	0021      	movs	r1, r4
     de4:	4c63      	ldr	r4, [pc, #396]	; (f74 <bme280_calc_hum+0x1f4>)
     de6:	69ba      	ldr	r2, [r7, #24]
     de8:	69fb      	ldr	r3, [r7, #28]
     dea:	47a0      	blx	r4
     dec:	0003      	movs	r3, r0
     dee:	000c      	movs	r4, r1
     df0:	001a      	movs	r2, r3
     df2:	0023      	movs	r3, r4
     df4:	4c64      	ldr	r4, [pc, #400]	; (f88 <bme280_calc_hum+0x208>)
     df6:	68b8      	ldr	r0, [r7, #8]
     df8:	68f9      	ldr	r1, [r7, #12]
     dfa:	47a0      	blx	r4
     dfc:	0003      	movs	r3, r0
     dfe:	000c      	movs	r4, r1
     e00:	001a      	movs	r2, r3
     e02:	0023      	movs	r3, r4
     e04:	4c58      	ldr	r4, [pc, #352]	; (f68 <bme280_calc_hum+0x1e8>)
     e06:	0028      	movs	r0, r5
     e08:	0031      	movs	r1, r6
     e0a:	47a0      	blx	r4
     e0c:	0003      	movs	r3, r0
     e0e:	000c      	movs	r4, r1
     e10:	001d      	movs	r5, r3
     e12:	0026      	movs	r6, r4
     e14:	4b5d      	ldr	r3, [pc, #372]	; (f8c <bme280_calc_hum+0x20c>)
     e16:	2200      	movs	r2, #0
     e18:	5e9a      	ldrsh	r2, [r3, r2]
     e1a:	4b52      	ldr	r3, [pc, #328]	; (f64 <bme280_calc_hum+0x1e4>)
     e1c:	0010      	movs	r0, r2
     e1e:	4798      	blx	r3
     e20:	4c57      	ldr	r4, [pc, #348]	; (f80 <bme280_calc_hum+0x200>)
     e22:	2200      	movs	r2, #0
     e24:	4b5a      	ldr	r3, [pc, #360]	; (f90 <bme280_calc_hum+0x210>)
     e26:	47a0      	blx	r4
     e28:	0003      	movs	r3, r0
     e2a:	000c      	movs	r4, r1
     e2c:	60bb      	str	r3, [r7, #8]
     e2e:	60fc      	str	r4, [r7, #12]
     e30:	4b58      	ldr	r3, [pc, #352]	; (f94 <bme280_calc_hum+0x214>)
     e32:	2200      	movs	r2, #0
     e34:	569a      	ldrsb	r2, [r3, r2]
     e36:	4b4b      	ldr	r3, [pc, #300]	; (f64 <bme280_calc_hum+0x1e4>)
     e38:	0010      	movs	r0, r2
     e3a:	4798      	blx	r3
     e3c:	4c50      	ldr	r4, [pc, #320]	; (f80 <bme280_calc_hum+0x200>)
     e3e:	2200      	movs	r2, #0
     e40:	4b55      	ldr	r3, [pc, #340]	; (f98 <bme280_calc_hum+0x218>)
     e42:	47a0      	blx	r4
     e44:	0003      	movs	r3, r0
     e46:	000c      	movs	r4, r1
     e48:	0018      	movs	r0, r3
     e4a:	0021      	movs	r1, r4
     e4c:	4c49      	ldr	r4, [pc, #292]	; (f74 <bme280_calc_hum+0x1f4>)
     e4e:	69ba      	ldr	r2, [r7, #24]
     e50:	69fb      	ldr	r3, [r7, #28]
     e52:	47a0      	blx	r4
     e54:	0003      	movs	r3, r0
     e56:	000c      	movs	r4, r1
     e58:	603b      	str	r3, [r7, #0]
     e5a:	607c      	str	r4, [r7, #4]
     e5c:	4b4f      	ldr	r3, [pc, #316]	; (f9c <bme280_calc_hum+0x21c>)
     e5e:	781a      	ldrb	r2, [r3, #0]
     e60:	4b4f      	ldr	r3, [pc, #316]	; (fa0 <bme280_calc_hum+0x220>)
     e62:	0010      	movs	r0, r2
     e64:	4798      	blx	r3
     e66:	4c46      	ldr	r4, [pc, #280]	; (f80 <bme280_calc_hum+0x200>)
     e68:	2200      	movs	r2, #0
     e6a:	4b4b      	ldr	r3, [pc, #300]	; (f98 <bme280_calc_hum+0x218>)
     e6c:	47a0      	blx	r4
     e6e:	0003      	movs	r3, r0
     e70:	000c      	movs	r4, r1
     e72:	0018      	movs	r0, r3
     e74:	0021      	movs	r1, r4
     e76:	4c3f      	ldr	r4, [pc, #252]	; (f74 <bme280_calc_hum+0x1f4>)
     e78:	69ba      	ldr	r2, [r7, #24]
     e7a:	69fb      	ldr	r3, [r7, #28]
     e7c:	47a0      	blx	r4
     e7e:	0003      	movs	r3, r0
     e80:	000c      	movs	r4, r1
     e82:	0018      	movs	r0, r3
     e84:	0021      	movs	r1, r4
     e86:	4c40      	ldr	r4, [pc, #256]	; (f88 <bme280_calc_hum+0x208>)
     e88:	2200      	movs	r2, #0
     e8a:	4b46      	ldr	r3, [pc, #280]	; (fa4 <bme280_calc_hum+0x224>)
     e8c:	47a0      	blx	r4
     e8e:	0003      	movs	r3, r0
     e90:	000c      	movs	r4, r1
     e92:	001a      	movs	r2, r3
     e94:	0023      	movs	r3, r4
     e96:	4c37      	ldr	r4, [pc, #220]	; (f74 <bme280_calc_hum+0x1f4>)
     e98:	6838      	ldr	r0, [r7, #0]
     e9a:	6879      	ldr	r1, [r7, #4]
     e9c:	47a0      	blx	r4
     e9e:	0003      	movs	r3, r0
     ea0:	000c      	movs	r4, r1
     ea2:	0018      	movs	r0, r3
     ea4:	0021      	movs	r1, r4
     ea6:	4c38      	ldr	r4, [pc, #224]	; (f88 <bme280_calc_hum+0x208>)
     ea8:	2200      	movs	r2, #0
     eaa:	4b3e      	ldr	r3, [pc, #248]	; (fa4 <bme280_calc_hum+0x224>)
     eac:	47a0      	blx	r4
     eae:	0003      	movs	r3, r0
     eb0:	000c      	movs	r4, r1
     eb2:	001a      	movs	r2, r3
     eb4:	0023      	movs	r3, r4
     eb6:	4c2f      	ldr	r4, [pc, #188]	; (f74 <bme280_calc_hum+0x1f4>)
     eb8:	68b8      	ldr	r0, [r7, #8]
     eba:	68f9      	ldr	r1, [r7, #12]
     ebc:	47a0      	blx	r4
     ebe:	0003      	movs	r3, r0
     ec0:	000c      	movs	r4, r1
     ec2:	001a      	movs	r2, r3
     ec4:	0023      	movs	r3, r4
     ec6:	4c2b      	ldr	r4, [pc, #172]	; (f74 <bme280_calc_hum+0x1f4>)
     ec8:	0028      	movs	r0, r5
     eca:	0031      	movs	r1, r6
     ecc:	47a0      	blx	r4
     ece:	0003      	movs	r3, r0
     ed0:	000c      	movs	r4, r1
     ed2:	61bb      	str	r3, [r7, #24]
     ed4:	61fc      	str	r4, [r7, #28]
	var_H = var_H * (1.0 - ((double)H1) * var_H / 524288.0);
     ed6:	4b34      	ldr	r3, [pc, #208]	; (fa8 <bme280_calc_hum+0x228>)
     ed8:	781a      	ldrb	r2, [r3, #0]
     eda:	4b31      	ldr	r3, [pc, #196]	; (fa0 <bme280_calc_hum+0x220>)
     edc:	0010      	movs	r0, r2
     ede:	4798      	blx	r3
     ee0:	4c24      	ldr	r4, [pc, #144]	; (f74 <bme280_calc_hum+0x1f4>)
     ee2:	69ba      	ldr	r2, [r7, #24]
     ee4:	69fb      	ldr	r3, [r7, #28]
     ee6:	47a0      	blx	r4
     ee8:	0003      	movs	r3, r0
     eea:	000c      	movs	r4, r1
     eec:	0018      	movs	r0, r3
     eee:	0021      	movs	r1, r4
     ef0:	4c23      	ldr	r4, [pc, #140]	; (f80 <bme280_calc_hum+0x200>)
     ef2:	2200      	movs	r2, #0
     ef4:	4b2d      	ldr	r3, [pc, #180]	; (fac <bme280_calc_hum+0x22c>)
     ef6:	47a0      	blx	r4
     ef8:	0003      	movs	r3, r0
     efa:	000c      	movs	r4, r1
     efc:	001a      	movs	r2, r3
     efe:	0023      	movs	r3, r4
     f00:	4c19      	ldr	r4, [pc, #100]	; (f68 <bme280_calc_hum+0x1e8>)
     f02:	2000      	movs	r0, #0
     f04:	4927      	ldr	r1, [pc, #156]	; (fa4 <bme280_calc_hum+0x224>)
     f06:	47a0      	blx	r4
     f08:	0003      	movs	r3, r0
     f0a:	000c      	movs	r4, r1
     f0c:	001a      	movs	r2, r3
     f0e:	0023      	movs	r3, r4
     f10:	4c18      	ldr	r4, [pc, #96]	; (f74 <bme280_calc_hum+0x1f4>)
     f12:	69b8      	ldr	r0, [r7, #24]
     f14:	69f9      	ldr	r1, [r7, #28]
     f16:	47a0      	blx	r4
     f18:	0003      	movs	r3, r0
     f1a:	000c      	movs	r4, r1
     f1c:	61bb      	str	r3, [r7, #24]
     f1e:	61fc      	str	r4, [r7, #28]
	if (var_H > 100.0)
     f20:	4c23      	ldr	r4, [pc, #140]	; (fb0 <bme280_calc_hum+0x230>)
     f22:	2200      	movs	r2, #0
     f24:	4b23      	ldr	r3, [pc, #140]	; (fb4 <bme280_calc_hum+0x234>)
     f26:	69b8      	ldr	r0, [r7, #24]
     f28:	69f9      	ldr	r1, [r7, #28]
     f2a:	47a0      	blx	r4
     f2c:	1e03      	subs	r3, r0, #0
     f2e:	d004      	beq.n	f3a <bme280_calc_hum+0x1ba>
		var_H = 100.0;
     f30:	2300      	movs	r3, #0
     f32:	4c20      	ldr	r4, [pc, #128]	; (fb4 <bme280_calc_hum+0x234>)
     f34:	61bb      	str	r3, [r7, #24]
     f36:	61fc      	str	r4, [r7, #28]
     f38:	e00b      	b.n	f52 <bme280_calc_hum+0x1d2>
	else if (var_H < 0.0)
     f3a:	4c1f      	ldr	r4, [pc, #124]	; (fb8 <bme280_calc_hum+0x238>)
     f3c:	2200      	movs	r2, #0
     f3e:	2300      	movs	r3, #0
     f40:	69b8      	ldr	r0, [r7, #24]
     f42:	69f9      	ldr	r1, [r7, #28]
     f44:	47a0      	blx	r4
     f46:	1e03      	subs	r3, r0, #0
     f48:	d003      	beq.n	f52 <bme280_calc_hum+0x1d2>
		var_H = 0.0;
     f4a:	2300      	movs	r3, #0
     f4c:	2400      	movs	r4, #0
     f4e:	61bb      	str	r3, [r7, #24]
     f50:	61fc      	str	r4, [r7, #28]
	return var_H;
     f52:	69bb      	ldr	r3, [r7, #24]
     f54:	69fc      	ldr	r4, [r7, #28]
}
     f56:	0018      	movs	r0, r3
     f58:	0021      	movs	r1, r4
     f5a:	46bd      	mov	sp, r7
     f5c:	b009      	add	sp, #36	; 0x24
     f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f60:	2000015c 	.word	0x2000015c
     f64:	00006ae9 	.word	0x00006ae9
     f68:	0000647d 	.word	0x0000647d
     f6c:	40f2c000 	.word	0x40f2c000
     f70:	200000fa 	.word	0x200000fa
     f74:	00005f7d 	.word	0x00005f7d
     f78:	40500000 	.word	0x40500000
     f7c:	20000134 	.word	0x20000134
     f80:	00005715 	.word	0x00005715
     f84:	40d00000 	.word	0x40d00000
     f88:	000050f5 	.word	0x000050f5
     f8c:	20000158 	.word	0x20000158
     f90:	40f00000 	.word	0x40f00000
     f94:	20000130 	.word	0x20000130
     f98:	41900000 	.word	0x41900000
     f9c:	2000013a 	.word	0x2000013a
     fa0:	00006b6d 	.word	0x00006b6d
     fa4:	3ff00000 	.word	0x3ff00000
     fa8:	2000015a 	.word	0x2000015a
     fac:	41200000 	.word	0x41200000
     fb0:	000050cd 	.word	0x000050cd
     fb4:	40590000 	.word	0x40590000
     fb8:	000050a5 	.word	0x000050a5

00000fbc <bme280_calc_dew>:

double bme280_calc_dew(int32_t temp, double hum)
{
     fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
     fbe:	b08f      	sub	sp, #60	; 0x3c
     fc0:	af00      	add	r7, sp, #0
     fc2:	60f8      	str	r0, [r7, #12]
     fc4:	603a      	str	r2, [r7, #0]
     fc6:	607b      	str	r3, [r7, #4]
	double celsius = (double)temp/100;
     fc8:	4b7b      	ldr	r3, [pc, #492]	; (11b8 <bme280_calc_dew+0x1fc>)
     fca:	68f8      	ldr	r0, [r7, #12]
     fcc:	4798      	blx	r3
     fce:	4c7b      	ldr	r4, [pc, #492]	; (11bc <bme280_calc_dew+0x200>)
     fd0:	2200      	movs	r2, #0
     fd2:	4b7b      	ldr	r3, [pc, #492]	; (11c0 <bme280_calc_dew+0x204>)
     fd4:	47a0      	blx	r4
     fd6:	0003      	movs	r3, r0
     fd8:	000c      	movs	r4, r1
     fda:	633b      	str	r3, [r7, #48]	; 0x30
     fdc:	637c      	str	r4, [r7, #52]	; 0x34
	double RATIO = 373.15 / (273.15 + celsius);
     fde:	4c79      	ldr	r4, [pc, #484]	; (11c4 <bme280_calc_dew+0x208>)
     fe0:	4a79      	ldr	r2, [pc, #484]	; (11c8 <bme280_calc_dew+0x20c>)
     fe2:	4b7a      	ldr	r3, [pc, #488]	; (11cc <bme280_calc_dew+0x210>)
     fe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
     fe6:	6b79      	ldr	r1, [r7, #52]	; 0x34
     fe8:	47a0      	blx	r4
     fea:	0003      	movs	r3, r0
     fec:	000c      	movs	r4, r1
     fee:	001a      	movs	r2, r3
     ff0:	0023      	movs	r3, r4
     ff2:	4c72      	ldr	r4, [pc, #456]	; (11bc <bme280_calc_dew+0x200>)
     ff4:	4874      	ldr	r0, [pc, #464]	; (11c8 <bme280_calc_dew+0x20c>)
     ff6:	4976      	ldr	r1, [pc, #472]	; (11d0 <bme280_calc_dew+0x214>)
     ff8:	47a0      	blx	r4
     ffa:	0003      	movs	r3, r0
     ffc:	000c      	movs	r4, r1
     ffe:	62bb      	str	r3, [r7, #40]	; 0x28
    1000:	62fc      	str	r4, [r7, #44]	; 0x2c
	double RHS = -7.90298 * (RATIO - 1);
    1002:	4c74      	ldr	r4, [pc, #464]	; (11d4 <bme280_calc_dew+0x218>)
    1004:	2200      	movs	r2, #0
    1006:	4b74      	ldr	r3, [pc, #464]	; (11d8 <bme280_calc_dew+0x21c>)
    1008:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    100a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    100c:	47a0      	blx	r4
    100e:	0003      	movs	r3, r0
    1010:	000c      	movs	r4, r1
    1012:	0018      	movs	r0, r3
    1014:	0021      	movs	r1, r4
    1016:	4c71      	ldr	r4, [pc, #452]	; (11dc <bme280_calc_dew+0x220>)
    1018:	4a71      	ldr	r2, [pc, #452]	; (11e0 <bme280_calc_dew+0x224>)
    101a:	4b72      	ldr	r3, [pc, #456]	; (11e4 <bme280_calc_dew+0x228>)
    101c:	47a0      	blx	r4
    101e:	0003      	movs	r3, r0
    1020:	000c      	movs	r4, r1
    1022:	623b      	str	r3, [r7, #32]
    1024:	627c      	str	r4, [r7, #36]	; 0x24
	RHS += 5.02808 * log10(RATIO);
    1026:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1028:	6afc      	ldr	r4, [r7, #44]	; 0x2c
    102a:	0018      	movs	r0, r3
    102c:	0021      	movs	r1, r4
    102e:	4b6e      	ldr	r3, [pc, #440]	; (11e8 <bme280_calc_dew+0x22c>)
    1030:	4798      	blx	r3
    1032:	4c6a      	ldr	r4, [pc, #424]	; (11dc <bme280_calc_dew+0x220>)
    1034:	4a6d      	ldr	r2, [pc, #436]	; (11ec <bme280_calc_dew+0x230>)
    1036:	4b6e      	ldr	r3, [pc, #440]	; (11f0 <bme280_calc_dew+0x234>)
    1038:	47a0      	blx	r4
    103a:	0003      	movs	r3, r0
    103c:	000c      	movs	r4, r1
    103e:	001a      	movs	r2, r3
    1040:	0023      	movs	r3, r4
    1042:	4c60      	ldr	r4, [pc, #384]	; (11c4 <bme280_calc_dew+0x208>)
    1044:	6a38      	ldr	r0, [r7, #32]
    1046:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1048:	47a0      	blx	r4
    104a:	0003      	movs	r3, r0
    104c:	000c      	movs	r4, r1
    104e:	623b      	str	r3, [r7, #32]
    1050:	627c      	str	r4, [r7, #36]	; 0x24
	RHS += -1.3816e-7 * (pow(10, (11.344 * (1 - 1/RATIO ))) - 1) ;
    1052:	4c5a      	ldr	r4, [pc, #360]	; (11bc <bme280_calc_dew+0x200>)
    1054:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1058:	2000      	movs	r0, #0
    105a:	495f      	ldr	r1, [pc, #380]	; (11d8 <bme280_calc_dew+0x21c>)
    105c:	47a0      	blx	r4
    105e:	0003      	movs	r3, r0
    1060:	000c      	movs	r4, r1
    1062:	001a      	movs	r2, r3
    1064:	0023      	movs	r3, r4
    1066:	4c5b      	ldr	r4, [pc, #364]	; (11d4 <bme280_calc_dew+0x218>)
    1068:	2000      	movs	r0, #0
    106a:	495b      	ldr	r1, [pc, #364]	; (11d8 <bme280_calc_dew+0x21c>)
    106c:	47a0      	blx	r4
    106e:	0003      	movs	r3, r0
    1070:	000c      	movs	r4, r1
    1072:	0018      	movs	r0, r3
    1074:	0021      	movs	r1, r4
    1076:	4c59      	ldr	r4, [pc, #356]	; (11dc <bme280_calc_dew+0x220>)
    1078:	4a5e      	ldr	r2, [pc, #376]	; (11f4 <bme280_calc_dew+0x238>)
    107a:	4b5f      	ldr	r3, [pc, #380]	; (11f8 <bme280_calc_dew+0x23c>)
    107c:	47a0      	blx	r4
    107e:	0003      	movs	r3, r0
    1080:	000c      	movs	r4, r1
    1082:	2000      	movs	r0, #0
    1084:	495d      	ldr	r1, [pc, #372]	; (11fc <bme280_calc_dew+0x240>)
    1086:	001a      	movs	r2, r3
    1088:	0023      	movs	r3, r4
    108a:	4c5d      	ldr	r4, [pc, #372]	; (1200 <bme280_calc_dew+0x244>)
    108c:	47a0      	blx	r4
    108e:	4c51      	ldr	r4, [pc, #324]	; (11d4 <bme280_calc_dew+0x218>)
    1090:	2200      	movs	r2, #0
    1092:	4b51      	ldr	r3, [pc, #324]	; (11d8 <bme280_calc_dew+0x21c>)
    1094:	47a0      	blx	r4
    1096:	0003      	movs	r3, r0
    1098:	000c      	movs	r4, r1
    109a:	0018      	movs	r0, r3
    109c:	0021      	movs	r1, r4
    109e:	4c4f      	ldr	r4, [pc, #316]	; (11dc <bme280_calc_dew+0x220>)
    10a0:	4a58      	ldr	r2, [pc, #352]	; (1204 <bme280_calc_dew+0x248>)
    10a2:	4b59      	ldr	r3, [pc, #356]	; (1208 <bme280_calc_dew+0x24c>)
    10a4:	47a0      	blx	r4
    10a6:	0003      	movs	r3, r0
    10a8:	000c      	movs	r4, r1
    10aa:	001a      	movs	r2, r3
    10ac:	0023      	movs	r3, r4
    10ae:	4c45      	ldr	r4, [pc, #276]	; (11c4 <bme280_calc_dew+0x208>)
    10b0:	6a38      	ldr	r0, [r7, #32]
    10b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
    10b4:	47a0      	blx	r4
    10b6:	0003      	movs	r3, r0
    10b8:	000c      	movs	r4, r1
    10ba:	623b      	str	r3, [r7, #32]
    10bc:	627c      	str	r4, [r7, #36]	; 0x24
	RHS += 8.1328e-3 * (pow(10, (-3.49149 * (RATIO - 1))) - 1) ;
    10be:	4c45      	ldr	r4, [pc, #276]	; (11d4 <bme280_calc_dew+0x218>)
    10c0:	2200      	movs	r2, #0
    10c2:	4b45      	ldr	r3, [pc, #276]	; (11d8 <bme280_calc_dew+0x21c>)
    10c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    10c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    10c8:	47a0      	blx	r4
    10ca:	0003      	movs	r3, r0
    10cc:	000c      	movs	r4, r1
    10ce:	0018      	movs	r0, r3
    10d0:	0021      	movs	r1, r4
    10d2:	4c42      	ldr	r4, [pc, #264]	; (11dc <bme280_calc_dew+0x220>)
    10d4:	4a4d      	ldr	r2, [pc, #308]	; (120c <bme280_calc_dew+0x250>)
    10d6:	4b4e      	ldr	r3, [pc, #312]	; (1210 <bme280_calc_dew+0x254>)
    10d8:	47a0      	blx	r4
    10da:	0003      	movs	r3, r0
    10dc:	000c      	movs	r4, r1
    10de:	2000      	movs	r0, #0
    10e0:	4946      	ldr	r1, [pc, #280]	; (11fc <bme280_calc_dew+0x240>)
    10e2:	001a      	movs	r2, r3
    10e4:	0023      	movs	r3, r4
    10e6:	4c46      	ldr	r4, [pc, #280]	; (1200 <bme280_calc_dew+0x244>)
    10e8:	47a0      	blx	r4
    10ea:	4c3a      	ldr	r4, [pc, #232]	; (11d4 <bme280_calc_dew+0x218>)
    10ec:	2200      	movs	r2, #0
    10ee:	4b3a      	ldr	r3, [pc, #232]	; (11d8 <bme280_calc_dew+0x21c>)
    10f0:	47a0      	blx	r4
    10f2:	0003      	movs	r3, r0
    10f4:	000c      	movs	r4, r1
    10f6:	0018      	movs	r0, r3
    10f8:	0021      	movs	r1, r4
    10fa:	4c38      	ldr	r4, [pc, #224]	; (11dc <bme280_calc_dew+0x220>)
    10fc:	4a45      	ldr	r2, [pc, #276]	; (1214 <bme280_calc_dew+0x258>)
    10fe:	4b46      	ldr	r3, [pc, #280]	; (1218 <bme280_calc_dew+0x25c>)
    1100:	47a0      	blx	r4
    1102:	0003      	movs	r3, r0
    1104:	000c      	movs	r4, r1
    1106:	001a      	movs	r2, r3
    1108:	0023      	movs	r3, r4
    110a:	4c2e      	ldr	r4, [pc, #184]	; (11c4 <bme280_calc_dew+0x208>)
    110c:	6a38      	ldr	r0, [r7, #32]
    110e:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1110:	47a0      	blx	r4
    1112:	0003      	movs	r3, r0
    1114:	000c      	movs	r4, r1
    1116:	623b      	str	r3, [r7, #32]
    1118:	627c      	str	r4, [r7, #36]	; 0x24
	RHS += log10(1013.246);
    111a:	4c2a      	ldr	r4, [pc, #168]	; (11c4 <bme280_calc_dew+0x208>)
    111c:	4a3f      	ldr	r2, [pc, #252]	; (121c <bme280_calc_dew+0x260>)
    111e:	4b40      	ldr	r3, [pc, #256]	; (1220 <bme280_calc_dew+0x264>)
    1120:	6a38      	ldr	r0, [r7, #32]
    1122:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1124:	47a0      	blx	r4
    1126:	0003      	movs	r3, r0
    1128:	000c      	movs	r4, r1
    112a:	623b      	str	r3, [r7, #32]
    112c:	627c      	str	r4, [r7, #36]	; 0x24
	// factor -3 is to adjust units - Vapor Pressure SVP * humidity
	double VP = pow(10, RHS - 3) * hum;
    112e:	4c29      	ldr	r4, [pc, #164]	; (11d4 <bme280_calc_dew+0x218>)
    1130:	2200      	movs	r2, #0
    1132:	4b3c      	ldr	r3, [pc, #240]	; (1224 <bme280_calc_dew+0x268>)
    1134:	6a38      	ldr	r0, [r7, #32]
    1136:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1138:	47a0      	blx	r4
    113a:	0003      	movs	r3, r0
    113c:	000c      	movs	r4, r1
    113e:	2000      	movs	r0, #0
    1140:	492e      	ldr	r1, [pc, #184]	; (11fc <bme280_calc_dew+0x240>)
    1142:	001a      	movs	r2, r3
    1144:	0023      	movs	r3, r4
    1146:	4c2e      	ldr	r4, [pc, #184]	; (1200 <bme280_calc_dew+0x244>)
    1148:	47a0      	blx	r4
    114a:	4c24      	ldr	r4, [pc, #144]	; (11dc <bme280_calc_dew+0x220>)
    114c:	683a      	ldr	r2, [r7, #0]
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	47a0      	blx	r4
    1152:	0003      	movs	r3, r0
    1154:	000c      	movs	r4, r1
    1156:	61bb      	str	r3, [r7, #24]
    1158:	61fc      	str	r4, [r7, #28]
	// (2) DEWPOINT = F(Vapor Pressure)
	double T = log(VP/0.61078);   // temp var
    115a:	4c18      	ldr	r4, [pc, #96]	; (11bc <bme280_calc_dew+0x200>)
    115c:	4a32      	ldr	r2, [pc, #200]	; (1228 <bme280_calc_dew+0x26c>)
    115e:	4b33      	ldr	r3, [pc, #204]	; (122c <bme280_calc_dew+0x270>)
    1160:	69b8      	ldr	r0, [r7, #24]
    1162:	69f9      	ldr	r1, [r7, #28]
    1164:	47a0      	blx	r4
    1166:	0003      	movs	r3, r0
    1168:	000c      	movs	r4, r1
    116a:	0018      	movs	r0, r3
    116c:	0021      	movs	r1, r4
    116e:	4b30      	ldr	r3, [pc, #192]	; (1230 <bme280_calc_dew+0x274>)
    1170:	4798      	blx	r3
    1172:	0003      	movs	r3, r0
    1174:	000c      	movs	r4, r1
    1176:	613b      	str	r3, [r7, #16]
    1178:	617c      	str	r4, [r7, #20]
	return (241.88 * T) / (17.558 - T);
    117a:	4c18      	ldr	r4, [pc, #96]	; (11dc <bme280_calc_dew+0x220>)
    117c:	4a2d      	ldr	r2, [pc, #180]	; (1234 <bme280_calc_dew+0x278>)
    117e:	4b2e      	ldr	r3, [pc, #184]	; (1238 <bme280_calc_dew+0x27c>)
    1180:	6938      	ldr	r0, [r7, #16]
    1182:	6979      	ldr	r1, [r7, #20]
    1184:	47a0      	blx	r4
    1186:	0003      	movs	r3, r0
    1188:	000c      	movs	r4, r1
    118a:	001d      	movs	r5, r3
    118c:	0026      	movs	r6, r4
    118e:	4c11      	ldr	r4, [pc, #68]	; (11d4 <bme280_calc_dew+0x218>)
    1190:	693a      	ldr	r2, [r7, #16]
    1192:	697b      	ldr	r3, [r7, #20]
    1194:	4829      	ldr	r0, [pc, #164]	; (123c <bme280_calc_dew+0x280>)
    1196:	492a      	ldr	r1, [pc, #168]	; (1240 <bme280_calc_dew+0x284>)
    1198:	47a0      	blx	r4
    119a:	0003      	movs	r3, r0
    119c:	000c      	movs	r4, r1
    119e:	001a      	movs	r2, r3
    11a0:	0023      	movs	r3, r4
    11a2:	4c06      	ldr	r4, [pc, #24]	; (11bc <bme280_calc_dew+0x200>)
    11a4:	0028      	movs	r0, r5
    11a6:	0031      	movs	r1, r6
    11a8:	47a0      	blx	r4
    11aa:	0003      	movs	r3, r0
    11ac:	000c      	movs	r4, r1
}
    11ae:	0018      	movs	r0, r3
    11b0:	0021      	movs	r1, r4
    11b2:	46bd      	mov	sp, r7
    11b4:	b00f      	add	sp, #60	; 0x3c
    11b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b8:	00006ae9 	.word	0x00006ae9
    11bc:	00005715 	.word	0x00005715
    11c0:	40590000 	.word	0x40590000
    11c4:	000050f5 	.word	0x000050f5
    11c8:	66666666 	.word	0x66666666
    11cc:	40711266 	.word	0x40711266
    11d0:	40775266 	.word	0x40775266
    11d4:	0000647d 	.word	0x0000647d
    11d8:	3ff00000 	.word	0x3ff00000
    11dc:	00005f7d 	.word	0x00005f7d
    11e0:	ca03c4b1 	.word	0xca03c4b1
    11e4:	c01f9ca6 	.word	0xc01f9ca6
    11e8:	00003579 	.word	0x00003579
    11ec:	00e6afcd 	.word	0x00e6afcd
    11f0:	40141cc1 	.word	0x40141cc1
    11f4:	c49ba5e3 	.word	0xc49ba5e3
    11f8:	4026b020 	.word	0x4026b020
    11fc:	40240000 	.word	0x40240000
    1200:	00003691 	.word	0x00003691
    1204:	36423db1 	.word	0x36423db1
    1208:	be828b24 	.word	0xbe828b24
    120c:	4f227d03 	.word	0x4f227d03
    1210:	c00bee92 	.word	0xc00bee92
    1214:	f0330363 	.word	0xf0330363
    1218:	3f80a7ed 	.word	0x3f80a7ed
    121c:	409e541b 	.word	0x409e541b
    1220:	40080bb4 	.word	0x40080bb4
    1224:	40080000 	.word	0x40080000
    1228:	7fa1a0cf 	.word	0x7fa1a0cf
    122c:	3fe38b82 	.word	0x3fe38b82
    1230:	00003469 	.word	0x00003469
    1234:	f5c28f5c 	.word	0xf5c28f5c
    1238:	406e3c28 	.word	0x406e3c28
    123c:	16872b02 	.word	0x16872b02
    1240:	40318ed9 	.word	0x40318ed9

00001244 <bme280_get_all_calced>:

void bme280_get_all_calced(struct bme280_data *bme280_data_object)
{
    1244:	b590      	push	{r4, r7, lr}
    1246:	b087      	sub	sp, #28
    1248:	af00      	add	r7, sp, #0
    124a:	6078      	str	r0, [r7, #4]
	uint8_t temps[3];
	uint8_t pres[3];
	uint8_t hum[2];
	
	bme280_force_update();
    124c:	4b31      	ldr	r3, [pc, #196]	; (1314 <bme280_get_all_calced+0xd0>)
    124e:	4798      	blx	r3
		
	bme280_read_temp(&temps);
    1250:	2314      	movs	r3, #20
    1252:	18fb      	adds	r3, r7, r3
    1254:	0018      	movs	r0, r3
    1256:	4b30      	ldr	r3, [pc, #192]	; (1318 <bme280_get_all_calced+0xd4>)
    1258:	4798      	blx	r3
	bme280_read_pres(&pres);
    125a:	2310      	movs	r3, #16
    125c:	18fb      	adds	r3, r7, r3
    125e:	0018      	movs	r0, r3
    1260:	4b2e      	ldr	r3, [pc, #184]	; (131c <bme280_get_all_calced+0xd8>)
    1262:	4798      	blx	r3
	bme280_read_hum(&hum);
    1264:	230c      	movs	r3, #12
    1266:	18fb      	adds	r3, r7, r3
    1268:	0018      	movs	r0, r3
    126a:	4b2d      	ldr	r3, [pc, #180]	; (1320 <bme280_get_all_calced+0xdc>)
    126c:	4798      	blx	r3
	
	bme280_data_object->temperature = bme280_calc_temp((int32_t)(temps[0]<<12)+(temps[1] << 4)+(temps[2] >> 4));
    126e:	2314      	movs	r3, #20
    1270:	18fb      	adds	r3, r7, r3
    1272:	781b      	ldrb	r3, [r3, #0]
    1274:	031a      	lsls	r2, r3, #12
    1276:	2314      	movs	r3, #20
    1278:	18fb      	adds	r3, r7, r3
    127a:	785b      	ldrb	r3, [r3, #1]
    127c:	011b      	lsls	r3, r3, #4
    127e:	18d3      	adds	r3, r2, r3
    1280:	2214      	movs	r2, #20
    1282:	18ba      	adds	r2, r7, r2
    1284:	7892      	ldrb	r2, [r2, #2]
    1286:	0912      	lsrs	r2, r2, #4
    1288:	b2d2      	uxtb	r2, r2
    128a:	189b      	adds	r3, r3, r2
    128c:	0018      	movs	r0, r3
    128e:	4b25      	ldr	r3, [pc, #148]	; (1324 <bme280_get_all_calced+0xe0>)
    1290:	4798      	blx	r3
    1292:	0002      	movs	r2, r0
    1294:	687b      	ldr	r3, [r7, #4]
    1296:	601a      	str	r2, [r3, #0]
	bme280_data_object->pressure = bme280_calc_pres((int32_t)(pres[0]<<12)+(pres[1] << 4)+(pres[2] >> 4))/100;
    1298:	2310      	movs	r3, #16
    129a:	18fb      	adds	r3, r7, r3
    129c:	781b      	ldrb	r3, [r3, #0]
    129e:	031a      	lsls	r2, r3, #12
    12a0:	2310      	movs	r3, #16
    12a2:	18fb      	adds	r3, r7, r3
    12a4:	785b      	ldrb	r3, [r3, #1]
    12a6:	011b      	lsls	r3, r3, #4
    12a8:	18d3      	adds	r3, r2, r3
    12aa:	2210      	movs	r2, #16
    12ac:	18ba      	adds	r2, r7, r2
    12ae:	7892      	ldrb	r2, [r2, #2]
    12b0:	0912      	lsrs	r2, r2, #4
    12b2:	b2d2      	uxtb	r2, r2
    12b4:	189b      	adds	r3, r3, r2
    12b6:	0018      	movs	r0, r3
    12b8:	4b1b      	ldr	r3, [pc, #108]	; (1328 <bme280_get_all_calced+0xe4>)
    12ba:	4798      	blx	r3
    12bc:	0002      	movs	r2, r0
    12be:	4b1b      	ldr	r3, [pc, #108]	; (132c <bme280_get_all_calced+0xe8>)
    12c0:	2164      	movs	r1, #100	; 0x64
    12c2:	0010      	movs	r0, r2
    12c4:	4798      	blx	r3
    12c6:	0003      	movs	r3, r0
    12c8:	001a      	movs	r2, r3
    12ca:	687b      	ldr	r3, [r7, #4]
    12cc:	605a      	str	r2, [r3, #4]
	bme280_data_object->humidity = bme280_calc_hum((int32_t)(hum[0]<<8)+hum[1]);
    12ce:	230c      	movs	r3, #12
    12d0:	18fb      	adds	r3, r7, r3
    12d2:	781b      	ldrb	r3, [r3, #0]
    12d4:	021b      	lsls	r3, r3, #8
    12d6:	220c      	movs	r2, #12
    12d8:	18ba      	adds	r2, r7, r2
    12da:	7852      	ldrb	r2, [r2, #1]
    12dc:	189b      	adds	r3, r3, r2
    12de:	0018      	movs	r0, r3
    12e0:	4b13      	ldr	r3, [pc, #76]	; (1330 <bme280_get_all_calced+0xec>)
    12e2:	4798      	blx	r3
    12e4:	0003      	movs	r3, r0
    12e6:	000c      	movs	r4, r1
    12e8:	687a      	ldr	r2, [r7, #4]
    12ea:	6093      	str	r3, [r2, #8]
    12ec:	60d4      	str	r4, [r2, #12]
	bme280_data_object->dew_point = bme280_calc_dew(bme280_data_object->temperature, bme280_data_object->humidity);
    12ee:	687b      	ldr	r3, [r7, #4]
    12f0:	6819      	ldr	r1, [r3, #0]
    12f2:	687b      	ldr	r3, [r7, #4]
    12f4:	68dc      	ldr	r4, [r3, #12]
    12f6:	689b      	ldr	r3, [r3, #8]
    12f8:	001a      	movs	r2, r3
    12fa:	0023      	movs	r3, r4
    12fc:	0008      	movs	r0, r1
    12fe:	490d      	ldr	r1, [pc, #52]	; (1334 <bme280_get_all_calced+0xf0>)
    1300:	4788      	blx	r1
    1302:	0003      	movs	r3, r0
    1304:	000c      	movs	r4, r1
    1306:	687a      	ldr	r2, [r7, #4]
    1308:	6113      	str	r3, [r2, #16]
    130a:	6154      	str	r4, [r2, #20]
}
    130c:	46c0      	nop			; (mov r8, r8)
    130e:	46bd      	mov	sp, r7
    1310:	b007      	add	sp, #28
    1312:	bd90      	pop	{r4, r7, pc}
    1314:	00001339 	.word	0x00001339
    1318:	00000809 	.word	0x00000809
    131c:	00000869 	.word	0x00000869
    1320:	000008c9 	.word	0x000008c9
    1324:	00000bad 	.word	0x00000bad
    1328:	00000c25 	.word	0x00000c25
    132c:	00004ea1 	.word	0x00004ea1
    1330:	00000d81 	.word	0x00000d81
    1334:	00000fbd 	.word	0x00000fbd

00001338 <bme280_force_update>:

void bme280_force_update(void)
{
    1338:	b580      	push	{r7, lr}
    133a:	b082      	sub	sp, #8
    133c:	af00      	add	r7, sp, #0
	uint8_t data[2];
	data[0] = 0xF4;
    133e:	1d3b      	adds	r3, r7, #4
    1340:	22f4      	movs	r2, #244	; 0xf4
    1342:	701a      	strb	r2, [r3, #0]
	data[1] = 0x26;
    1344:	1d3b      	adds	r3, r7, #4
    1346:	2226      	movs	r2, #38	; 0x26
    1348:	705a      	strb	r2, [r3, #1]
	bme280_spi_write(&data,2);
    134a:	1d3b      	adds	r3, r7, #4
    134c:	2102      	movs	r1, #2
    134e:	0018      	movs	r0, r3
    1350:	4b04      	ldr	r3, [pc, #16]	; (1364 <bme280_force_update+0x2c>)
    1352:	4798      	blx	r3
	delay_ms(15);
    1354:	200f      	movs	r0, #15
    1356:	4b04      	ldr	r3, [pc, #16]	; (1368 <bme280_force_update+0x30>)
    1358:	4798      	blx	r3
}
    135a:	46c0      	nop			; (mov r8, r8)
    135c:	46bd      	mov	sp, r7
    135e:	b002      	add	sp, #8
    1360:	bd80      	pop	{r7, pc}
    1362:	46c0      	nop			; (mov r8, r8)
    1364:	00000729 	.word	0x00000729
    1368:	000001a1 	.word	0x000001a1

0000136c <bme280_init>:

void bme280_init(void)
{
    136c:	b580      	push	{r7, lr}
    136e:	b082      	sub	sp, #8
    1370:	af00      	add	r7, sp, #0
	bme280_get_cal_data();
    1372:	4b1c      	ldr	r3, [pc, #112]	; (13e4 <bme280_init+0x78>)
    1374:	4798      	blx	r3
	bme280_calc_cal();
    1376:	4b1c      	ldr	r3, [pc, #112]	; (13e8 <bme280_init+0x7c>)
    1378:	4798      	blx	r3
	bme280_spi_read(&device_id,1,0xD0);
    137a:	4b1c      	ldr	r3, [pc, #112]	; (13ec <bme280_init+0x80>)
    137c:	22d0      	movs	r2, #208	; 0xd0
    137e:	2101      	movs	r1, #1
    1380:	0018      	movs	r0, r3
    1382:	4b1b      	ldr	r3, [pc, #108]	; (13f0 <bme280_init+0x84>)
    1384:	4798      	blx	r3
	uint8_t data[2];
	
	uint8_t temp =  0;
    1386:	1cfb      	adds	r3, r7, #3
    1388:	2200      	movs	r2, #0
    138a:	701a      	strb	r2, [r3, #0]
	bme280_spi_read(&temp,1,0xF2);
    138c:	1cfb      	adds	r3, r7, #3
    138e:	22f2      	movs	r2, #242	; 0xf2
    1390:	2101      	movs	r1, #1
    1392:	0018      	movs	r0, r3
    1394:	4b16      	ldr	r3, [pc, #88]	; (13f0 <bme280_init+0x84>)
    1396:	4798      	blx	r3
	
	data[0] = 0xF2;
    1398:	1d3b      	adds	r3, r7, #4
    139a:	22f2      	movs	r2, #242	; 0xf2
    139c:	701a      	strb	r2, [r3, #0]
	data[1] = 0x01;
    139e:	1d3b      	adds	r3, r7, #4
    13a0:	2201      	movs	r2, #1
    13a2:	705a      	strb	r2, [r3, #1]
	bme280_spi_write(&data,2);
    13a4:	1d3b      	adds	r3, r7, #4
    13a6:	2102      	movs	r1, #2
    13a8:	0018      	movs	r0, r3
    13aa:	4b12      	ldr	r3, [pc, #72]	; (13f4 <bme280_init+0x88>)
    13ac:	4798      	blx	r3
	data[0] = 0xF4;
    13ae:	1d3b      	adds	r3, r7, #4
    13b0:	22f4      	movs	r2, #244	; 0xf4
    13b2:	701a      	strb	r2, [r3, #0]
	data[1] = 0x26;
    13b4:	1d3b      	adds	r3, r7, #4
    13b6:	2226      	movs	r2, #38	; 0x26
    13b8:	705a      	strb	r2, [r3, #1]
	bme280_spi_write(&data,2);
    13ba:	1d3b      	adds	r3, r7, #4
    13bc:	2102      	movs	r1, #2
    13be:	0018      	movs	r0, r3
    13c0:	4b0c      	ldr	r3, [pc, #48]	; (13f4 <bme280_init+0x88>)
    13c2:	4798      	blx	r3
	
	data[0] = 0xF5;
    13c4:	1d3b      	adds	r3, r7, #4
    13c6:	22f5      	movs	r2, #245	; 0xf5
    13c8:	701a      	strb	r2, [r3, #0]
	data[1] = 0xC0;
    13ca:	1d3b      	adds	r3, r7, #4
    13cc:	22c0      	movs	r2, #192	; 0xc0
    13ce:	705a      	strb	r2, [r3, #1]
	bme280_spi_write(&data,2);
    13d0:	1d3b      	adds	r3, r7, #4
    13d2:	2102      	movs	r1, #2
    13d4:	0018      	movs	r0, r3
    13d6:	4b07      	ldr	r3, [pc, #28]	; (13f4 <bme280_init+0x88>)
    13d8:	4798      	blx	r3
    13da:	46c0      	nop			; (mov r8, r8)
    13dc:	46bd      	mov	sp, r7
    13de:	b002      	add	sp, #8
    13e0:	bd80      	pop	{r7, pc}
    13e2:	46c0      	nop			; (mov r8, r8)
    13e4:	00000929 	.word	0x00000929
    13e8:	000009a9 	.word	0x000009a9
    13ec:	2000012c 	.word	0x2000012c
    13f0:	00000785 	.word	0x00000785
    13f4:	00000729 	.word	0x00000729

000013f8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    13f8:	b580      	push	{r7, lr}
    13fa:	b084      	sub	sp, #16
    13fc:	af00      	add	r7, sp, #0
    13fe:	0002      	movs	r2, r0
    1400:	1dfb      	adds	r3, r7, #7
    1402:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1404:	230f      	movs	r3, #15
    1406:	18fb      	adds	r3, r7, r3
    1408:	1dfa      	adds	r2, r7, #7
    140a:	7812      	ldrb	r2, [r2, #0]
    140c:	09d2      	lsrs	r2, r2, #7
    140e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1410:	230e      	movs	r3, #14
    1412:	18fb      	adds	r3, r7, r3
    1414:	1dfa      	adds	r2, r7, #7
    1416:	7812      	ldrb	r2, [r2, #0]
    1418:	0952      	lsrs	r2, r2, #5
    141a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    141c:	4b0d      	ldr	r3, [pc, #52]	; (1454 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    141e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    1420:	230f      	movs	r3, #15
    1422:	18fb      	adds	r3, r7, r3
    1424:	781b      	ldrb	r3, [r3, #0]
    1426:	2b00      	cmp	r3, #0
    1428:	d10f      	bne.n	144a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    142a:	230f      	movs	r3, #15
    142c:	18fb      	adds	r3, r7, r3
    142e:	781b      	ldrb	r3, [r3, #0]
    1430:	009b      	lsls	r3, r3, #2
    1432:	2210      	movs	r2, #16
    1434:	4694      	mov	ip, r2
    1436:	44bc      	add	ip, r7
    1438:	4463      	add	r3, ip
    143a:	3b08      	subs	r3, #8
    143c:	681a      	ldr	r2, [r3, #0]
    143e:	230e      	movs	r3, #14
    1440:	18fb      	adds	r3, r7, r3
    1442:	781b      	ldrb	r3, [r3, #0]
    1444:	01db      	lsls	r3, r3, #7
    1446:	18d3      	adds	r3, r2, r3
    1448:	e000      	b.n	144c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    144a:	2300      	movs	r3, #0
	}
}
    144c:	0018      	movs	r0, r3
    144e:	46bd      	mov	sp, r7
    1450:	b004      	add	sp, #16
    1452:	bd80      	pop	{r7, pc}
    1454:	41004400 	.word	0x41004400

00001458 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    1458:	b580      	push	{r7, lr}
    145a:	b082      	sub	sp, #8
    145c:	af00      	add	r7, sp, #0
    145e:	0002      	movs	r2, r0
    1460:	1dfb      	adds	r3, r7, #7
    1462:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    1464:	1dfb      	adds	r3, r7, #7
    1466:	781b      	ldrb	r3, [r3, #0]
    1468:	0018      	movs	r0, r3
    146a:	4b03      	ldr	r3, [pc, #12]	; (1478 <port_get_group_from_gpio_pin+0x20>)
    146c:	4798      	blx	r3
    146e:	0003      	movs	r3, r0
}
    1470:	0018      	movs	r0, r3
    1472:	46bd      	mov	sp, r7
    1474:	b002      	add	sp, #8
    1476:	bd80      	pop	{r7, pc}
    1478:	000013f9 	.word	0x000013f9

0000147c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    147c:	b580      	push	{r7, lr}
    147e:	b082      	sub	sp, #8
    1480:	af00      	add	r7, sp, #0
    1482:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1484:	687b      	ldr	r3, [r7, #4]
    1486:	2200      	movs	r2, #0
    1488:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    148a:	687b      	ldr	r3, [r7, #4]
    148c:	2201      	movs	r2, #1
    148e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    1490:	687b      	ldr	r3, [r7, #4]
    1492:	2200      	movs	r2, #0
    1494:	709a      	strb	r2, [r3, #2]
}
    1496:	46c0      	nop			; (mov r8, r8)
    1498:	46bd      	mov	sp, r7
    149a:	b002      	add	sp, #8
    149c:	bd80      	pop	{r7, pc}
	...

000014a0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    14a0:	b580      	push	{r7, lr}
    14a2:	b084      	sub	sp, #16
    14a4:	af00      	add	r7, sp, #0
    14a6:	0002      	movs	r2, r0
    14a8:	1dfb      	adds	r3, r7, #7
    14aa:	701a      	strb	r2, [r3, #0]
    14ac:	1dbb      	adds	r3, r7, #6
    14ae:	1c0a      	adds	r2, r1, #0
    14b0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    14b2:	1dfb      	adds	r3, r7, #7
    14b4:	781b      	ldrb	r3, [r3, #0]
    14b6:	0018      	movs	r0, r3
    14b8:	4b0d      	ldr	r3, [pc, #52]	; (14f0 <port_pin_set_output_level+0x50>)
    14ba:	4798      	blx	r3
    14bc:	0003      	movs	r3, r0
    14be:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    14c0:	1dfb      	adds	r3, r7, #7
    14c2:	781b      	ldrb	r3, [r3, #0]
    14c4:	221f      	movs	r2, #31
    14c6:	4013      	ands	r3, r2
    14c8:	2201      	movs	r2, #1
    14ca:	409a      	lsls	r2, r3
    14cc:	0013      	movs	r3, r2
    14ce:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    14d0:	1dbb      	adds	r3, r7, #6
    14d2:	781b      	ldrb	r3, [r3, #0]
    14d4:	2b00      	cmp	r3, #0
    14d6:	d003      	beq.n	14e0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    14d8:	68fb      	ldr	r3, [r7, #12]
    14da:	68ba      	ldr	r2, [r7, #8]
    14dc:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    14de:	e002      	b.n	14e6 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    14e0:	68fb      	ldr	r3, [r7, #12]
    14e2:	68ba      	ldr	r2, [r7, #8]
    14e4:	615a      	str	r2, [r3, #20]
}
    14e6:	46c0      	nop			; (mov r8, r8)
    14e8:	46bd      	mov	sp, r7
    14ea:	b004      	add	sp, #16
    14ec:	bd80      	pop	{r7, pc}
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	00001459 	.word	0x00001459

000014f4 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    14f4:	b580      	push	{r7, lr}
    14f6:	b084      	sub	sp, #16
    14f8:	af00      	add	r7, sp, #0
    14fa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    14fc:	687b      	ldr	r3, [r7, #4]
    14fe:	681b      	ldr	r3, [r3, #0]
    1500:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    1502:	68fb      	ldr	r3, [r7, #12]
    1504:	69db      	ldr	r3, [r3, #28]
    1506:	1e5a      	subs	r2, r3, #1
    1508:	4193      	sbcs	r3, r2
    150a:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    150c:	0018      	movs	r0, r3
    150e:	46bd      	mov	sp, r7
    1510:	b004      	add	sp, #16
    1512:	bd80      	pop	{r7, pc}

00001514 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    1514:	b580      	push	{r7, lr}
    1516:	b082      	sub	sp, #8
    1518:	af00      	add	r7, sp, #0
    151a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    151c:	687b      	ldr	r3, [r7, #4]
    151e:	2201      	movs	r2, #1
    1520:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    1522:	687b      	ldr	r3, [r7, #4]
    1524:	2200      	movs	r2, #0
    1526:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1528:	687b      	ldr	r3, [r7, #4]
    152a:	2200      	movs	r2, #0
    152c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    152e:	687b      	ldr	r3, [r7, #4]
    1530:	22c0      	movs	r2, #192	; 0xc0
    1532:	0392      	lsls	r2, r2, #14
    1534:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    1536:	687b      	ldr	r3, [r7, #4]
    1538:	2200      	movs	r2, #0
    153a:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    153c:	687b      	ldr	r3, [r7, #4]
    153e:	2200      	movs	r2, #0
    1540:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    1542:	687b      	ldr	r3, [r7, #4]
    1544:	2201      	movs	r2, #1
    1546:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    1548:	687b      	ldr	r3, [r7, #4]
    154a:	2201      	movs	r2, #1
    154c:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    154e:	687b      	ldr	r3, [r7, #4]
    1550:	2200      	movs	r2, #0
    1552:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    1554:	687b      	ldr	r3, [r7, #4]
    1556:	2224      	movs	r2, #36	; 0x24
    1558:	2100      	movs	r1, #0
    155a:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    155c:	687b      	ldr	r3, [r7, #4]
    155e:	3318      	adds	r3, #24
    1560:	220c      	movs	r2, #12
    1562:	2100      	movs	r1, #0
    1564:	0018      	movs	r0, r3
    1566:	4b0a      	ldr	r3, [pc, #40]	; (1590 <spi_get_config_defaults+0x7c>)
    1568:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    156a:	687b      	ldr	r3, [r7, #4]
    156c:	4a09      	ldr	r2, [pc, #36]	; (1594 <spi_get_config_defaults+0x80>)
    156e:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    1570:	687b      	ldr	r3, [r7, #4]
    1572:	2200      	movs	r2, #0
    1574:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    1576:	687b      	ldr	r3, [r7, #4]
    1578:	2200      	movs	r2, #0
    157a:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    157c:	687b      	ldr	r3, [r7, #4]
    157e:	2200      	movs	r2, #0
    1580:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    1582:	687b      	ldr	r3, [r7, #4]
    1584:	2200      	movs	r2, #0
    1586:	635a      	str	r2, [r3, #52]	; 0x34

};
    1588:	46c0      	nop			; (mov r8, r8)
    158a:	46bd      	mov	sp, r7
    158c:	b002      	add	sp, #8
    158e:	bd80      	pop	{r7, pc}
    1590:	00006c6d 	.word	0x00006c6d
    1594:	000186a0 	.word	0x000186a0

00001598 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    1598:	b580      	push	{r7, lr}
    159a:	b082      	sub	sp, #8
    159c:	af00      	add	r7, sp, #0
    159e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    15a0:	687b      	ldr	r3, [r7, #4]
    15a2:	220a      	movs	r2, #10
    15a4:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    15a6:	687b      	ldr	r3, [r7, #4]
    15a8:	2200      	movs	r2, #0
    15aa:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    15ac:	687b      	ldr	r3, [r7, #4]
    15ae:	2200      	movs	r2, #0
    15b0:	709a      	strb	r2, [r3, #2]
}
    15b2:	46c0      	nop			; (mov r8, r8)
    15b4:	46bd      	mov	sp, r7
    15b6:	b002      	add	sp, #8
    15b8:	bd80      	pop	{r7, pc}
	...

000015bc <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    15bc:	b580      	push	{r7, lr}
    15be:	b084      	sub	sp, #16
    15c0:	af00      	add	r7, sp, #0
    15c2:	6078      	str	r0, [r7, #4]
    15c4:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    15c6:	683b      	ldr	r3, [r7, #0]
    15c8:	781a      	ldrb	r2, [r3, #0]
    15ca:	687b      	ldr	r3, [r7, #4]
    15cc:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    15ce:	683b      	ldr	r3, [r7, #0]
    15d0:	785a      	ldrb	r2, [r3, #1]
    15d2:	687b      	ldr	r3, [r7, #4]
    15d4:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    15d6:	683b      	ldr	r3, [r7, #0]
    15d8:	789a      	ldrb	r2, [r3, #2]
    15da:	687b      	ldr	r3, [r7, #4]
    15dc:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    15de:	230c      	movs	r3, #12
    15e0:	18fb      	adds	r3, r7, r3
    15e2:	0018      	movs	r0, r3
    15e4:	4b0b      	ldr	r3, [pc, #44]	; (1614 <spi_attach_slave+0x58>)
    15e6:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    15e8:	230c      	movs	r3, #12
    15ea:	18fb      	adds	r3, r7, r3
    15ec:	2201      	movs	r2, #1
    15ee:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    15f0:	687b      	ldr	r3, [r7, #4]
    15f2:	781b      	ldrb	r3, [r3, #0]
    15f4:	220c      	movs	r2, #12
    15f6:	18ba      	adds	r2, r7, r2
    15f8:	0011      	movs	r1, r2
    15fa:	0018      	movs	r0, r3
    15fc:	4b06      	ldr	r3, [pc, #24]	; (1618 <spi_attach_slave+0x5c>)
    15fe:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    1600:	687b      	ldr	r3, [r7, #4]
    1602:	781b      	ldrb	r3, [r3, #0]
    1604:	2101      	movs	r1, #1
    1606:	0018      	movs	r0, r3
    1608:	4b04      	ldr	r3, [pc, #16]	; (161c <spi_attach_slave+0x60>)
    160a:	4798      	blx	r3
}
    160c:	46c0      	nop			; (mov r8, r8)
    160e:	46bd      	mov	sp, r7
    1610:	b004      	add	sp, #16
    1612:	bd80      	pop	{r7, pc}
    1614:	0000147d 	.word	0x0000147d
    1618:	0000272d 	.word	0x0000272d
    161c:	000014a1 	.word	0x000014a1

00001620 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    1620:	b580      	push	{r7, lr}
    1622:	b084      	sub	sp, #16
    1624:	af00      	add	r7, sp, #0
    1626:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1628:	687b      	ldr	r3, [r7, #4]
    162a:	681b      	ldr	r3, [r3, #0]
    162c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    162e:	46c0      	nop			; (mov r8, r8)
    1630:	687b      	ldr	r3, [r7, #4]
    1632:	0018      	movs	r0, r3
    1634:	4b06      	ldr	r3, [pc, #24]	; (1650 <spi_enable+0x30>)
    1636:	4798      	blx	r3
    1638:	1e03      	subs	r3, r0, #0
    163a:	d1f9      	bne.n	1630 <spi_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    163c:	68fb      	ldr	r3, [r7, #12]
    163e:	681b      	ldr	r3, [r3, #0]
    1640:	2202      	movs	r2, #2
    1642:	431a      	orrs	r2, r3
    1644:	68fb      	ldr	r3, [r7, #12]
    1646:	601a      	str	r2, [r3, #0]
}
    1648:	46c0      	nop			; (mov r8, r8)
    164a:	46bd      	mov	sp, r7
    164c:	b004      	add	sp, #16
    164e:	bd80      	pop	{r7, pc}
    1650:	000014f5 	.word	0x000014f5

00001654 <spi_master_init>:
 */ 

#include "spi_master.h"

void spi_master_init(void)
{
    1654:	b580      	push	{r7, lr}
    1656:	b090      	sub	sp, #64	; 0x40
    1658:	af00      	add	r7, sp, #0
	struct spi_config config_spi;
	struct spi_slave_inst_config bme280_slave_config;
	struct spi_slave_inst_config nrf24l01_slave_config;
	
	spi_slave_inst_get_config_defaults(&bme280_slave_config);
    165a:	1d3b      	adds	r3, r7, #4
    165c:	0018      	movs	r0, r3
    165e:	4b23      	ldr	r3, [pc, #140]	; (16ec <spi_master_init+0x98>)
    1660:	4798      	blx	r3
	bme280_slave_config.ss_pin = BME280_CE;
    1662:	1d3b      	adds	r3, r7, #4
    1664:	220a      	movs	r2, #10
    1666:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&bme280_slave_instance, &bme280_slave_config);
    1668:	1d3a      	adds	r2, r7, #4
    166a:	4b21      	ldr	r3, [pc, #132]	; (16f0 <spi_master_init+0x9c>)
    166c:	0011      	movs	r1, r2
    166e:	0018      	movs	r0, r3
    1670:	4b20      	ldr	r3, [pc, #128]	; (16f4 <spi_master_init+0xa0>)
    1672:	4798      	blx	r3
	
	spi_slave_inst_get_config_defaults(&nrf24l01_slave_config);
    1674:	003b      	movs	r3, r7
    1676:	0018      	movs	r0, r3
    1678:	4b1c      	ldr	r3, [pc, #112]	; (16ec <spi_master_init+0x98>)
    167a:	4798      	blx	r3
	nrf24l01_slave_config.ss_pin = NRF24L01_CE;
    167c:	003b      	movs	r3, r7
    167e:	220c      	movs	r2, #12
    1680:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&nrf14l01_slave_instance, &nrf24l01_slave_config);
    1682:	003a      	movs	r2, r7
    1684:	4b1c      	ldr	r3, [pc, #112]	; (16f8 <spi_master_init+0xa4>)
    1686:	0011      	movs	r1, r2
    1688:	0018      	movs	r0, r3
    168a:	4b1a      	ldr	r3, [pc, #104]	; (16f4 <spi_master_init+0xa0>)
    168c:	4798      	blx	r3
	
	
	/* Configure, initialize and enable SERCOM SPI module */
	spi_get_config_defaults(&config_spi);
    168e:	2308      	movs	r3, #8
    1690:	18fb      	adds	r3, r7, r3
    1692:	0018      	movs	r0, r3
    1694:	4b19      	ldr	r3, [pc, #100]	; (16fc <spi_master_init+0xa8>)
    1696:	4798      	blx	r3
	config_spi.mux_setting = SPI_MUX_SETTING;
    1698:	2308      	movs	r3, #8
    169a:	18fb      	adds	r3, r7, r3
    169c:	22c0      	movs	r2, #192	; 0xc0
    169e:	0392      	lsls	r2, r2, #14
    16a0:	60da      	str	r2, [r3, #12]
	/* Configure pad 0 for data in */
	config_spi.pinmux_pad0 = SPI_MOSI;
    16a2:	2308      	movs	r3, #8
    16a4:	18fb      	adds	r3, r7, r3
    16a6:	4a16      	ldr	r2, [pc, #88]	; (1700 <spi_master_init+0xac>)
    16a8:	629a      	str	r2, [r3, #40]	; 0x28
	/* Configure pad 1 as unused */
	config_spi.pinmux_pad1 = SPI_SCK;
    16aa:	2308      	movs	r3, #8
    16ac:	18fb      	adds	r3, r7, r3
    16ae:	4a15      	ldr	r2, [pc, #84]	; (1704 <spi_master_init+0xb0>)
    16b0:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Configure pad 2 for data out */
	config_spi.pinmux_pad2 = PINMUX_UNUSED;
    16b2:	2308      	movs	r3, #8
    16b4:	18fb      	adds	r3, r7, r3
    16b6:	2201      	movs	r2, #1
    16b8:	4252      	negs	r2, r2
    16ba:	631a      	str	r2, [r3, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi.pinmux_pad3 = SPI_MISO;
    16bc:	2308      	movs	r3, #8
    16be:	18fb      	adds	r3, r7, r3
    16c0:	4a11      	ldr	r2, [pc, #68]	; (1708 <spi_master_init+0xb4>)
    16c2:	635a      	str	r2, [r3, #52]	; 0x34
	config_spi.receiver_enable = true;
    16c4:	2308      	movs	r3, #8
    16c6:	18fb      	adds	r3, r7, r3
    16c8:	2201      	movs	r2, #1
    16ca:	749a      	strb	r2, [r3, #18]
	spi_init(&spi_master_instance, SPI_MODULE, &config_spi);
    16cc:	2308      	movs	r3, #8
    16ce:	18fa      	adds	r2, r7, r3
    16d0:	490e      	ldr	r1, [pc, #56]	; (170c <spi_master_init+0xb8>)
    16d2:	4b0f      	ldr	r3, [pc, #60]	; (1710 <spi_master_init+0xbc>)
    16d4:	0018      	movs	r0, r3
    16d6:	4b0f      	ldr	r3, [pc, #60]	; (1714 <spi_master_init+0xc0>)
    16d8:	4798      	blx	r3
	spi_enable(&spi_master_instance);
    16da:	4b0d      	ldr	r3, [pc, #52]	; (1710 <spi_master_init+0xbc>)
    16dc:	0018      	movs	r0, r3
    16de:	4b0e      	ldr	r3, [pc, #56]	; (1718 <spi_master_init+0xc4>)
    16e0:	4798      	blx	r3
}
    16e2:	46c0      	nop			; (mov r8, r8)
    16e4:	46bd      	mov	sp, r7
    16e6:	b010      	add	sp, #64	; 0x40
    16e8:	bd80      	pop	{r7, pc}
    16ea:	46c0      	nop			; (mov r8, r8)
    16ec:	00001599 	.word	0x00001599
    16f0:	20000140 	.word	0x20000140
    16f4:	000015bd 	.word	0x000015bd
    16f8:	20000154 	.word	0x20000154
    16fc:	00001515 	.word	0x00001515
    1700:	00080002 	.word	0x00080002
    1704:	00090002 	.word	0x00090002
    1708:	000b0002 	.word	0x000b0002
    170c:	42000800 	.word	0x42000800
    1710:	20000144 	.word	0x20000144
    1714:	00001f15 	.word	0x00001f15
    1718:	00001621 	.word	0x00001621

0000171c <system_pinmux_get_config_defaults>:
{
    171c:	b580      	push	{r7, lr}
    171e:	b082      	sub	sp, #8
    1720:	af00      	add	r7, sp, #0
    1722:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1724:	687b      	ldr	r3, [r7, #4]
    1726:	2280      	movs	r2, #128	; 0x80
    1728:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    172a:	687b      	ldr	r3, [r7, #4]
    172c:	2200      	movs	r2, #0
    172e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1730:	687b      	ldr	r3, [r7, #4]
    1732:	2201      	movs	r2, #1
    1734:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	2200      	movs	r2, #0
    173a:	70da      	strb	r2, [r3, #3]
}
    173c:	46c0      	nop			; (mov r8, r8)
    173e:	46bd      	mov	sp, r7
    1740:	b002      	add	sp, #8
    1742:	bd80      	pop	{r7, pc}

00001744 <system_pinmux_get_group_from_gpio_pin>:
{
    1744:	b580      	push	{r7, lr}
    1746:	b084      	sub	sp, #16
    1748:	af00      	add	r7, sp, #0
    174a:	0002      	movs	r2, r0
    174c:	1dfb      	adds	r3, r7, #7
    174e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1750:	230f      	movs	r3, #15
    1752:	18fb      	adds	r3, r7, r3
    1754:	1dfa      	adds	r2, r7, #7
    1756:	7812      	ldrb	r2, [r2, #0]
    1758:	09d2      	lsrs	r2, r2, #7
    175a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    175c:	230e      	movs	r3, #14
    175e:	18fb      	adds	r3, r7, r3
    1760:	1dfa      	adds	r2, r7, #7
    1762:	7812      	ldrb	r2, [r2, #0]
    1764:	0952      	lsrs	r2, r2, #5
    1766:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    1768:	4b0d      	ldr	r3, [pc, #52]	; (17a0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    176a:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    176c:	230f      	movs	r3, #15
    176e:	18fb      	adds	r3, r7, r3
    1770:	781b      	ldrb	r3, [r3, #0]
    1772:	2b00      	cmp	r3, #0
    1774:	d10f      	bne.n	1796 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    1776:	230f      	movs	r3, #15
    1778:	18fb      	adds	r3, r7, r3
    177a:	781b      	ldrb	r3, [r3, #0]
    177c:	009b      	lsls	r3, r3, #2
    177e:	2210      	movs	r2, #16
    1780:	4694      	mov	ip, r2
    1782:	44bc      	add	ip, r7
    1784:	4463      	add	r3, ip
    1786:	3b08      	subs	r3, #8
    1788:	681a      	ldr	r2, [r3, #0]
    178a:	230e      	movs	r3, #14
    178c:	18fb      	adds	r3, r7, r3
    178e:	781b      	ldrb	r3, [r3, #0]
    1790:	01db      	lsls	r3, r3, #7
    1792:	18d3      	adds	r3, r2, r3
    1794:	e000      	b.n	1798 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    1796:	2300      	movs	r3, #0
}
    1798:	0018      	movs	r0, r3
    179a:	46bd      	mov	sp, r7
    179c:	b004      	add	sp, #16
    179e:	bd80      	pop	{r7, pc}
    17a0:	41004400 	.word	0x41004400

000017a4 <system_pinmux_pin_get_mux_position>:
 *
 * \return Currently selected peripheral index on the specified pin.
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
    17a4:	b580      	push	{r7, lr}
    17a6:	b086      	sub	sp, #24
    17a8:	af00      	add	r7, sp, #0
    17aa:	0002      	movs	r2, r0
    17ac:	1dfb      	adds	r3, r7, #7
    17ae:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    17b0:	1dfb      	adds	r3, r7, #7
    17b2:	781b      	ldrb	r3, [r3, #0]
    17b4:	0018      	movs	r0, r3
    17b6:	4b19      	ldr	r3, [pc, #100]	; (181c <system_pinmux_pin_get_mux_position+0x78>)
    17b8:	4798      	blx	r3
    17ba:	0003      	movs	r3, r0
    17bc:	617b      	str	r3, [r7, #20]
	uint32_t pin_index = (gpio_pin % 32);
    17be:	1dfb      	adds	r3, r7, #7
    17c0:	781b      	ldrb	r3, [r3, #0]
    17c2:	221f      	movs	r2, #31
    17c4:	4013      	ands	r3, r2
    17c6:	613b      	str	r3, [r7, #16]

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    17c8:	697a      	ldr	r2, [r7, #20]
    17ca:	2140      	movs	r1, #64	; 0x40
    17cc:	693b      	ldr	r3, [r7, #16]
    17ce:	18d3      	adds	r3, r2, r3
    17d0:	185b      	adds	r3, r3, r1
    17d2:	781b      	ldrb	r3, [r3, #0]
    17d4:	b2db      	uxtb	r3, r3
    17d6:	001a      	movs	r2, r3
    17d8:	2301      	movs	r3, #1
    17da:	4013      	ands	r3, r2
    17dc:	d101      	bne.n	17e2 <system_pinmux_pin_get_mux_position+0x3e>
		return SYSTEM_PINMUX_GPIO;
    17de:	2380      	movs	r3, #128	; 0x80
    17e0:	e018      	b.n	1814 <system_pinmux_pin_get_mux_position+0x70>
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    17e2:	693b      	ldr	r3, [r7, #16]
    17e4:	085b      	lsrs	r3, r3, #1
    17e6:	697a      	ldr	r2, [r7, #20]
    17e8:	2130      	movs	r1, #48	; 0x30
    17ea:	18d3      	adds	r3, r2, r3
    17ec:	185b      	adds	r3, r3, r1
    17ee:	781b      	ldrb	r3, [r3, #0]
    17f0:	b2db      	uxtb	r3, r3
    17f2:	60fb      	str	r3, [r7, #12]

	if (pin_index & 1) {
    17f4:	693b      	ldr	r3, [r7, #16]
    17f6:	2201      	movs	r2, #1
    17f8:	4013      	ands	r3, r2
    17fa:	d006      	beq.n	180a <system_pinmux_pin_get_mux_position+0x66>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    17fc:	68fb      	ldr	r3, [r7, #12]
    17fe:	091b      	lsrs	r3, r3, #4
    1800:	b2db      	uxtb	r3, r3
    1802:	220f      	movs	r2, #15
    1804:	4013      	ands	r3, r2
    1806:	b2db      	uxtb	r3, r3
    1808:	e004      	b.n	1814 <system_pinmux_pin_get_mux_position+0x70>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    180a:	68fb      	ldr	r3, [r7, #12]
    180c:	b2db      	uxtb	r3, r3
    180e:	220f      	movs	r2, #15
    1810:	4013      	ands	r3, r2
    1812:	b2db      	uxtb	r3, r3
	}
}
    1814:	0018      	movs	r0, r3
    1816:	46bd      	mov	sp, r7
    1818:	b006      	add	sp, #24
    181a:	bd80      	pop	{r7, pc}
    181c:	00001745 	.word	0x00001745

00001820 <port_get_group_from_gpio_pin>:
{
    1820:	b580      	push	{r7, lr}
    1822:	b082      	sub	sp, #8
    1824:	af00      	add	r7, sp, #0
    1826:	0002      	movs	r2, r0
    1828:	1dfb      	adds	r3, r7, #7
    182a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    182c:	1dfb      	adds	r3, r7, #7
    182e:	781b      	ldrb	r3, [r3, #0]
    1830:	0018      	movs	r0, r3
    1832:	4b03      	ldr	r3, [pc, #12]	; (1840 <port_get_group_from_gpio_pin+0x20>)
    1834:	4798      	blx	r3
    1836:	0003      	movs	r3, r0
}
    1838:	0018      	movs	r0, r3
    183a:	46bd      	mov	sp, r7
    183c:	b002      	add	sp, #8
    183e:	bd80      	pop	{r7, pc}
    1840:	00001745 	.word	0x00001745

00001844 <port_pin_set_output_level>:
{
    1844:	b580      	push	{r7, lr}
    1846:	b084      	sub	sp, #16
    1848:	af00      	add	r7, sp, #0
    184a:	0002      	movs	r2, r0
    184c:	1dfb      	adds	r3, r7, #7
    184e:	701a      	strb	r2, [r3, #0]
    1850:	1dbb      	adds	r3, r7, #6
    1852:	1c0a      	adds	r2, r1, #0
    1854:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    1856:	1dfb      	adds	r3, r7, #7
    1858:	781b      	ldrb	r3, [r3, #0]
    185a:	0018      	movs	r0, r3
    185c:	4b0d      	ldr	r3, [pc, #52]	; (1894 <port_pin_set_output_level+0x50>)
    185e:	4798      	blx	r3
    1860:	0003      	movs	r3, r0
    1862:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1864:	1dfb      	adds	r3, r7, #7
    1866:	781b      	ldrb	r3, [r3, #0]
    1868:	221f      	movs	r2, #31
    186a:	4013      	ands	r3, r2
    186c:	2201      	movs	r2, #1
    186e:	409a      	lsls	r2, r3
    1870:	0013      	movs	r3, r2
    1872:	60bb      	str	r3, [r7, #8]
	if (level) {
    1874:	1dbb      	adds	r3, r7, #6
    1876:	781b      	ldrb	r3, [r3, #0]
    1878:	2b00      	cmp	r3, #0
    187a:	d003      	beq.n	1884 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    187c:	68fb      	ldr	r3, [r7, #12]
    187e:	68ba      	ldr	r2, [r7, #8]
    1880:	619a      	str	r2, [r3, #24]
}
    1882:	e002      	b.n	188a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    1884:	68fb      	ldr	r3, [r7, #12]
    1886:	68ba      	ldr	r2, [r7, #8]
    1888:	615a      	str	r2, [r3, #20]
}
    188a:	46c0      	nop			; (mov r8, r8)
    188c:	46bd      	mov	sp, r7
    188e:	b004      	add	sp, #16
    1890:	bd80      	pop	{r7, pc}
    1892:	46c0      	nop			; (mov r8, r8)
    1894:	00001821 	.word	0x00001821

00001898 <system_gclk_chan_get_config_defaults>:
{
    1898:	b580      	push	{r7, lr}
    189a:	b082      	sub	sp, #8
    189c:	af00      	add	r7, sp, #0
    189e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    18a0:	687b      	ldr	r3, [r7, #4]
    18a2:	2200      	movs	r2, #0
    18a4:	701a      	strb	r2, [r3, #0]
}
    18a6:	46c0      	nop			; (mov r8, r8)
    18a8:	46bd      	mov	sp, r7
    18aa:	b002      	add	sp, #8
    18ac:	bd80      	pop	{r7, pc}
	...

000018b0 <system_apb_clock_set_mask>:
{
    18b0:	b580      	push	{r7, lr}
    18b2:	b082      	sub	sp, #8
    18b4:	af00      	add	r7, sp, #0
    18b6:	0002      	movs	r2, r0
    18b8:	6039      	str	r1, [r7, #0]
    18ba:	1dfb      	adds	r3, r7, #7
    18bc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    18be:	1dfb      	adds	r3, r7, #7
    18c0:	781b      	ldrb	r3, [r3, #0]
    18c2:	2b01      	cmp	r3, #1
    18c4:	d00a      	beq.n	18dc <system_apb_clock_set_mask+0x2c>
    18c6:	2b02      	cmp	r3, #2
    18c8:	d00f      	beq.n	18ea <system_apb_clock_set_mask+0x3a>
    18ca:	2b00      	cmp	r3, #0
    18cc:	d114      	bne.n	18f8 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    18ce:	4b0e      	ldr	r3, [pc, #56]	; (1908 <system_apb_clock_set_mask+0x58>)
    18d0:	4a0d      	ldr	r2, [pc, #52]	; (1908 <system_apb_clock_set_mask+0x58>)
    18d2:	6991      	ldr	r1, [r2, #24]
    18d4:	683a      	ldr	r2, [r7, #0]
    18d6:	430a      	orrs	r2, r1
    18d8:	619a      	str	r2, [r3, #24]
			break;
    18da:	e00f      	b.n	18fc <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    18dc:	4b0a      	ldr	r3, [pc, #40]	; (1908 <system_apb_clock_set_mask+0x58>)
    18de:	4a0a      	ldr	r2, [pc, #40]	; (1908 <system_apb_clock_set_mask+0x58>)
    18e0:	69d1      	ldr	r1, [r2, #28]
    18e2:	683a      	ldr	r2, [r7, #0]
    18e4:	430a      	orrs	r2, r1
    18e6:	61da      	str	r2, [r3, #28]
			break;
    18e8:	e008      	b.n	18fc <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    18ea:	4b07      	ldr	r3, [pc, #28]	; (1908 <system_apb_clock_set_mask+0x58>)
    18ec:	4a06      	ldr	r2, [pc, #24]	; (1908 <system_apb_clock_set_mask+0x58>)
    18ee:	6a11      	ldr	r1, [r2, #32]
    18f0:	683a      	ldr	r2, [r7, #0]
    18f2:	430a      	orrs	r2, r1
    18f4:	621a      	str	r2, [r3, #32]
			break;
    18f6:	e001      	b.n	18fc <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    18f8:	2317      	movs	r3, #23
    18fa:	e000      	b.n	18fe <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    18fc:	2300      	movs	r3, #0
}
    18fe:	0018      	movs	r0, r3
    1900:	46bd      	mov	sp, r7
    1902:	b002      	add	sp, #8
    1904:	bd80      	pop	{r7, pc}
    1906:	46c0      	nop			; (mov r8, r8)
    1908:	40000400 	.word	0x40000400

0000190c <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    190c:	b580      	push	{r7, lr}
    190e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1910:	4b05      	ldr	r3, [pc, #20]	; (1928 <system_is_debugger_present+0x1c>)
    1912:	789b      	ldrb	r3, [r3, #2]
    1914:	b2db      	uxtb	r3, r3
    1916:	001a      	movs	r2, r3
    1918:	2302      	movs	r3, #2
    191a:	4013      	ands	r3, r2
    191c:	1e5a      	subs	r2, r3, #1
    191e:	4193      	sbcs	r3, r2
    1920:	b2db      	uxtb	r3, r3
}
    1922:	0018      	movs	r0, r3
    1924:	46bd      	mov	sp, r7
    1926:	bd80      	pop	{r7, pc}
    1928:	41002000 	.word	0x41002000

0000192c <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    192c:	b580      	push	{r7, lr}
    192e:	b084      	sub	sp, #16
    1930:	af00      	add	r7, sp, #0
    1932:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1934:	687b      	ldr	r3, [r7, #4]
    1936:	681b      	ldr	r3, [r3, #0]
    1938:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    193a:	68fb      	ldr	r3, [r7, #12]
    193c:	7e1b      	ldrb	r3, [r3, #24]
    193e:	b2db      	uxtb	r3, r3
    1940:	001a      	movs	r2, r3
    1942:	2302      	movs	r3, #2
    1944:	4013      	ands	r3, r2
    1946:	1e5a      	subs	r2, r3, #1
    1948:	4193      	sbcs	r3, r2
    194a:	b2db      	uxtb	r3, r3
}
    194c:	0018      	movs	r0, r3
    194e:	46bd      	mov	sp, r7
    1950:	b004      	add	sp, #16
    1952:	bd80      	pop	{r7, pc}

00001954 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    1954:	b580      	push	{r7, lr}
    1956:	b084      	sub	sp, #16
    1958:	af00      	add	r7, sp, #0
    195a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    195c:	687b      	ldr	r3, [r7, #4]
    195e:	681b      	ldr	r3, [r3, #0]
    1960:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1962:	68fb      	ldr	r3, [r7, #12]
    1964:	7e1b      	ldrb	r3, [r3, #24]
    1966:	b2db      	uxtb	r3, r3
    1968:	001a      	movs	r2, r3
    196a:	2301      	movs	r3, #1
    196c:	4013      	ands	r3, r2
    196e:	1e5a      	subs	r2, r3, #1
    1970:	4193      	sbcs	r3, r2
    1972:	b2db      	uxtb	r3, r3
}
    1974:	0018      	movs	r0, r3
    1976:	46bd      	mov	sp, r7
    1978:	b004      	add	sp, #16
    197a:	bd80      	pop	{r7, pc}

0000197c <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    197c:	b580      	push	{r7, lr}
    197e:	b084      	sub	sp, #16
    1980:	af00      	add	r7, sp, #0
    1982:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1984:	687b      	ldr	r3, [r7, #4]
    1986:	681b      	ldr	r3, [r3, #0]
    1988:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    198a:	68fb      	ldr	r3, [r7, #12]
    198c:	7e1b      	ldrb	r3, [r3, #24]
    198e:	b2db      	uxtb	r3, r3
    1990:	001a      	movs	r2, r3
    1992:	2304      	movs	r3, #4
    1994:	4013      	ands	r3, r2
    1996:	1e5a      	subs	r2, r3, #1
    1998:	4193      	sbcs	r3, r2
    199a:	b2db      	uxtb	r3, r3
}
    199c:	0018      	movs	r0, r3
    199e:	46bd      	mov	sp, r7
    19a0:	b004      	add	sp, #16
    19a2:	bd80      	pop	{r7, pc}

000019a4 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    19a4:	b580      	push	{r7, lr}
    19a6:	b084      	sub	sp, #16
    19a8:	af00      	add	r7, sp, #0
    19aa:	6078      	str	r0, [r7, #4]
    19ac:	000a      	movs	r2, r1
    19ae:	1cbb      	adds	r3, r7, #2
    19b0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    19b2:	687b      	ldr	r3, [r7, #4]
    19b4:	681b      	ldr	r3, [r3, #0]
    19b6:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    19b8:	687b      	ldr	r3, [r7, #4]
    19ba:	0018      	movs	r0, r3
    19bc:	4b0a      	ldr	r3, [pc, #40]	; (19e8 <spi_write+0x44>)
    19be:	4798      	blx	r3
    19c0:	0003      	movs	r3, r0
    19c2:	001a      	movs	r2, r3
    19c4:	2301      	movs	r3, #1
    19c6:	4053      	eors	r3, r2
    19c8:	b2db      	uxtb	r3, r3
    19ca:	2b00      	cmp	r3, #0
    19cc:	d001      	beq.n	19d2 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    19ce:	2305      	movs	r3, #5
    19d0:	e006      	b.n	19e0 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    19d2:	1cbb      	adds	r3, r7, #2
    19d4:	881b      	ldrh	r3, [r3, #0]
    19d6:	05db      	lsls	r3, r3, #23
    19d8:	0dda      	lsrs	r2, r3, #23
    19da:	68fb      	ldr	r3, [r7, #12]
    19dc:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    19de:	2300      	movs	r3, #0
}
    19e0:	0018      	movs	r0, r3
    19e2:	46bd      	mov	sp, r7
    19e4:	b004      	add	sp, #16
    19e6:	bd80      	pop	{r7, pc}
    19e8:	00001955 	.word	0x00001955

000019ec <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    19ec:	b580      	push	{r7, lr}
    19ee:	b084      	sub	sp, #16
    19f0:	af00      	add	r7, sp, #0
    19f2:	6078      	str	r0, [r7, #4]
    19f4:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    19f6:	687b      	ldr	r3, [r7, #4]
    19f8:	681b      	ldr	r3, [r3, #0]
    19fa:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    19fc:	687b      	ldr	r3, [r7, #4]
    19fe:	0018      	movs	r0, r3
    1a00:	4b1b      	ldr	r3, [pc, #108]	; (1a70 <spi_read+0x84>)
    1a02:	4798      	blx	r3
    1a04:	0003      	movs	r3, r0
    1a06:	001a      	movs	r2, r3
    1a08:	2301      	movs	r3, #1
    1a0a:	4053      	eors	r3, r2
    1a0c:	b2db      	uxtb	r3, r3
    1a0e:	2b00      	cmp	r3, #0
    1a10:	d001      	beq.n	1a16 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    1a12:	2310      	movs	r3, #16
    1a14:	e027      	b.n	1a66 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    1a16:	230f      	movs	r3, #15
    1a18:	18fb      	adds	r3, r7, r3
    1a1a:	2200      	movs	r2, #0
    1a1c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1a1e:	68bb      	ldr	r3, [r7, #8]
    1a20:	8b5b      	ldrh	r3, [r3, #26]
    1a22:	b29b      	uxth	r3, r3
    1a24:	001a      	movs	r2, r3
    1a26:	2304      	movs	r3, #4
    1a28:	4013      	ands	r3, r2
    1a2a:	d006      	beq.n	1a3a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    1a2c:	230f      	movs	r3, #15
    1a2e:	18fb      	adds	r3, r7, r3
    1a30:	221e      	movs	r2, #30
    1a32:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1a34:	68bb      	ldr	r3, [r7, #8]
    1a36:	2204      	movs	r2, #4
    1a38:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1a3a:	687b      	ldr	r3, [r7, #4]
    1a3c:	799b      	ldrb	r3, [r3, #6]
    1a3e:	2b01      	cmp	r3, #1
    1a40:	d108      	bne.n	1a54 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1a42:	68bb      	ldr	r3, [r7, #8]
    1a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1a46:	b29b      	uxth	r3, r3
    1a48:	05db      	lsls	r3, r3, #23
    1a4a:	0ddb      	lsrs	r3, r3, #23
    1a4c:	b29a      	uxth	r2, r3
    1a4e:	683b      	ldr	r3, [r7, #0]
    1a50:	801a      	strh	r2, [r3, #0]
    1a52:	e005      	b.n	1a60 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1a54:	68bb      	ldr	r3, [r7, #8]
    1a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1a58:	b2db      	uxtb	r3, r3
    1a5a:	b29a      	uxth	r2, r3
    1a5c:	683b      	ldr	r3, [r7, #0]
    1a5e:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    1a60:	230f      	movs	r3, #15
    1a62:	18fb      	adds	r3, r7, r3
    1a64:	781b      	ldrb	r3, [r3, #0]
}
    1a66:	0018      	movs	r0, r3
    1a68:	46bd      	mov	sp, r7
    1a6a:	b004      	add	sp, #16
    1a6c:	bd80      	pop	{r7, pc}
    1a6e:	46c0      	nop			; (mov r8, r8)
    1a70:	0000197d 	.word	0x0000197d

00001a74 <_spi_clear_tx_complete_flag>:
 *
 * \param[in]  module  Pointer to the software instance struct
 */
static void _spi_clear_tx_complete_flag(
		struct spi_module *const module)
{
    1a74:	b580      	push	{r7, lr}
    1a76:	b084      	sub	sp, #16
    1a78:	af00      	add	r7, sp, #0
    1a7a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1a7c:	687b      	ldr	r3, [r7, #4]
    1a7e:	681b      	ldr	r3, [r3, #0]
    1a80:	60fb      	str	r3, [r7, #12]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1a82:	68fb      	ldr	r3, [r7, #12]
    1a84:	2202      	movs	r2, #2
    1a86:	761a      	strb	r2, [r3, #24]
}
    1a88:	46c0      	nop			; (mov r8, r8)
    1a8a:	46bd      	mov	sp, r7
    1a8c:	b004      	add	sp, #16
    1a8e:	bd80      	pop	{r7, pc}

00001a90 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    1a90:	b590      	push	{r4, r7, lr}
    1a92:	b093      	sub	sp, #76	; 0x4c
    1a94:	af00      	add	r7, sp, #0
    1a96:	6078      	str	r0, [r7, #4]
    1a98:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1a9a:	687b      	ldr	r3, [r7, #4]
    1a9c:	681b      	ldr	r3, [r3, #0]
    1a9e:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    1aa0:	687b      	ldr	r3, [r7, #4]
    1aa2:	681b      	ldr	r3, [r3, #0]
    1aa4:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    1aa6:	231c      	movs	r3, #28
    1aa8:	18fb      	adds	r3, r7, r3
    1aaa:	0018      	movs	r0, r3
    1aac:	4b85      	ldr	r3, [pc, #532]	; (1cc4 <_spi_set_config+0x234>)
    1aae:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1ab0:	231c      	movs	r3, #28
    1ab2:	18fb      	adds	r3, r7, r3
    1ab4:	2200      	movs	r2, #0
    1ab6:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    1ab8:	683b      	ldr	r3, [r7, #0]
    1aba:	781b      	ldrb	r3, [r3, #0]
    1abc:	2b00      	cmp	r3, #0
    1abe:	d103      	bne.n	1ac8 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1ac0:	231c      	movs	r3, #28
    1ac2:	18fb      	adds	r3, r7, r3
    1ac4:	2200      	movs	r2, #0
    1ac6:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    1ac8:	683b      	ldr	r3, [r7, #0]
    1aca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
    1acc:	230c      	movs	r3, #12
    1ace:	18fb      	adds	r3, r7, r3
    1ad0:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    1ad2:	683b      	ldr	r3, [r7, #0]
    1ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
    1ad6:	230c      	movs	r3, #12
    1ad8:	18fb      	adds	r3, r7, r3
    1ada:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    1adc:	683b      	ldr	r3, [r7, #0]
    1ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    1ae0:	230c      	movs	r3, #12
    1ae2:	18fb      	adds	r3, r7, r3
    1ae4:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    1ae6:	683b      	ldr	r3, [r7, #0]
    1ae8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    1aea:	230c      	movs	r3, #12
    1aec:	18fb      	adds	r3, r7, r3
    1aee:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1af0:	2347      	movs	r3, #71	; 0x47
    1af2:	18fb      	adds	r3, r7, r3
    1af4:	2200      	movs	r2, #0
    1af6:	701a      	strb	r2, [r3, #0]
    1af8:	e02c      	b.n	1b54 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1afa:	2347      	movs	r3, #71	; 0x47
    1afc:	18fb      	adds	r3, r7, r3
    1afe:	781a      	ldrb	r2, [r3, #0]
    1b00:	230c      	movs	r3, #12
    1b02:	18fb      	adds	r3, r7, r3
    1b04:	0092      	lsls	r2, r2, #2
    1b06:	58d3      	ldr	r3, [r2, r3]
    1b08:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    1b0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1b0c:	2b00      	cmp	r3, #0
    1b0e:	d109      	bne.n	1b24 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1b10:	2347      	movs	r3, #71	; 0x47
    1b12:	18fb      	adds	r3, r7, r3
    1b14:	781a      	ldrb	r2, [r3, #0]
    1b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1b18:	0011      	movs	r1, r2
    1b1a:	0018      	movs	r0, r3
    1b1c:	4b6a      	ldr	r3, [pc, #424]	; (1cc8 <_spi_set_config+0x238>)
    1b1e:	4798      	blx	r3
    1b20:	0003      	movs	r3, r0
    1b22:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1b26:	3301      	adds	r3, #1
    1b28:	d00d      	beq.n	1b46 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1b2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1b2c:	b2da      	uxtb	r2, r3
    1b2e:	231c      	movs	r3, #28
    1b30:	18fb      	adds	r3, r7, r3
    1b32:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1b36:	0c1b      	lsrs	r3, r3, #16
    1b38:	b2db      	uxtb	r3, r3
    1b3a:	221c      	movs	r2, #28
    1b3c:	18ba      	adds	r2, r7, r2
    1b3e:	0011      	movs	r1, r2
    1b40:	0018      	movs	r0, r3
    1b42:	4b62      	ldr	r3, [pc, #392]	; (1ccc <_spi_set_config+0x23c>)
    1b44:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    1b46:	2347      	movs	r3, #71	; 0x47
    1b48:	18fb      	adds	r3, r7, r3
    1b4a:	781a      	ldrb	r2, [r3, #0]
    1b4c:	2347      	movs	r3, #71	; 0x47
    1b4e:	18fb      	adds	r3, r7, r3
    1b50:	3201      	adds	r2, #1
    1b52:	701a      	strb	r2, [r3, #0]
    1b54:	2347      	movs	r3, #71	; 0x47
    1b56:	18fb      	adds	r3, r7, r3
    1b58:	781b      	ldrb	r3, [r3, #0]
    1b5a:	2b03      	cmp	r3, #3
    1b5c:	d9cd      	bls.n	1afa <_spi_set_config+0x6a>
		}
	}

	module->mode             = config->mode;
    1b5e:	683b      	ldr	r3, [r7, #0]
    1b60:	781a      	ldrb	r2, [r3, #0]
    1b62:	687b      	ldr	r3, [r7, #4]
    1b64:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    1b66:	683b      	ldr	r3, [r7, #0]
    1b68:	7c1a      	ldrb	r2, [r3, #16]
    1b6a:	687b      	ldr	r3, [r7, #4]
    1b6c:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    1b6e:	683b      	ldr	r3, [r7, #0]
    1b70:	7c9a      	ldrb	r2, [r3, #18]
    1b72:	687b      	ldr	r3, [r7, #4]
    1b74:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1b76:	683b      	ldr	r3, [r7, #0]
    1b78:	7d1a      	ldrb	r2, [r3, #20]
    1b7a:	687b      	ldr	r3, [r7, #4]
    1b7c:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1b7e:	230a      	movs	r3, #10
    1b80:	18fb      	adds	r3, r7, r3
    1b82:	2200      	movs	r2, #0
    1b84:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    1b86:	2300      	movs	r3, #0
    1b88:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    1b8a:	2300      	movs	r3, #0
    1b8c:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1b8e:	683b      	ldr	r3, [r7, #0]
    1b90:	781b      	ldrb	r3, [r3, #0]
    1b92:	2b01      	cmp	r3, #1
    1b94:	d129      	bne.n	1bea <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1b96:	687b      	ldr	r3, [r7, #4]
    1b98:	681b      	ldr	r3, [r3, #0]
    1b9a:	0018      	movs	r0, r3
    1b9c:	4b4c      	ldr	r3, [pc, #304]	; (1cd0 <_spi_set_config+0x240>)
    1b9e:	4798      	blx	r3
    1ba0:	0003      	movs	r3, r0
    1ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ba6:	3314      	adds	r3, #20
    1ba8:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1bac:	b2db      	uxtb	r3, r3
    1bae:	0018      	movs	r0, r3
    1bb0:	4b48      	ldr	r3, [pc, #288]	; (1cd4 <_spi_set_config+0x244>)
    1bb2:	4798      	blx	r3
    1bb4:	0003      	movs	r3, r0
    1bb6:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1bb8:	683b      	ldr	r3, [r7, #0]
    1bba:	699b      	ldr	r3, [r3, #24]
    1bbc:	2223      	movs	r2, #35	; 0x23
    1bbe:	18bc      	adds	r4, r7, r2
    1bc0:	220a      	movs	r2, #10
    1bc2:	18ba      	adds	r2, r7, r2
    1bc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1bc6:	0018      	movs	r0, r3
    1bc8:	4b43      	ldr	r3, [pc, #268]	; (1cd8 <_spi_set_config+0x248>)
    1bca:	4798      	blx	r3
    1bcc:	0003      	movs	r3, r0
    1bce:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1bd0:	2323      	movs	r3, #35	; 0x23
    1bd2:	18fb      	adds	r3, r7, r3
    1bd4:	781b      	ldrb	r3, [r3, #0]
    1bd6:	2b00      	cmp	r3, #0
    1bd8:	d001      	beq.n	1bde <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1bda:	2317      	movs	r3, #23
    1bdc:	e06d      	b.n	1cba <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1bde:	230a      	movs	r3, #10
    1be0:	18fb      	adds	r3, r7, r3
    1be2:	881b      	ldrh	r3, [r3, #0]
    1be4:	b2da      	uxtb	r2, r3
    1be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1be8:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1bea:	683b      	ldr	r3, [r7, #0]
    1bec:	781b      	ldrb	r3, [r3, #0]
    1bee:	2b00      	cmp	r3, #0
    1bf0:	d11a      	bne.n	1c28 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1bf2:	683b      	ldr	r3, [r7, #0]
    1bf4:	699b      	ldr	r3, [r3, #24]
    1bf6:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1bf8:	683b      	ldr	r3, [r7, #0]
    1bfa:	8b9b      	ldrh	r3, [r3, #28]
    1bfc:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1c02:	683a      	ldr	r2, [r7, #0]
    1c04:	7f92      	ldrb	r2, [r2, #30]
    1c06:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1c08:	683a      	ldr	r2, [r7, #0]
    1c0a:	7fd2      	ldrb	r2, [r2, #31]
    1c0c:	0412      	lsls	r2, r2, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1c0e:	430a      	orrs	r2, r1
		spi_module->ADDR.reg |=
    1c10:	431a      	orrs	r2, r3
    1c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1c14:	625a      	str	r2, [r3, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
    1c16:	683b      	ldr	r3, [r7, #0]
    1c18:	2220      	movs	r2, #32
    1c1a:	5c9b      	ldrb	r3, [r3, r2]
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d003      	beq.n	1c28 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1c22:	2240      	movs	r2, #64	; 0x40
    1c24:	4313      	orrs	r3, r2
    1c26:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1c28:	683b      	ldr	r3, [r7, #0]
    1c2a:	685b      	ldr	r3, [r3, #4]
    1c2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1c2e:	4313      	orrs	r3, r2
    1c30:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1c32:	683b      	ldr	r3, [r7, #0]
    1c34:	689b      	ldr	r3, [r3, #8]
    1c36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1c38:	4313      	orrs	r3, r2
    1c3a:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1c3c:	683b      	ldr	r3, [r7, #0]
    1c3e:	68db      	ldr	r3, [r3, #12]
    1c40:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1c42:	4313      	orrs	r3, r2
    1c44:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1c46:	683b      	ldr	r3, [r7, #0]
    1c48:	7c1b      	ldrb	r3, [r3, #16]
    1c4a:	001a      	movs	r2, r3
    1c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1c4e:	4313      	orrs	r3, r2
    1c50:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1c52:	683b      	ldr	r3, [r7, #0]
    1c54:	7c5b      	ldrb	r3, [r3, #17]
    1c56:	2b00      	cmp	r3, #0
    1c58:	d103      	bne.n	1c62 <_spi_set_config+0x1d2>
    1c5a:	4b20      	ldr	r3, [pc, #128]	; (1cdc <_spi_set_config+0x24c>)
    1c5c:	4798      	blx	r3
    1c5e:	1e03      	subs	r3, r0, #0
    1c60:	d003      	beq.n	1c6a <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1c64:	2280      	movs	r2, #128	; 0x80
    1c66:	4313      	orrs	r3, r2
    1c68:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    1c6a:	683b      	ldr	r3, [r7, #0]
    1c6c:	7c9b      	ldrb	r3, [r3, #18]
    1c6e:	2b00      	cmp	r3, #0
    1c70:	d004      	beq.n	1c7c <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1c74:	2280      	movs	r2, #128	; 0x80
    1c76:	0292      	lsls	r2, r2, #10
    1c78:	4313      	orrs	r3, r2
    1c7a:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1c7c:	683b      	ldr	r3, [r7, #0]
    1c7e:	7cdb      	ldrb	r3, [r3, #19]
    1c80:	2b00      	cmp	r3, #0
    1c82:	d004      	beq.n	1c8e <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1c86:	2280      	movs	r2, #128	; 0x80
    1c88:	0092      	lsls	r2, r2, #2
    1c8a:	4313      	orrs	r3, r2
    1c8c:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1c8e:	683b      	ldr	r3, [r7, #0]
    1c90:	7d1b      	ldrb	r3, [r3, #20]
    1c92:	2b00      	cmp	r3, #0
    1c94:	d004      	beq.n	1ca0 <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1c98:	2280      	movs	r2, #128	; 0x80
    1c9a:	0192      	lsls	r2, r2, #6
    1c9c:	4313      	orrs	r3, r2
    1c9e:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1ca2:	681a      	ldr	r2, [r3, #0]
    1ca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1ca6:	431a      	orrs	r2, r3
    1ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1caa:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1cae:	685a      	ldr	r2, [r3, #4]
    1cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1cb2:	431a      	orrs	r2, r3
    1cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1cb6:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    1cb8:	2300      	movs	r3, #0
}
    1cba:	0018      	movs	r0, r3
    1cbc:	46bd      	mov	sp, r7
    1cbe:	b013      	add	sp, #76	; 0x4c
    1cc0:	bd90      	pop	{r4, r7, pc}
    1cc2:	46c0      	nop			; (mov r8, r8)
    1cc4:	0000171d 	.word	0x0000171d
    1cc8:	0000051d 	.word	0x0000051d
    1ccc:	0000328d 	.word	0x0000328d
    1cd0:	000006d9 	.word	0x000006d9
    1cd4:	000030c5 	.word	0x000030c5
    1cd8:	00000413 	.word	0x00000413
    1cdc:	0000190d 	.word	0x0000190d

00001ce0 <_spi_check_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_check_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    1ce0:	b590      	push	{r4, r7, lr}
    1ce2:	b091      	sub	sp, #68	; 0x44
    1ce4:	af00      	add	r7, sp, #0
    1ce6:	6078      	str	r0, [r7, #4]
    1ce8:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1cea:	687b      	ldr	r3, [r7, #4]
    1cec:	681b      	ldr	r3, [r3, #0]
    1cee:	62fb      	str	r3, [r7, #44]	; 0x2c
	Sercom *const hw = module->hw;
    1cf0:	687b      	ldr	r3, [r7, #4]
    1cf2:	681b      	ldr	r3, [r3, #0]
    1cf4:	62bb      	str	r3, [r7, #40]	; 0x28

	uint32_t pad_pinmuxes[] = {
		config->pinmux_pad0, config->pinmux_pad1,
    1cf6:	683b      	ldr	r3, [r7, #0]
    1cf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
    1cfa:	230c      	movs	r3, #12
    1cfc:	18fb      	adds	r3, r7, r3
    1cfe:	601a      	str	r2, [r3, #0]
		config->pinmux_pad0, config->pinmux_pad1,
    1d00:	683b      	ldr	r3, [r7, #0]
    1d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
    1d04:	230c      	movs	r3, #12
    1d06:	18fb      	adds	r3, r7, r3
    1d08:	605a      	str	r2, [r3, #4]
		config->pinmux_pad2, config->pinmux_pad3
    1d0a:	683b      	ldr	r3, [r7, #0]
    1d0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    1d0e:	230c      	movs	r3, #12
    1d10:	18fb      	adds	r3, r7, r3
    1d12:	609a      	str	r2, [r3, #8]
		config->pinmux_pad2, config->pinmux_pad3
    1d14:	683b      	ldr	r3, [r7, #0]
    1d16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    1d18:	230c      	movs	r3, #12
    1d1a:	18fb      	adds	r3, r7, r3
    1d1c:	60da      	str	r2, [r3, #12]
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1d1e:	233f      	movs	r3, #63	; 0x3f
    1d20:	18fb      	adds	r3, r7, r3
    1d22:	2200      	movs	r2, #0
    1d24:	701a      	strb	r2, [r3, #0]
    1d26:	e030      	b.n	1d8a <_spi_check_config+0xaa>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1d28:	233f      	movs	r3, #63	; 0x3f
    1d2a:	18fb      	adds	r3, r7, r3
    1d2c:	781a      	ldrb	r2, [r3, #0]
    1d2e:	230c      	movs	r3, #12
    1d30:	18fb      	adds	r3, r7, r3
    1d32:	0092      	lsls	r2, r2, #2
    1d34:	58d3      	ldr	r3, [r2, r3]
    1d36:	63bb      	str	r3, [r7, #56]	; 0x38

		if (current_pinmux == PINMUX_DEFAULT) {
    1d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1d3a:	2b00      	cmp	r3, #0
    1d3c:	d109      	bne.n	1d52 <_spi_check_config+0x72>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1d3e:	233f      	movs	r3, #63	; 0x3f
    1d40:	18fb      	adds	r3, r7, r3
    1d42:	781a      	ldrb	r2, [r3, #0]
    1d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1d46:	0011      	movs	r1, r2
    1d48:	0018      	movs	r0, r3
    1d4a:	4b6e      	ldr	r3, [pc, #440]	; (1f04 <_spi_check_config+0x224>)
    1d4c:	4798      	blx	r3
    1d4e:	0003      	movs	r3, r0
    1d50:	63bb      	str	r3, [r7, #56]	; 0x38
		}

		if (current_pinmux == PINMUX_UNUSED) {
    1d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1d54:	3301      	adds	r3, #1
    1d56:	d010      	beq.n	1d7a <_spi_check_config+0x9a>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    1d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1d5a:	041b      	lsls	r3, r3, #16
    1d5c:	0c1c      	lsrs	r4, r3, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    1d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1d60:	0c1b      	lsrs	r3, r3, #16
    1d62:	b2db      	uxtb	r3, r3
    1d64:	0018      	movs	r0, r3
    1d66:	4b68      	ldr	r3, [pc, #416]	; (1f08 <_spi_check_config+0x228>)
    1d68:	4798      	blx	r3
    1d6a:	0003      	movs	r3, r0
		if ((current_pinmux & 0xFFFF) !=
    1d6c:	429c      	cmp	r4, r3
    1d6e:	d005      	beq.n	1d7c <_spi_check_config+0x9c>
			module->hw = NULL;
    1d70:	687b      	ldr	r3, [r7, #4]
    1d72:	2200      	movs	r2, #0
    1d74:	601a      	str	r2, [r3, #0]
			return STATUS_ERR_DENIED;
    1d76:	231c      	movs	r3, #28
    1d78:	e0bf      	b.n	1efa <_spi_check_config+0x21a>
			continue;
    1d7a:	46c0      	nop			; (mov r8, r8)
	for (uint8_t pad = 0; pad < 4; pad++) {
    1d7c:	233f      	movs	r3, #63	; 0x3f
    1d7e:	18fb      	adds	r3, r7, r3
    1d80:	781a      	ldrb	r2, [r3, #0]
    1d82:	233f      	movs	r3, #63	; 0x3f
    1d84:	18fb      	adds	r3, r7, r3
    1d86:	3201      	adds	r2, #1
    1d88:	701a      	strb	r2, [r3, #0]
    1d8a:	233f      	movs	r3, #63	; 0x3f
    1d8c:	18fb      	adds	r3, r7, r3
    1d8e:	781b      	ldrb	r3, [r3, #0]
    1d90:	2b03      	cmp	r3, #3
    1d92:	d9c9      	bls.n	1d28 <_spi_check_config+0x48>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    1d94:	2013      	movs	r0, #19
    1d96:	4b5d      	ldr	r3, [pc, #372]	; (1f0c <_spi_check_config+0x22c>)
    1d98:	4798      	blx	r3
    1d9a:	0003      	movs	r3, r0
    1d9c:	627b      	str	r3, [r7, #36]	; 0x24
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    1d9e:	2300      	movs	r3, #0
    1da0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t ctrlb = 0;
    1da2:	2300      	movs	r3, #0
    1da4:	633b      	str	r3, [r7, #48]	; 0x30
#  if CONF_SPI_SLAVE_ENABLE == true
	uint32_t addr = 0;
    1da6:	2300      	movs	r3, #0
    1da8:	623b      	str	r3, [r7, #32]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    1daa:	683b      	ldr	r3, [r7, #0]
    1dac:	781b      	ldrb	r3, [r3, #0]
    1dae:	2b01      	cmp	r3, #1
    1db0:	d121      	bne.n	1df6 <_spi_check_config+0x116>
		enum status_code error_code = _sercom_get_sync_baud_val(
    1db2:	683b      	ldr	r3, [r7, #0]
    1db4:	699b      	ldr	r3, [r3, #24]
    1db6:	221f      	movs	r2, #31
    1db8:	18bc      	adds	r4, r7, r2
    1dba:	220a      	movs	r2, #10
    1dbc:	18ba      	adds	r2, r7, r2
    1dbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1dc0:	0018      	movs	r0, r3
    1dc2:	4b53      	ldr	r3, [pc, #332]	; (1f10 <_spi_check_config+0x230>)
    1dc4:	4798      	blx	r3
    1dc6:	0003      	movs	r3, r0
    1dc8:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    1dca:	231f      	movs	r3, #31
    1dcc:	18fb      	adds	r3, r7, r3
    1dce:	781b      	ldrb	r3, [r3, #0]
    1dd0:	2b00      	cmp	r3, #0
    1dd2:	d001      	beq.n	1dd8 <_spi_check_config+0xf8>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1dd4:	2317      	movs	r3, #23
    1dd6:	e090      	b.n	1efa <_spi_check_config+0x21a>
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1dda:	7b1b      	ldrb	r3, [r3, #12]
    1ddc:	b2da      	uxtb	r2, r3
    1dde:	230a      	movs	r3, #10
    1de0:	18fb      	adds	r3, r7, r3
    1de2:	881b      	ldrh	r3, [r3, #0]
    1de4:	b2db      	uxtb	r3, r3
    1de6:	429a      	cmp	r2, r3
    1de8:	d001      	beq.n	1dee <_spi_check_config+0x10e>
			return STATUS_ERR_DENIED;
    1dea:	231c      	movs	r3, #28
    1dec:	e085      	b.n	1efa <_spi_check_config+0x21a>
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    1dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1df0:	220c      	movs	r2, #12
    1df2:	4313      	orrs	r3, r2
    1df4:	637b      	str	r3, [r7, #52]	; 0x34
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1df6:	683b      	ldr	r3, [r7, #0]
    1df8:	781b      	ldrb	r3, [r3, #0]
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	d129      	bne.n	1e52 <_spi_check_config+0x172>

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    1dfe:	683b      	ldr	r3, [r7, #0]
    1e00:	699b      	ldr	r3, [r3, #24]
    1e02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1e04:	4313      	orrs	r3, r2
    1e06:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    1e08:	683b      	ldr	r3, [r7, #0]
    1e0a:	8b9b      	ldrh	r3, [r3, #28]
    1e0c:	001a      	movs	r2, r3
    1e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1e10:	4313      	orrs	r3, r2
    1e12:	633b      	str	r3, [r7, #48]	; 0x30

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1e14:	683b      	ldr	r3, [r7, #0]
    1e16:	7f9b      	ldrb	r3, [r3, #30]
    1e18:	001a      	movs	r2, r3
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1e1a:	683b      	ldr	r3, [r7, #0]
    1e1c:	7fdb      	ldrb	r3, [r3, #31]
    1e1e:	041b      	lsls	r3, r3, #16
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1e20:	4313      	orrs	r3, r2
    1e22:	001a      	movs	r2, r3
    1e24:	6a3b      	ldr	r3, [r7, #32]
    1e26:	4313      	orrs	r3, r2
    1e28:	623b      	str	r3, [r7, #32]
		if (spi_module->CTRLA.reg != addr) {
    1e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1e2c:	681a      	ldr	r2, [r3, #0]
    1e2e:	6a3b      	ldr	r3, [r7, #32]
    1e30:	429a      	cmp	r2, r3
    1e32:	d001      	beq.n	1e38 <_spi_check_config+0x158>
			return STATUS_ERR_DENIED;
    1e34:	231c      	movs	r3, #28
    1e36:	e060      	b.n	1efa <_spi_check_config+0x21a>
		}

		if (config->mode_specific.slave.preload_enable) {
    1e38:	683b      	ldr	r3, [r7, #0]
    1e3a:	2220      	movs	r2, #32
    1e3c:	5c9b      	ldrb	r3, [r3, r2]
    1e3e:	2b00      	cmp	r3, #0
    1e40:	d003      	beq.n	1e4a <_spi_check_config+0x16a>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1e44:	2240      	movs	r2, #64	; 0x40
    1e46:	4313      	orrs	r3, r2
    1e48:	633b      	str	r3, [r7, #48]	; 0x30
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    1e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1e4c:	2208      	movs	r2, #8
    1e4e:	4313      	orrs	r3, r2
    1e50:	637b      	str	r3, [r7, #52]	; 0x34
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
    1e52:	683b      	ldr	r3, [r7, #0]
    1e54:	685b      	ldr	r3, [r3, #4]
    1e56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1e58:	4313      	orrs	r3, r2
    1e5a:	637b      	str	r3, [r7, #52]	; 0x34

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1e5c:	683b      	ldr	r3, [r7, #0]
    1e5e:	689b      	ldr	r3, [r3, #8]
    1e60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1e62:	4313      	orrs	r3, r2
    1e64:	637b      	str	r3, [r7, #52]	; 0x34

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1e66:	683b      	ldr	r3, [r7, #0]
    1e68:	68db      	ldr	r3, [r3, #12]
    1e6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1e6c:	4313      	orrs	r3, r2
    1e6e:	637b      	str	r3, [r7, #52]	; 0x34

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1e70:	683b      	ldr	r3, [r7, #0]
    1e72:	7c1b      	ldrb	r3, [r3, #16]
    1e74:	001a      	movs	r2, r3
    1e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1e78:	4313      	orrs	r3, r2
    1e7a:	633b      	str	r3, [r7, #48]	; 0x30

	if (config->run_in_standby) {
    1e7c:	683b      	ldr	r3, [r7, #0]
    1e7e:	7c5b      	ldrb	r3, [r3, #17]
    1e80:	2b00      	cmp	r3, #0
    1e82:	d003      	beq.n	1e8c <_spi_check_config+0x1ac>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1e86:	2280      	movs	r2, #128	; 0x80
    1e88:	4313      	orrs	r3, r2
    1e8a:	637b      	str	r3, [r7, #52]	; 0x34
	}

	if (config->receiver_enable) {
    1e8c:	683b      	ldr	r3, [r7, #0]
    1e8e:	7c9b      	ldrb	r3, [r3, #18]
    1e90:	2b00      	cmp	r3, #0
    1e92:	d004      	beq.n	1e9e <_spi_check_config+0x1be>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1e96:	2280      	movs	r2, #128	; 0x80
    1e98:	0292      	lsls	r2, r2, #10
    1e9a:	4313      	orrs	r3, r2
    1e9c:	633b      	str	r3, [r7, #48]	; 0x30
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1e9e:	683b      	ldr	r3, [r7, #0]
    1ea0:	7cdb      	ldrb	r3, [r3, #19]
    1ea2:	2b00      	cmp	r3, #0
    1ea4:	d004      	beq.n	1eb0 <_spi_check_config+0x1d0>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1ea8:	2280      	movs	r2, #128	; 0x80
    1eaa:	0092      	lsls	r2, r2, #2
    1eac:	4313      	orrs	r3, r2
    1eae:	633b      	str	r3, [r7, #48]	; 0x30
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1eb0:	683b      	ldr	r3, [r7, #0]
    1eb2:	7d1b      	ldrb	r3, [r3, #20]
    1eb4:	2b00      	cmp	r3, #0
    1eb6:	d004      	beq.n	1ec2 <_spi_check_config+0x1e2>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1eba:	2280      	movs	r2, #128	; 0x80
    1ebc:	0192      	lsls	r2, r2, #6
    1ebe:	4313      	orrs	r3, r2
    1ec0:	633b      	str	r3, [r7, #48]	; 0x30
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    1ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1ec4:	2202      	movs	r2, #2
    1ec6:	4313      	orrs	r3, r2
    1ec8:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    1eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ecc:	681a      	ldr	r2, [r3, #0]
    1ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1ed0:	429a      	cmp	r2, r3
    1ed2:	d10e      	bne.n	1ef2 <_spi_check_config+0x212>
			spi_module->CTRLB.reg == ctrlb) {
    1ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ed6:	685a      	ldr	r2, [r3, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    1ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1eda:	429a      	cmp	r2, r3
    1edc:	d109      	bne.n	1ef2 <_spi_check_config+0x212>
		module->mode           = config->mode;
    1ede:	683b      	ldr	r3, [r7, #0]
    1ee0:	781a      	ldrb	r2, [r3, #0]
    1ee2:	687b      	ldr	r3, [r7, #4]
    1ee4:	715a      	strb	r2, [r3, #5]
		module->character_size = config->character_size;
    1ee6:	683b      	ldr	r3, [r7, #0]
    1ee8:	7c1a      	ldrb	r2, [r3, #16]
    1eea:	687b      	ldr	r3, [r7, #4]
    1eec:	719a      	strb	r2, [r3, #6]
		return STATUS_OK;
    1eee:	2300      	movs	r3, #0
    1ef0:	e003      	b.n	1efa <_spi_check_config+0x21a>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    1ef2:	687b      	ldr	r3, [r7, #4]
    1ef4:	2200      	movs	r2, #0
    1ef6:	601a      	str	r2, [r3, #0]

	return STATUS_ERR_DENIED;
    1ef8:	231c      	movs	r3, #28
}
    1efa:	0018      	movs	r0, r3
    1efc:	46bd      	mov	sp, r7
    1efe:	b011      	add	sp, #68	; 0x44
    1f00:	bd90      	pop	{r4, r7, pc}
    1f02:	46c0      	nop			; (mov r8, r8)
    1f04:	0000051d 	.word	0x0000051d
    1f08:	000017a5 	.word	0x000017a5
    1f0c:	000030c5 	.word	0x000030c5
    1f10:	00000413 	.word	0x00000413

00001f14 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1f14:	b580      	push	{r7, lr}
    1f16:	b08a      	sub	sp, #40	; 0x28
    1f18:	af00      	add	r7, sp, #0
    1f1a:	60f8      	str	r0, [r7, #12]
    1f1c:	60b9      	str	r1, [r7, #8]
    1f1e:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1f20:	68fb      	ldr	r3, [r7, #12]
    1f22:	68ba      	ldr	r2, [r7, #8]
    1f24:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    1f26:	68fb      	ldr	r3, [r7, #12]
    1f28:	681b      	ldr	r3, [r3, #0]
    1f2a:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1f2e:	681b      	ldr	r3, [r3, #0]
    1f30:	2202      	movs	r2, #2
    1f32:	4013      	ands	r3, r2
    1f34:	d007      	beq.n	1f46 <spi_init+0x32>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
    1f36:	687a      	ldr	r2, [r7, #4]
    1f38:	68fb      	ldr	r3, [r7, #12]
    1f3a:	0011      	movs	r1, r2
    1f3c:	0018      	movs	r0, r3
    1f3e:	4b2f      	ldr	r3, [pc, #188]	; (1ffc <spi_init+0xe8>)
    1f40:	4798      	blx	r3
    1f42:	0003      	movs	r3, r0
    1f44:	e055      	b.n	1ff2 <spi_init+0xde>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1f48:	681b      	ldr	r3, [r3, #0]
    1f4a:	2201      	movs	r2, #1
    1f4c:	4013      	ands	r3, r2
    1f4e:	d001      	beq.n	1f54 <spi_init+0x40>
		return STATUS_BUSY;
    1f50:	2305      	movs	r3, #5
    1f52:	e04e      	b.n	1ff2 <spi_init+0xde>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1f54:	68fb      	ldr	r3, [r7, #12]
    1f56:	681b      	ldr	r3, [r3, #0]
    1f58:	0018      	movs	r0, r3
    1f5a:	4b29      	ldr	r3, [pc, #164]	; (2000 <STACK_SIZE>)
    1f5c:	4798      	blx	r3
    1f5e:	0003      	movs	r3, r0
    1f60:	623b      	str	r3, [r7, #32]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1f62:	6a3b      	ldr	r3, [r7, #32]
    1f64:	3302      	adds	r3, #2
    1f66:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1f68:	6a3b      	ldr	r3, [r7, #32]
    1f6a:	3314      	adds	r3, #20
    1f6c:	61bb      	str	r3, [r7, #24]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1f6e:	2201      	movs	r2, #1
    1f70:	69fb      	ldr	r3, [r7, #28]
    1f72:	409a      	lsls	r2, r3
    1f74:	0013      	movs	r3, r2
    1f76:	0019      	movs	r1, r3
    1f78:	2002      	movs	r0, #2
    1f7a:	4b22      	ldr	r3, [pc, #136]	; (2004 <STACK_SIZE+0x4>)
    1f7c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    1f7e:	2314      	movs	r3, #20
    1f80:	18fb      	adds	r3, r7, r3
    1f82:	0018      	movs	r0, r3
    1f84:	4b20      	ldr	r3, [pc, #128]	; (2008 <STACK_SIZE+0x8>)
    1f86:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    1f88:	687b      	ldr	r3, [r7, #4]
    1f8a:	2224      	movs	r2, #36	; 0x24
    1f8c:	5c9a      	ldrb	r2, [r3, r2]
    1f8e:	2314      	movs	r3, #20
    1f90:	18fb      	adds	r3, r7, r3
    1f92:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1f94:	69bb      	ldr	r3, [r7, #24]
    1f96:	b2db      	uxtb	r3, r3
    1f98:	2214      	movs	r2, #20
    1f9a:	18ba      	adds	r2, r7, r2
    1f9c:	0011      	movs	r1, r2
    1f9e:	0018      	movs	r0, r3
    1fa0:	4b1a      	ldr	r3, [pc, #104]	; (200c <STACK_SIZE+0xc>)
    1fa2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1fa4:	69bb      	ldr	r3, [r7, #24]
    1fa6:	b2db      	uxtb	r3, r3
    1fa8:	0018      	movs	r0, r3
    1faa:	4b19      	ldr	r3, [pc, #100]	; (2010 <STACK_SIZE+0x10>)
    1fac:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1fae:	687b      	ldr	r3, [r7, #4]
    1fb0:	2224      	movs	r2, #36	; 0x24
    1fb2:	5c9b      	ldrb	r3, [r3, r2]
    1fb4:	2100      	movs	r1, #0
    1fb6:	0018      	movs	r0, r3
    1fb8:	4b16      	ldr	r3, [pc, #88]	; (2014 <STACK_SIZE+0x14>)
    1fba:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1fbc:	687b      	ldr	r3, [r7, #4]
    1fbe:	781b      	ldrb	r3, [r3, #0]
    1fc0:	2b01      	cmp	r3, #1
    1fc2:	d105      	bne.n	1fd0 <spi_init+0xbc>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1fc6:	681b      	ldr	r3, [r3, #0]
    1fc8:	220c      	movs	r2, #12
    1fca:	431a      	orrs	r2, r3
    1fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1fce:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1fd0:	687b      	ldr	r3, [r7, #4]
    1fd2:	781b      	ldrb	r3, [r3, #0]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d105      	bne.n	1fe4 <spi_init+0xd0>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1fda:	681b      	ldr	r3, [r3, #0]
    1fdc:	2208      	movs	r2, #8
    1fde:	431a      	orrs	r2, r3
    1fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1fe2:	601a      	str	r2, [r3, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    1fe4:	687a      	ldr	r2, [r7, #4]
    1fe6:	68fb      	ldr	r3, [r7, #12]
    1fe8:	0011      	movs	r1, r2
    1fea:	0018      	movs	r0, r3
    1fec:	4b0a      	ldr	r3, [pc, #40]	; (2018 <STACK_SIZE+0x18>)
    1fee:	4798      	blx	r3
    1ff0:	0003      	movs	r3, r0
}
    1ff2:	0018      	movs	r0, r3
    1ff4:	46bd      	mov	sp, r7
    1ff6:	b00a      	add	sp, #40	; 0x28
    1ff8:	bd80      	pop	{r7, pc}
    1ffa:	46c0      	nop			; (mov r8, r8)
    1ffc:	00001ce1 	.word	0x00001ce1
    2000:	000006d9 	.word	0x000006d9
    2004:	000018b1 	.word	0x000018b1
    2008:	00001899 	.word	0x00001899
    200c:	00002fa1 	.word	0x00002fa1
    2010:	00002fe5 	.word	0x00002fe5
    2014:	00000491 	.word	0x00000491
    2018:	00001a91 	.word	0x00001a91

0000201c <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    201c:	b590      	push	{r4, r7, lr}
    201e:	b089      	sub	sp, #36	; 0x24
    2020:	af00      	add	r7, sp, #0
    2022:	60f8      	str	r0, [r7, #12]
    2024:	60b9      	str	r1, [r7, #8]
    2026:	0019      	movs	r1, r3
    2028:	1dbb      	adds	r3, r7, #6
    202a:	801a      	strh	r2, [r3, #0]
    202c:	1d3b      	adds	r3, r7, #4
    202e:	1c0a      	adds	r2, r1, #0
    2030:	801a      	strh	r2, [r3, #0]
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    2032:	1dbb      	adds	r3, r7, #6
    2034:	881b      	ldrh	r3, [r3, #0]
    2036:	2b00      	cmp	r3, #0
    2038:	d101      	bne.n	203e <spi_read_buffer_wait+0x22>
		return STATUS_ERR_INVALID_ARG;
    203a:	2317      	movs	r3, #23
    203c:	e0b2      	b.n	21a4 <spi_read_buffer_wait+0x188>
	}

	if (!(module->receiver_enabled)) {
    203e:	68fb      	ldr	r3, [r7, #12]
    2040:	79db      	ldrb	r3, [r3, #7]
    2042:	2201      	movs	r2, #1
    2044:	4053      	eors	r3, r2
    2046:	b2db      	uxtb	r3, r3
    2048:	2b00      	cmp	r3, #0
    204a:	d001      	beq.n	2050 <spi_read_buffer_wait+0x34>
		return STATUS_ERR_DENIED;
    204c:	231c      	movs	r3, #28
    204e:	e0a9      	b.n	21a4 <spi_read_buffer_wait+0x188>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2050:	68fb      	ldr	r3, [r7, #12]
    2052:	795b      	ldrb	r3, [r3, #5]
    2054:	2b00      	cmp	r3, #0
    2056:	d109      	bne.n	206c <spi_read_buffer_wait+0x50>
    2058:	68fb      	ldr	r3, [r7, #12]
    205a:	0018      	movs	r0, r3
    205c:	4b53      	ldr	r3, [pc, #332]	; (21ac <spi_read_buffer_wait+0x190>)
    205e:	4798      	blx	r3
    2060:	1e03      	subs	r3, r0, #0
    2062:	d003      	beq.n	206c <spi_read_buffer_wait+0x50>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    2064:	68fb      	ldr	r3, [r7, #12]
    2066:	0018      	movs	r0, r3
    2068:	4b51      	ldr	r3, [pc, #324]	; (21b0 <spi_read_buffer_wait+0x194>)
    206a:	4798      	blx	r3
	}
#  endif
	uint16_t rx_pos = 0;
    206c:	231e      	movs	r3, #30
    206e:	18fb      	adds	r3, r7, r3
    2070:	2200      	movs	r2, #0
    2072:	801a      	strh	r2, [r3, #0]

	while (length--) {
    2074:	e08d      	b.n	2192 <spi_read_buffer_wait+0x176>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    2076:	68fb      	ldr	r3, [r7, #12]
    2078:	795b      	ldrb	r3, [r3, #5]
    207a:	2b01      	cmp	r3, #1
    207c:	d112      	bne.n	20a4 <spi_read_buffer_wait+0x88>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    207e:	46c0      	nop			; (mov r8, r8)
    2080:	68fb      	ldr	r3, [r7, #12]
    2082:	0018      	movs	r0, r3
    2084:	4b4b      	ldr	r3, [pc, #300]	; (21b4 <spi_read_buffer_wait+0x198>)
    2086:	4798      	blx	r3
    2088:	0003      	movs	r3, r0
    208a:	001a      	movs	r2, r3
    208c:	2301      	movs	r3, #1
    208e:	4053      	eors	r3, r2
    2090:	b2db      	uxtb	r3, r3
    2092:	2b00      	cmp	r3, #0
    2094:	d1f4      	bne.n	2080 <spi_read_buffer_wait+0x64>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
    2096:	1d3b      	adds	r3, r7, #4
    2098:	881a      	ldrh	r2, [r3, #0]
    209a:	68fb      	ldr	r3, [r7, #12]
    209c:	0011      	movs	r1, r2
    209e:	0018      	movs	r0, r3
    20a0:	4b45      	ldr	r3, [pc, #276]	; (21b8 <spi_read_buffer_wait+0x19c>)
    20a2:	4798      	blx	r3
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    20a4:	68fb      	ldr	r3, [r7, #12]
    20a6:	795b      	ldrb	r3, [r3, #5]
    20a8:	2b00      	cmp	r3, #0
    20aa:	d12a      	bne.n	2102 <spi_read_buffer_wait+0xe6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    20ac:	2300      	movs	r3, #0
    20ae:	61bb      	str	r3, [r7, #24]
    20b0:	e008      	b.n	20c4 <spi_read_buffer_wait+0xa8>
				if (spi_is_ready_to_read(module)) {
    20b2:	68fb      	ldr	r3, [r7, #12]
    20b4:	0018      	movs	r0, r3
    20b6:	4b41      	ldr	r3, [pc, #260]	; (21bc <spi_read_buffer_wait+0x1a0>)
    20b8:	4798      	blx	r3
    20ba:	1e03      	subs	r3, r0, #0
    20bc:	d107      	bne.n	20ce <spi_read_buffer_wait+0xb2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    20be:	69bb      	ldr	r3, [r7, #24]
    20c0:	3301      	adds	r3, #1
    20c2:	61bb      	str	r3, [r7, #24]
    20c4:	69bb      	ldr	r3, [r7, #24]
    20c6:	4a3e      	ldr	r2, [pc, #248]	; (21c0 <spi_read_buffer_wait+0x1a4>)
    20c8:	4293      	cmp	r3, r2
    20ca:	d9f2      	bls.n	20b2 <spi_read_buffer_wait+0x96>
    20cc:	e000      	b.n	20d0 <spi_read_buffer_wait+0xb4>
					break;
    20ce:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    20d0:	68fb      	ldr	r3, [r7, #12]
    20d2:	0018      	movs	r0, r3
    20d4:	4b35      	ldr	r3, [pc, #212]	; (21ac <spi_read_buffer_wait+0x190>)
    20d6:	4798      	blx	r3
    20d8:	1e03      	subs	r3, r0, #0
    20da:	d005      	beq.n	20e8 <spi_read_buffer_wait+0xcc>
				_spi_clear_tx_complete_flag(module);
    20dc:	68fb      	ldr	r3, [r7, #12]
    20de:	0018      	movs	r0, r3
    20e0:	4b33      	ldr	r3, [pc, #204]	; (21b0 <spi_read_buffer_wait+0x194>)
    20e2:	4798      	blx	r3
				return STATUS_ABORTED;
    20e4:	2304      	movs	r3, #4
    20e6:	e05d      	b.n	21a4 <spi_read_buffer_wait+0x188>
			}

			if (!spi_is_ready_to_read(module)) {
    20e8:	68fb      	ldr	r3, [r7, #12]
    20ea:	0018      	movs	r0, r3
    20ec:	4b33      	ldr	r3, [pc, #204]	; (21bc <spi_read_buffer_wait+0x1a0>)
    20ee:	4798      	blx	r3
    20f0:	0003      	movs	r3, r0
    20f2:	001a      	movs	r2, r3
    20f4:	2301      	movs	r3, #1
    20f6:	4053      	eors	r3, r2
    20f8:	b2db      	uxtb	r3, r3
    20fa:	2b00      	cmp	r3, #0
    20fc:	d001      	beq.n	2102 <spi_read_buffer_wait+0xe6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    20fe:	2312      	movs	r3, #18
    2100:	e050      	b.n	21a4 <spi_read_buffer_wait+0x188>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    2102:	46c0      	nop			; (mov r8, r8)
    2104:	68fb      	ldr	r3, [r7, #12]
    2106:	0018      	movs	r0, r3
    2108:	4b2c      	ldr	r3, [pc, #176]	; (21bc <spi_read_buffer_wait+0x1a0>)
    210a:	4798      	blx	r3
    210c:	0003      	movs	r3, r0
    210e:	001a      	movs	r2, r3
    2110:	2301      	movs	r3, #1
    2112:	4053      	eors	r3, r2
    2114:	b2db      	uxtb	r3, r3
    2116:	2b00      	cmp	r3, #0
    2118:	d1f4      	bne.n	2104 <spi_read_buffer_wait+0xe8>
		}

		uint16_t received_data = 0;
    211a:	2314      	movs	r3, #20
    211c:	18fb      	adds	r3, r7, r3
    211e:	2200      	movs	r2, #0
    2120:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
    2122:	2317      	movs	r3, #23
    2124:	18fc      	adds	r4, r7, r3
    2126:	2314      	movs	r3, #20
    2128:	18fa      	adds	r2, r7, r3
    212a:	68fb      	ldr	r3, [r7, #12]
    212c:	0011      	movs	r1, r2
    212e:	0018      	movs	r0, r3
    2130:	4b24      	ldr	r3, [pc, #144]	; (21c4 <spi_read_buffer_wait+0x1a8>)
    2132:	4798      	blx	r3
    2134:	0003      	movs	r3, r0
    2136:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    2138:	2317      	movs	r3, #23
    213a:	18fb      	adds	r3, r7, r3
    213c:	781b      	ldrb	r3, [r3, #0]
    213e:	2b00      	cmp	r3, #0
    2140:	d003      	beq.n	214a <spi_read_buffer_wait+0x12e>
			/* Overflow, abort */
			return retval;
    2142:	2317      	movs	r3, #23
    2144:	18fb      	adds	r3, r7, r3
    2146:	781b      	ldrb	r3, [r3, #0]
    2148:	e02c      	b.n	21a4 <spi_read_buffer_wait+0x188>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    214a:	231e      	movs	r3, #30
    214c:	18fb      	adds	r3, r7, r3
    214e:	881b      	ldrh	r3, [r3, #0]
    2150:	221e      	movs	r2, #30
    2152:	18ba      	adds	r2, r7, r2
    2154:	1c59      	adds	r1, r3, #1
    2156:	8011      	strh	r1, [r2, #0]
    2158:	001a      	movs	r2, r3
    215a:	68bb      	ldr	r3, [r7, #8]
    215c:	189b      	adds	r3, r3, r2
    215e:	2214      	movs	r2, #20
    2160:	18ba      	adds	r2, r7, r2
    2162:	8812      	ldrh	r2, [r2, #0]
    2164:	b2d2      	uxtb	r2, r2
    2166:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2168:	68fb      	ldr	r3, [r7, #12]
    216a:	799b      	ldrb	r3, [r3, #6]
    216c:	2b01      	cmp	r3, #1
    216e:	d110      	bne.n	2192 <spi_read_buffer_wait+0x176>
			rx_data[rx_pos++] = (received_data >> 8);
    2170:	231e      	movs	r3, #30
    2172:	18fb      	adds	r3, r7, r3
    2174:	881b      	ldrh	r3, [r3, #0]
    2176:	221e      	movs	r2, #30
    2178:	18ba      	adds	r2, r7, r2
    217a:	1c59      	adds	r1, r3, #1
    217c:	8011      	strh	r1, [r2, #0]
    217e:	001a      	movs	r2, r3
    2180:	68bb      	ldr	r3, [r7, #8]
    2182:	189b      	adds	r3, r3, r2
    2184:	2214      	movs	r2, #20
    2186:	18ba      	adds	r2, r7, r2
    2188:	8812      	ldrh	r2, [r2, #0]
    218a:	0a12      	lsrs	r2, r2, #8
    218c:	b292      	uxth	r2, r2
    218e:	b2d2      	uxtb	r2, r2
    2190:	701a      	strb	r2, [r3, #0]
	while (length--) {
    2192:	1dbb      	adds	r3, r7, #6
    2194:	881b      	ldrh	r3, [r3, #0]
    2196:	1dba      	adds	r2, r7, #6
    2198:	1e59      	subs	r1, r3, #1
    219a:	8011      	strh	r1, [r2, #0]
    219c:	2b00      	cmp	r3, #0
    219e:	d000      	beq.n	21a2 <spi_read_buffer_wait+0x186>
    21a0:	e769      	b.n	2076 <spi_read_buffer_wait+0x5a>
		}
	}

	return STATUS_OK;
    21a2:	2300      	movs	r3, #0
}
    21a4:	0018      	movs	r0, r3
    21a6:	46bd      	mov	sp, r7
    21a8:	b009      	add	sp, #36	; 0x24
    21aa:	bd90      	pop	{r4, r7, pc}
    21ac:	0000192d 	.word	0x0000192d
    21b0:	00001a75 	.word	0x00001a75
    21b4:	00001955 	.word	0x00001955
    21b8:	000019a5 	.word	0x000019a5
    21bc:	0000197d 	.word	0x0000197d
    21c0:	00002710 	.word	0x00002710
    21c4:	000019ed 	.word	0x000019ed

000021c8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    21c8:	b580      	push	{r7, lr}
    21ca:	b086      	sub	sp, #24
    21cc:	af00      	add	r7, sp, #0
    21ce:	60f8      	str	r0, [r7, #12]
    21d0:	60b9      	str	r1, [r7, #8]
    21d2:	1dfb      	adds	r3, r7, #7
    21d4:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    21d6:	68fb      	ldr	r3, [r7, #12]
    21d8:	795b      	ldrb	r3, [r3, #5]
    21da:	2b01      	cmp	r3, #1
    21dc:	d001      	beq.n	21e2 <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    21de:	2315      	movs	r3, #21
    21e0:	e05c      	b.n	229c <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    21e2:	68fb      	ldr	r3, [r7, #12]
    21e4:	7a1b      	ldrb	r3, [r3, #8]
    21e6:	2201      	movs	r2, #1
    21e8:	4053      	eors	r3, r2
    21ea:	b2db      	uxtb	r3, r3
    21ec:	2b00      	cmp	r3, #0
    21ee:	d054      	beq.n	229a <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    21f0:	1dfb      	adds	r3, r7, #7
    21f2:	781b      	ldrb	r3, [r3, #0]
    21f4:	2b00      	cmp	r3, #0
    21f6:	d04a      	beq.n	228e <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    21f8:	68bb      	ldr	r3, [r7, #8]
    21fa:	785b      	ldrb	r3, [r3, #1]
    21fc:	2b00      	cmp	r3, #0
    21fe:	d03f      	beq.n	2280 <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2200:	68fb      	ldr	r3, [r7, #12]
    2202:	0018      	movs	r0, r3
    2204:	4b27      	ldr	r3, [pc, #156]	; (22a4 <spi_select_slave+0xdc>)
    2206:	4798      	blx	r3
    2208:	0003      	movs	r3, r0
    220a:	001a      	movs	r2, r3
    220c:	2301      	movs	r3, #1
    220e:	4053      	eors	r3, r2
    2210:	b2db      	uxtb	r3, r3
    2212:	2b00      	cmp	r3, #0
    2214:	d007      	beq.n	2226 <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2216:	68bb      	ldr	r3, [r7, #8]
    2218:	781b      	ldrb	r3, [r3, #0]
    221a:	2101      	movs	r1, #1
    221c:	0018      	movs	r0, r3
    221e:	4b22      	ldr	r3, [pc, #136]	; (22a8 <spi_select_slave+0xe0>)
    2220:	4798      	blx	r3
					return STATUS_BUSY;
    2222:	2305      	movs	r3, #5
    2224:	e03a      	b.n	229c <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2226:	68bb      	ldr	r3, [r7, #8]
    2228:	781b      	ldrb	r3, [r3, #0]
    222a:	2100      	movs	r1, #0
    222c:	0018      	movs	r0, r3
    222e:	4b1e      	ldr	r3, [pc, #120]	; (22a8 <spi_select_slave+0xe0>)
    2230:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    2232:	68bb      	ldr	r3, [r7, #8]
    2234:	789b      	ldrb	r3, [r3, #2]
    2236:	b29a      	uxth	r2, r3
    2238:	68fb      	ldr	r3, [r7, #12]
    223a:	0011      	movs	r1, r2
    223c:	0018      	movs	r0, r3
    223e:	4b1b      	ldr	r3, [pc, #108]	; (22ac <spi_select_slave+0xe4>)
    2240:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    2242:	68fb      	ldr	r3, [r7, #12]
    2244:	79db      	ldrb	r3, [r3, #7]
    2246:	2201      	movs	r2, #1
    2248:	4053      	eors	r3, r2
    224a:	b2db      	uxtb	r3, r3
    224c:	2b00      	cmp	r3, #0
    224e:	d024      	beq.n	229a <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    2250:	46c0      	nop			; (mov r8, r8)
    2252:	68fb      	ldr	r3, [r7, #12]
    2254:	0018      	movs	r0, r3
    2256:	4b16      	ldr	r3, [pc, #88]	; (22b0 <spi_select_slave+0xe8>)
    2258:	4798      	blx	r3
    225a:	0003      	movs	r3, r0
    225c:	001a      	movs	r2, r3
    225e:	2301      	movs	r3, #1
    2260:	4053      	eors	r3, r2
    2262:	b2db      	uxtb	r3, r3
    2264:	2b00      	cmp	r3, #0
    2266:	d1f4      	bne.n	2252 <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    2268:	2316      	movs	r3, #22
    226a:	18fb      	adds	r3, r7, r3
    226c:	2200      	movs	r2, #0
    226e:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    2270:	2316      	movs	r3, #22
    2272:	18fa      	adds	r2, r7, r3
    2274:	68fb      	ldr	r3, [r7, #12]
    2276:	0011      	movs	r1, r2
    2278:	0018      	movs	r0, r3
    227a:	4b0e      	ldr	r3, [pc, #56]	; (22b4 <spi_select_slave+0xec>)
    227c:	4798      	blx	r3
    227e:	e00c      	b.n	229a <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2280:	68bb      	ldr	r3, [r7, #8]
    2282:	781b      	ldrb	r3, [r3, #0]
    2284:	2100      	movs	r1, #0
    2286:	0018      	movs	r0, r3
    2288:	4b07      	ldr	r3, [pc, #28]	; (22a8 <spi_select_slave+0xe0>)
    228a:	4798      	blx	r3
    228c:	e005      	b.n	229a <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    228e:	68bb      	ldr	r3, [r7, #8]
    2290:	781b      	ldrb	r3, [r3, #0]
    2292:	2101      	movs	r1, #1
    2294:	0018      	movs	r0, r3
    2296:	4b04      	ldr	r3, [pc, #16]	; (22a8 <spi_select_slave+0xe0>)
    2298:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    229a:	2300      	movs	r3, #0
}
    229c:	0018      	movs	r0, r3
    229e:	46bd      	mov	sp, r7
    22a0:	b006      	add	sp, #24
    22a2:	bd80      	pop	{r7, pc}
    22a4:	00001955 	.word	0x00001955
    22a8:	00001845 	.word	0x00001845
    22ac:	000019a5 	.word	0x000019a5
    22b0:	0000197d 	.word	0x0000197d
    22b4:	000019ed 	.word	0x000019ed

000022b8 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    22b8:	b580      	push	{r7, lr}
    22ba:	b08a      	sub	sp, #40	; 0x28
    22bc:	af00      	add	r7, sp, #0
    22be:	60f8      	str	r0, [r7, #12]
    22c0:	60b9      	str	r1, [r7, #8]
    22c2:	1dbb      	adds	r3, r7, #6
    22c4:	801a      	strh	r2, [r3, #0]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    22c6:	1dbb      	adds	r3, r7, #6
    22c8:	881b      	ldrh	r3, [r3, #0]
    22ca:	2b00      	cmp	r3, #0
    22cc:	d101      	bne.n	22d2 <spi_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    22ce:	2317      	movs	r3, #23
    22d0:	e16a      	b.n	25a8 <spi_write_buffer_wait+0x2f0>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    22d2:	68fb      	ldr	r3, [r7, #12]
    22d4:	795b      	ldrb	r3, [r3, #5]
    22d6:	2b00      	cmp	r3, #0
    22d8:	d109      	bne.n	22ee <spi_write_buffer_wait+0x36>
    22da:	68fb      	ldr	r3, [r7, #12]
    22dc:	0018      	movs	r0, r3
    22de:	4bb4      	ldr	r3, [pc, #720]	; (25b0 <spi_write_buffer_wait+0x2f8>)
    22e0:	4798      	blx	r3
    22e2:	1e03      	subs	r3, r0, #0
    22e4:	d003      	beq.n	22ee <spi_write_buffer_wait+0x36>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    22e6:	68fb      	ldr	r3, [r7, #12]
    22e8:	0018      	movs	r0, r3
    22ea:	4bb2      	ldr	r3, [pc, #712]	; (25b4 <spi_write_buffer_wait+0x2fc>)
    22ec:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
    22ee:	2326      	movs	r3, #38	; 0x26
    22f0:	18fb      	adds	r3, r7, r3
    22f2:	2200      	movs	r2, #0
    22f4:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
    22f6:	2324      	movs	r3, #36	; 0x24
    22f8:	18fb      	adds	r3, r7, r3
    22fa:	1dba      	adds	r2, r7, #6
    22fc:	8812      	ldrh	r2, [r2, #0]
    22fe:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
    2300:	e0fe      	b.n	2500 <spi_write_buffer_wait+0x248>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2302:	68fb      	ldr	r3, [r7, #12]
    2304:	795b      	ldrb	r3, [r3, #5]
    2306:	2b00      	cmp	r3, #0
    2308:	d12a      	bne.n	2360 <spi_write_buffer_wait+0xa8>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    230a:	2300      	movs	r3, #0
    230c:	623b      	str	r3, [r7, #32]
    230e:	e008      	b.n	2322 <spi_write_buffer_wait+0x6a>
				if (spi_is_ready_to_write(module)) {
    2310:	68fb      	ldr	r3, [r7, #12]
    2312:	0018      	movs	r0, r3
    2314:	4ba8      	ldr	r3, [pc, #672]	; (25b8 <spi_write_buffer_wait+0x300>)
    2316:	4798      	blx	r3
    2318:	1e03      	subs	r3, r0, #0
    231a:	d107      	bne.n	232c <spi_write_buffer_wait+0x74>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    231c:	6a3b      	ldr	r3, [r7, #32]
    231e:	3301      	adds	r3, #1
    2320:	623b      	str	r3, [r7, #32]
    2322:	6a3b      	ldr	r3, [r7, #32]
    2324:	4aa5      	ldr	r2, [pc, #660]	; (25bc <spi_write_buffer_wait+0x304>)
    2326:	4293      	cmp	r3, r2
    2328:	d9f2      	bls.n	2310 <spi_write_buffer_wait+0x58>
    232a:	e000      	b.n	232e <spi_write_buffer_wait+0x76>
					break;
    232c:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    232e:	68fb      	ldr	r3, [r7, #12]
    2330:	0018      	movs	r0, r3
    2332:	4b9f      	ldr	r3, [pc, #636]	; (25b0 <spi_write_buffer_wait+0x2f8>)
    2334:	4798      	blx	r3
    2336:	1e03      	subs	r3, r0, #0
    2338:	d005      	beq.n	2346 <spi_write_buffer_wait+0x8e>
				_spi_clear_tx_complete_flag(module);
    233a:	68fb      	ldr	r3, [r7, #12]
    233c:	0018      	movs	r0, r3
    233e:	4b9d      	ldr	r3, [pc, #628]	; (25b4 <spi_write_buffer_wait+0x2fc>)
    2340:	4798      	blx	r3
				return STATUS_ABORTED;
    2342:	2304      	movs	r3, #4
    2344:	e130      	b.n	25a8 <spi_write_buffer_wait+0x2f0>
			}

			if (!spi_is_ready_to_write(module)) {
    2346:	68fb      	ldr	r3, [r7, #12]
    2348:	0018      	movs	r0, r3
    234a:	4b9b      	ldr	r3, [pc, #620]	; (25b8 <spi_write_buffer_wait+0x300>)
    234c:	4798      	blx	r3
    234e:	0003      	movs	r3, r0
    2350:	001a      	movs	r2, r3
    2352:	2301      	movs	r3, #1
    2354:	4053      	eors	r3, r2
    2356:	b2db      	uxtb	r3, r3
    2358:	2b00      	cmp	r3, #0
    235a:	d001      	beq.n	2360 <spi_write_buffer_wait+0xa8>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    235c:	2312      	movs	r3, #18
    235e:	e123      	b.n	25a8 <spi_write_buffer_wait+0x2f0>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    2360:	46c0      	nop			; (mov r8, r8)
    2362:	68fb      	ldr	r3, [r7, #12]
    2364:	0018      	movs	r0, r3
    2366:	4b94      	ldr	r3, [pc, #592]	; (25b8 <spi_write_buffer_wait+0x300>)
    2368:	4798      	blx	r3
    236a:	0003      	movs	r3, r0
    236c:	001a      	movs	r2, r3
    236e:	2301      	movs	r3, #1
    2370:	4053      	eors	r3, r2
    2372:	b2db      	uxtb	r3, r3
    2374:	2b00      	cmp	r3, #0
    2376:	d1f4      	bne.n	2362 <spi_write_buffer_wait+0xaa>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2378:	2326      	movs	r3, #38	; 0x26
    237a:	18fb      	adds	r3, r7, r3
    237c:	881b      	ldrh	r3, [r3, #0]
    237e:	2226      	movs	r2, #38	; 0x26
    2380:	18ba      	adds	r2, r7, r2
    2382:	1c59      	adds	r1, r3, #1
    2384:	8011      	strh	r1, [r2, #0]
    2386:	001a      	movs	r2, r3
    2388:	68bb      	ldr	r3, [r7, #8]
    238a:	189b      	adds	r3, r3, r2
    238c:	781a      	ldrb	r2, [r3, #0]
    238e:	231e      	movs	r3, #30
    2390:	18fb      	adds	r3, r7, r3
    2392:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2394:	68fb      	ldr	r3, [r7, #12]
    2396:	799b      	ldrb	r3, [r3, #6]
    2398:	2b01      	cmp	r3, #1
    239a:	d115      	bne.n	23c8 <spi_write_buffer_wait+0x110>
			data_to_send |= (tx_data[tx_pos++] << 8);
    239c:	2326      	movs	r3, #38	; 0x26
    239e:	18fb      	adds	r3, r7, r3
    23a0:	881b      	ldrh	r3, [r3, #0]
    23a2:	2226      	movs	r2, #38	; 0x26
    23a4:	18ba      	adds	r2, r7, r2
    23a6:	1c59      	adds	r1, r3, #1
    23a8:	8011      	strh	r1, [r2, #0]
    23aa:	001a      	movs	r2, r3
    23ac:	68bb      	ldr	r3, [r7, #8]
    23ae:	189b      	adds	r3, r3, r2
    23b0:	781b      	ldrb	r3, [r3, #0]
    23b2:	021b      	lsls	r3, r3, #8
    23b4:	b21a      	sxth	r2, r3
    23b6:	231e      	movs	r3, #30
    23b8:	18fb      	adds	r3, r7, r3
    23ba:	2100      	movs	r1, #0
    23bc:	5e5b      	ldrsh	r3, [r3, r1]
    23be:	4313      	orrs	r3, r2
    23c0:	b21a      	sxth	r2, r3
    23c2:	231e      	movs	r3, #30
    23c4:	18fb      	adds	r3, r7, r3
    23c6:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    23c8:	231e      	movs	r3, #30
    23ca:	18fb      	adds	r3, r7, r3
    23cc:	881a      	ldrh	r2, [r3, #0]
    23ce:	68fb      	ldr	r3, [r7, #12]
    23d0:	0011      	movs	r1, r2
    23d2:	0018      	movs	r0, r3
    23d4:	4b7a      	ldr	r3, [pc, #488]	; (25c0 <spi_write_buffer_wait+0x308>)
    23d6:	4798      	blx	r3

		if (module->receiver_enabled) {
    23d8:	68fb      	ldr	r3, [r7, #12]
    23da:	79db      	ldrb	r3, [r3, #7]
    23dc:	2224      	movs	r2, #36	; 0x24
    23de:	18ba      	adds	r2, r7, r2
    23e0:	2124      	movs	r1, #36	; 0x24
    23e2:	1879      	adds	r1, r7, r1
    23e4:	8809      	ldrh	r1, [r1, #0]
    23e6:	8011      	strh	r1, [r2, #0]
    23e8:	2b00      	cmp	r3, #0
    23ea:	d100      	bne.n	23ee <spi_write_buffer_wait+0x136>
    23ec:	e088      	b.n	2500 <spi_write_buffer_wait+0x248>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    23ee:	68fb      	ldr	r3, [r7, #12]
    23f0:	795b      	ldrb	r3, [r3, #5]
    23f2:	2b00      	cmp	r3, #0
    23f4:	d000      	beq.n	23f8 <spi_write_buffer_wait+0x140>
    23f6:	e069      	b.n	24cc <spi_write_buffer_wait+0x214>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    23f8:	2300      	movs	r3, #0
    23fa:	61bb      	str	r3, [r7, #24]
    23fc:	e047      	b.n	248e <spi_write_buffer_wait+0x1d6>
					if (length && spi_is_ready_to_write(module)) {
    23fe:	1dbb      	adds	r3, r7, #6
    2400:	881b      	ldrh	r3, [r3, #0]
    2402:	2b00      	cmp	r3, #0
    2404:	d03a      	beq.n	247c <spi_write_buffer_wait+0x1c4>
    2406:	68fb      	ldr	r3, [r7, #12]
    2408:	0018      	movs	r0, r3
    240a:	4b6b      	ldr	r3, [pc, #428]	; (25b8 <spi_write_buffer_wait+0x300>)
    240c:	4798      	blx	r3
    240e:	1e03      	subs	r3, r0, #0
    2410:	d034      	beq.n	247c <spi_write_buffer_wait+0x1c4>
						data_to_send = tx_data[tx_pos++];
    2412:	2326      	movs	r3, #38	; 0x26
    2414:	18fb      	adds	r3, r7, r3
    2416:	881b      	ldrh	r3, [r3, #0]
    2418:	2226      	movs	r2, #38	; 0x26
    241a:	18ba      	adds	r2, r7, r2
    241c:	1c59      	adds	r1, r3, #1
    241e:	8011      	strh	r1, [r2, #0]
    2420:	001a      	movs	r2, r3
    2422:	68bb      	ldr	r3, [r7, #8]
    2424:	189b      	adds	r3, r3, r2
    2426:	781a      	ldrb	r2, [r3, #0]
    2428:	231e      	movs	r3, #30
    242a:	18fb      	adds	r3, r7, r3
    242c:	801a      	strh	r2, [r3, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    242e:	68fb      	ldr	r3, [r7, #12]
    2430:	799b      	ldrb	r3, [r3, #6]
    2432:	2b01      	cmp	r3, #1
    2434:	d115      	bne.n	2462 <spi_write_buffer_wait+0x1aa>
							data_to_send |= (tx_data[tx_pos++] << 8);
    2436:	2326      	movs	r3, #38	; 0x26
    2438:	18fb      	adds	r3, r7, r3
    243a:	881b      	ldrh	r3, [r3, #0]
    243c:	2226      	movs	r2, #38	; 0x26
    243e:	18ba      	adds	r2, r7, r2
    2440:	1c59      	adds	r1, r3, #1
    2442:	8011      	strh	r1, [r2, #0]
    2444:	001a      	movs	r2, r3
    2446:	68bb      	ldr	r3, [r7, #8]
    2448:	189b      	adds	r3, r3, r2
    244a:	781b      	ldrb	r3, [r3, #0]
    244c:	021b      	lsls	r3, r3, #8
    244e:	b21a      	sxth	r2, r3
    2450:	231e      	movs	r3, #30
    2452:	18fb      	adds	r3, r7, r3
    2454:	2100      	movs	r1, #0
    2456:	5e5b      	ldrsh	r3, [r3, r1]
    2458:	4313      	orrs	r3, r2
    245a:	b21a      	sxth	r2, r3
    245c:	231e      	movs	r3, #30
    245e:	18fb      	adds	r3, r7, r3
    2460:	801a      	strh	r2, [r3, #0]
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
    2462:	231e      	movs	r3, #30
    2464:	18fb      	adds	r3, r7, r3
    2466:	881a      	ldrh	r2, [r3, #0]
    2468:	68fb      	ldr	r3, [r7, #12]
    246a:	0011      	movs	r1, r2
    246c:	0018      	movs	r0, r3
    246e:	4b54      	ldr	r3, [pc, #336]	; (25c0 <spi_write_buffer_wait+0x308>)
    2470:	4798      	blx	r3
						length--;
    2472:	1dbb      	adds	r3, r7, #6
    2474:	881a      	ldrh	r2, [r3, #0]
    2476:	1dbb      	adds	r3, r7, #6
    2478:	3a01      	subs	r2, #1
    247a:	801a      	strh	r2, [r3, #0]
					}
					if (spi_is_ready_to_read(module)) {
    247c:	68fb      	ldr	r3, [r7, #12]
    247e:	0018      	movs	r0, r3
    2480:	4b50      	ldr	r3, [pc, #320]	; (25c4 <spi_write_buffer_wait+0x30c>)
    2482:	4798      	blx	r3
    2484:	1e03      	subs	r3, r0, #0
    2486:	d107      	bne.n	2498 <spi_write_buffer_wait+0x1e0>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2488:	69bb      	ldr	r3, [r7, #24]
    248a:	3301      	adds	r3, #1
    248c:	61bb      	str	r3, [r7, #24]
    248e:	69bb      	ldr	r3, [r7, #24]
    2490:	4a4a      	ldr	r2, [pc, #296]	; (25bc <spi_write_buffer_wait+0x304>)
    2492:	4293      	cmp	r3, r2
    2494:	d9b3      	bls.n	23fe <spi_write_buffer_wait+0x146>
    2496:	e000      	b.n	249a <spi_write_buffer_wait+0x1e2>
						break;
    2498:	46c0      	nop			; (mov r8, r8)
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    249a:	68fb      	ldr	r3, [r7, #12]
    249c:	0018      	movs	r0, r3
    249e:	4b44      	ldr	r3, [pc, #272]	; (25b0 <spi_write_buffer_wait+0x2f8>)
    24a0:	4798      	blx	r3
    24a2:	1e03      	subs	r3, r0, #0
    24a4:	d005      	beq.n	24b2 <spi_write_buffer_wait+0x1fa>
					_spi_clear_tx_complete_flag(module);
    24a6:	68fb      	ldr	r3, [r7, #12]
    24a8:	0018      	movs	r0, r3
    24aa:	4b42      	ldr	r3, [pc, #264]	; (25b4 <spi_write_buffer_wait+0x2fc>)
    24ac:	4798      	blx	r3
					return STATUS_ABORTED;
    24ae:	2304      	movs	r3, #4
    24b0:	e07a      	b.n	25a8 <spi_write_buffer_wait+0x2f0>
				}

				if (!spi_is_ready_to_read(module)) {
    24b2:	68fb      	ldr	r3, [r7, #12]
    24b4:	0018      	movs	r0, r3
    24b6:	4b43      	ldr	r3, [pc, #268]	; (25c4 <spi_write_buffer_wait+0x30c>)
    24b8:	4798      	blx	r3
    24ba:	0003      	movs	r3, r0
    24bc:	001a      	movs	r2, r3
    24be:	2301      	movs	r3, #1
    24c0:	4053      	eors	r3, r2
    24c2:	b2db      	uxtb	r3, r3
    24c4:	2b00      	cmp	r3, #0
    24c6:	d001      	beq.n	24cc <spi_write_buffer_wait+0x214>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    24c8:	2312      	movs	r3, #18
    24ca:	e06d      	b.n	25a8 <spi_write_buffer_wait+0x2f0>
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    24cc:	46c0      	nop			; (mov r8, r8)
    24ce:	68fb      	ldr	r3, [r7, #12]
    24d0:	0018      	movs	r0, r3
    24d2:	4b3c      	ldr	r3, [pc, #240]	; (25c4 <spi_write_buffer_wait+0x30c>)
    24d4:	4798      	blx	r3
    24d6:	0003      	movs	r3, r0
    24d8:	001a      	movs	r2, r3
    24da:	2301      	movs	r3, #1
    24dc:	4053      	eors	r3, r2
    24de:	b2db      	uxtb	r3, r3
    24e0:	2b00      	cmp	r3, #0
    24e2:	d1f4      	bne.n	24ce <spi_write_buffer_wait+0x216>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
    24e4:	2312      	movs	r3, #18
    24e6:	18fa      	adds	r2, r7, r3
    24e8:	68fb      	ldr	r3, [r7, #12]
    24ea:	0011      	movs	r1, r2
    24ec:	0018      	movs	r0, r3
    24ee:	4b36      	ldr	r3, [pc, #216]	; (25c8 <spi_write_buffer_wait+0x310>)
    24f0:	4798      	blx	r3
			flush_length--;
    24f2:	2324      	movs	r3, #36	; 0x24
    24f4:	18fb      	adds	r3, r7, r3
    24f6:	881a      	ldrh	r2, [r3, #0]
    24f8:	2324      	movs	r3, #36	; 0x24
    24fa:	18fb      	adds	r3, r7, r3
    24fc:	3a01      	subs	r2, #1
    24fe:	801a      	strh	r2, [r3, #0]
	while (length--) {
    2500:	1dbb      	adds	r3, r7, #6
    2502:	881b      	ldrh	r3, [r3, #0]
    2504:	1dba      	adds	r2, r7, #6
    2506:	1e59      	subs	r1, r3, #1
    2508:	8011      	strh	r1, [r2, #0]
    250a:	2b00      	cmp	r3, #0
    250c:	d000      	beq.n	2510 <spi_write_buffer_wait+0x258>
    250e:	e6f8      	b.n	2302 <spi_write_buffer_wait+0x4a>
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2510:	68fb      	ldr	r3, [r7, #12]
    2512:	795b      	ldrb	r3, [r3, #5]
    2514:	2b01      	cmp	r3, #1
    2516:	d10b      	bne.n	2530 <spi_write_buffer_wait+0x278>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    2518:	46c0      	nop			; (mov r8, r8)
    251a:	68fb      	ldr	r3, [r7, #12]
    251c:	0018      	movs	r0, r3
    251e:	4b24      	ldr	r3, [pc, #144]	; (25b0 <spi_write_buffer_wait+0x2f8>)
    2520:	4798      	blx	r3
    2522:	0003      	movs	r3, r0
    2524:	001a      	movs	r2, r3
    2526:	2301      	movs	r3, #1
    2528:	4053      	eors	r3, r2
    252a:	b2db      	uxtb	r3, r3
    252c:	2b00      	cmp	r3, #0
    252e:	d1f4      	bne.n	251a <spi_write_buffer_wait+0x262>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2530:	68fb      	ldr	r3, [r7, #12]
    2532:	795b      	ldrb	r3, [r3, #5]
    2534:	2b00      	cmp	r3, #0
    2536:	d136      	bne.n	25a6 <spi_write_buffer_wait+0x2ee>
		if (module->receiver_enabled) {
    2538:	68fb      	ldr	r3, [r7, #12]
    253a:	79db      	ldrb	r3, [r3, #7]
    253c:	2b00      	cmp	r3, #0
    253e:	d032      	beq.n	25a6 <spi_write_buffer_wait+0x2ee>
			while (flush_length) {
    2540:	e02c      	b.n	259c <spi_write_buffer_wait+0x2e4>
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2542:	2300      	movs	r3, #0
    2544:	617b      	str	r3, [r7, #20]
    2546:	e008      	b.n	255a <spi_write_buffer_wait+0x2a2>
					if (spi_is_ready_to_read(module)) {
    2548:	68fb      	ldr	r3, [r7, #12]
    254a:	0018      	movs	r0, r3
    254c:	4b1d      	ldr	r3, [pc, #116]	; (25c4 <spi_write_buffer_wait+0x30c>)
    254e:	4798      	blx	r3
    2550:	1e03      	subs	r3, r0, #0
    2552:	d107      	bne.n	2564 <spi_write_buffer_wait+0x2ac>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2554:	697b      	ldr	r3, [r7, #20]
    2556:	3301      	adds	r3, #1
    2558:	617b      	str	r3, [r7, #20]
    255a:	697b      	ldr	r3, [r7, #20]
    255c:	4a17      	ldr	r2, [pc, #92]	; (25bc <spi_write_buffer_wait+0x304>)
    255e:	4293      	cmp	r3, r2
    2560:	d9f2      	bls.n	2548 <spi_write_buffer_wait+0x290>
    2562:	e000      	b.n	2566 <spi_write_buffer_wait+0x2ae>
						break;
    2564:	46c0      	nop			; (mov r8, r8)
					}
				}
				if (!spi_is_ready_to_read(module)) {
    2566:	68fb      	ldr	r3, [r7, #12]
    2568:	0018      	movs	r0, r3
    256a:	4b16      	ldr	r3, [pc, #88]	; (25c4 <spi_write_buffer_wait+0x30c>)
    256c:	4798      	blx	r3
    256e:	0003      	movs	r3, r0
    2570:	001a      	movs	r2, r3
    2572:	2301      	movs	r3, #1
    2574:	4053      	eors	r3, r2
    2576:	b2db      	uxtb	r3, r3
    2578:	2b00      	cmp	r3, #0
    257a:	d001      	beq.n	2580 <spi_write_buffer_wait+0x2c8>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    257c:	2312      	movs	r3, #18
    257e:	e013      	b.n	25a8 <spi_write_buffer_wait+0x2f0>
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
    2580:	2310      	movs	r3, #16
    2582:	18fa      	adds	r2, r7, r3
    2584:	68fb      	ldr	r3, [r7, #12]
    2586:	0011      	movs	r1, r2
    2588:	0018      	movs	r0, r3
    258a:	4b0f      	ldr	r3, [pc, #60]	; (25c8 <spi_write_buffer_wait+0x310>)
    258c:	4798      	blx	r3
				flush_length--;
    258e:	2324      	movs	r3, #36	; 0x24
    2590:	18fb      	adds	r3, r7, r3
    2592:	881a      	ldrh	r2, [r3, #0]
    2594:	2324      	movs	r3, #36	; 0x24
    2596:	18fb      	adds	r3, r7, r3
    2598:	3a01      	subs	r2, #1
    259a:	801a      	strh	r2, [r3, #0]
			while (flush_length) {
    259c:	2324      	movs	r3, #36	; 0x24
    259e:	18fb      	adds	r3, r7, r3
    25a0:	881b      	ldrh	r3, [r3, #0]
    25a2:	2b00      	cmp	r3, #0
    25a4:	d1cd      	bne.n	2542 <spi_write_buffer_wait+0x28a>
			}
		}
	}
#  endif
	return STATUS_OK;
    25a6:	2300      	movs	r3, #0
}
    25a8:	0018      	movs	r0, r3
    25aa:	46bd      	mov	sp, r7
    25ac:	b00a      	add	sp, #40	; 0x28
    25ae:	bd80      	pop	{r7, pc}
    25b0:	0000192d 	.word	0x0000192d
    25b4:	00001a75 	.word	0x00001a75
    25b8:	00001955 	.word	0x00001955
    25bc:	00002710 	.word	0x00002710
    25c0:	000019a5 	.word	0x000019a5
    25c4:	0000197d 	.word	0x0000197d
    25c8:	000019ed 	.word	0x000019ed

000025cc <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    25cc:	b580      	push	{r7, lr}
    25ce:	b084      	sub	sp, #16
    25d0:	af00      	add	r7, sp, #0
    25d2:	0002      	movs	r2, r0
    25d4:	1dfb      	adds	r3, r7, #7
    25d6:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    25d8:	230f      	movs	r3, #15
    25da:	18fb      	adds	r3, r7, r3
    25dc:	1dfa      	adds	r2, r7, #7
    25de:	7812      	ldrb	r2, [r2, #0]
    25e0:	0952      	lsrs	r2, r2, #5
    25e2:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    25e4:	230f      	movs	r3, #15
    25e6:	18fb      	adds	r3, r7, r3
    25e8:	781b      	ldrb	r3, [r3, #0]
    25ea:	2b00      	cmp	r3, #0
    25ec:	d10c      	bne.n	2608 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    25ee:	4b09      	ldr	r3, [pc, #36]	; (2614 <_extint_get_eic_from_channel+0x48>)
    25f0:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    25f2:	230f      	movs	r3, #15
    25f4:	18fb      	adds	r3, r7, r3
    25f6:	781b      	ldrb	r3, [r3, #0]
    25f8:	009b      	lsls	r3, r3, #2
    25fa:	2210      	movs	r2, #16
    25fc:	4694      	mov	ip, r2
    25fe:	44bc      	add	ip, r7
    2600:	4463      	add	r3, ip
    2602:	3b08      	subs	r3, #8
    2604:	681b      	ldr	r3, [r3, #0]
    2606:	e000      	b.n	260a <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    2608:	2300      	movs	r3, #0
	}
}
    260a:	0018      	movs	r0, r3
    260c:	46bd      	mov	sp, r7
    260e:	b004      	add	sp, #16
    2610:	bd80      	pop	{r7, pc}
    2612:	46c0      	nop			; (mov r8, r8)
    2614:	40001800 	.word	0x40001800

00002618 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    2618:	b580      	push	{r7, lr}
    261a:	b084      	sub	sp, #16
    261c:	af00      	add	r7, sp, #0
    261e:	0002      	movs	r2, r0
    2620:	1dfb      	adds	r3, r7, #7
    2622:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    2624:	1dfb      	adds	r3, r7, #7
    2626:	781b      	ldrb	r3, [r3, #0]
    2628:	0018      	movs	r0, r3
    262a:	4b0b      	ldr	r3, [pc, #44]	; (2658 <extint_chan_is_detected+0x40>)
    262c:	4798      	blx	r3
    262e:	0003      	movs	r3, r0
    2630:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    2632:	1dfb      	adds	r3, r7, #7
    2634:	781b      	ldrb	r3, [r3, #0]
    2636:	221f      	movs	r2, #31
    2638:	4013      	ands	r3, r2
    263a:	2201      	movs	r2, #1
    263c:	409a      	lsls	r2, r3
    263e:	0013      	movs	r3, r2
    2640:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    2642:	68fb      	ldr	r3, [r7, #12]
    2644:	691b      	ldr	r3, [r3, #16]
    2646:	68ba      	ldr	r2, [r7, #8]
    2648:	4013      	ands	r3, r2
    264a:	1e5a      	subs	r2, r3, #1
    264c:	4193      	sbcs	r3, r2
    264e:	b2db      	uxtb	r3, r3
}
    2650:	0018      	movs	r0, r3
    2652:	46bd      	mov	sp, r7
    2654:	b004      	add	sp, #16
    2656:	bd80      	pop	{r7, pc}
    2658:	000025cd 	.word	0x000025cd

0000265c <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    265c:	b580      	push	{r7, lr}
    265e:	b084      	sub	sp, #16
    2660:	af00      	add	r7, sp, #0
    2662:	0002      	movs	r2, r0
    2664:	1dfb      	adds	r3, r7, #7
    2666:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    2668:	1dfb      	adds	r3, r7, #7
    266a:	781b      	ldrb	r3, [r3, #0]
    266c:	0018      	movs	r0, r3
    266e:	4b09      	ldr	r3, [pc, #36]	; (2694 <extint_chan_clear_detected+0x38>)
    2670:	4798      	blx	r3
    2672:	0003      	movs	r3, r0
    2674:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    2676:	1dfb      	adds	r3, r7, #7
    2678:	781b      	ldrb	r3, [r3, #0]
    267a:	221f      	movs	r2, #31
    267c:	4013      	ands	r3, r2
    267e:	2201      	movs	r2, #1
    2680:	409a      	lsls	r2, r3
    2682:	0013      	movs	r3, r2
    2684:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    2686:	68fb      	ldr	r3, [r7, #12]
    2688:	68ba      	ldr	r2, [r7, #8]
    268a:	611a      	str	r2, [r3, #16]
}
    268c:	46c0      	nop			; (mov r8, r8)
    268e:	46bd      	mov	sp, r7
    2690:	b004      	add	sp, #16
    2692:	bd80      	pop	{r7, pc}
    2694:	000025cd 	.word	0x000025cd

00002698 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    2698:	b580      	push	{r7, lr}
    269a:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    269c:	4b15      	ldr	r3, [pc, #84]	; (26f4 <EIC_Handler+0x5c>)
    269e:	2200      	movs	r2, #0
    26a0:	701a      	strb	r2, [r3, #0]
    26a2:	e020      	b.n	26e6 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    26a4:	4b13      	ldr	r3, [pc, #76]	; (26f4 <EIC_Handler+0x5c>)
    26a6:	781b      	ldrb	r3, [r3, #0]
    26a8:	0018      	movs	r0, r3
    26aa:	4b13      	ldr	r3, [pc, #76]	; (26f8 <EIC_Handler+0x60>)
    26ac:	4798      	blx	r3
    26ae:	1e03      	subs	r3, r0, #0
    26b0:	d013      	beq.n	26da <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    26b2:	4b10      	ldr	r3, [pc, #64]	; (26f4 <EIC_Handler+0x5c>)
    26b4:	781b      	ldrb	r3, [r3, #0]
    26b6:	0018      	movs	r0, r3
    26b8:	4b10      	ldr	r3, [pc, #64]	; (26fc <EIC_Handler+0x64>)
    26ba:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    26bc:	4b0d      	ldr	r3, [pc, #52]	; (26f4 <EIC_Handler+0x5c>)
    26be:	781b      	ldrb	r3, [r3, #0]
    26c0:	001a      	movs	r2, r3
    26c2:	4b0f      	ldr	r3, [pc, #60]	; (2700 <EIC_Handler+0x68>)
    26c4:	0092      	lsls	r2, r2, #2
    26c6:	58d3      	ldr	r3, [r2, r3]
    26c8:	2b00      	cmp	r3, #0
    26ca:	d006      	beq.n	26da <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    26cc:	4b09      	ldr	r3, [pc, #36]	; (26f4 <EIC_Handler+0x5c>)
    26ce:	781b      	ldrb	r3, [r3, #0]
    26d0:	001a      	movs	r2, r3
    26d2:	4b0b      	ldr	r3, [pc, #44]	; (2700 <EIC_Handler+0x68>)
    26d4:	0092      	lsls	r2, r2, #2
    26d6:	58d3      	ldr	r3, [r2, r3]
    26d8:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    26da:	4b06      	ldr	r3, [pc, #24]	; (26f4 <EIC_Handler+0x5c>)
    26dc:	781b      	ldrb	r3, [r3, #0]
    26de:	3301      	adds	r3, #1
    26e0:	b2da      	uxtb	r2, r3
    26e2:	4b04      	ldr	r3, [pc, #16]	; (26f4 <EIC_Handler+0x5c>)
    26e4:	701a      	strb	r2, [r3, #0]
    26e6:	4b03      	ldr	r3, [pc, #12]	; (26f4 <EIC_Handler+0x5c>)
    26e8:	781b      	ldrb	r3, [r3, #0]
    26ea:	2b0f      	cmp	r3, #15
    26ec:	d9da      	bls.n	26a4 <EIC_Handler+0xc>
			}
		}
	}
}
    26ee:	46c0      	nop			; (mov r8, r8)
    26f0:	46bd      	mov	sp, r7
    26f2:	bd80      	pop	{r7, pc}
    26f4:	20000160 	.word	0x20000160
    26f8:	00002619 	.word	0x00002619
    26fc:	0000265d 	.word	0x0000265d
    2700:	200000b8 	.word	0x200000b8

00002704 <system_pinmux_get_config_defaults>:
{
    2704:	b580      	push	{r7, lr}
    2706:	b082      	sub	sp, #8
    2708:	af00      	add	r7, sp, #0
    270a:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    270c:	687b      	ldr	r3, [r7, #4]
    270e:	2280      	movs	r2, #128	; 0x80
    2710:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2712:	687b      	ldr	r3, [r7, #4]
    2714:	2200      	movs	r2, #0
    2716:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2718:	687b      	ldr	r3, [r7, #4]
    271a:	2201      	movs	r2, #1
    271c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    271e:	687b      	ldr	r3, [r7, #4]
    2720:	2200      	movs	r2, #0
    2722:	70da      	strb	r2, [r3, #3]
}
    2724:	46c0      	nop			; (mov r8, r8)
    2726:	46bd      	mov	sp, r7
    2728:	b002      	add	sp, #8
    272a:	bd80      	pop	{r7, pc}

0000272c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    272c:	b580      	push	{r7, lr}
    272e:	b084      	sub	sp, #16
    2730:	af00      	add	r7, sp, #0
    2732:	0002      	movs	r2, r0
    2734:	6039      	str	r1, [r7, #0]
    2736:	1dfb      	adds	r3, r7, #7
    2738:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    273a:	230c      	movs	r3, #12
    273c:	18fb      	adds	r3, r7, r3
    273e:	0018      	movs	r0, r3
    2740:	4b10      	ldr	r3, [pc, #64]	; (2784 <port_pin_set_config+0x58>)
    2742:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    2744:	230c      	movs	r3, #12
    2746:	18fb      	adds	r3, r7, r3
    2748:	2280      	movs	r2, #128	; 0x80
    274a:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    274c:	683b      	ldr	r3, [r7, #0]
    274e:	781a      	ldrb	r2, [r3, #0]
    2750:	230c      	movs	r3, #12
    2752:	18fb      	adds	r3, r7, r3
    2754:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2756:	683b      	ldr	r3, [r7, #0]
    2758:	785a      	ldrb	r2, [r3, #1]
    275a:	230c      	movs	r3, #12
    275c:	18fb      	adds	r3, r7, r3
    275e:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2760:	683b      	ldr	r3, [r7, #0]
    2762:	789a      	ldrb	r2, [r3, #2]
    2764:	230c      	movs	r3, #12
    2766:	18fb      	adds	r3, r7, r3
    2768:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    276a:	230c      	movs	r3, #12
    276c:	18fa      	adds	r2, r7, r3
    276e:	1dfb      	adds	r3, r7, #7
    2770:	781b      	ldrb	r3, [r3, #0]
    2772:	0011      	movs	r1, r2
    2774:	0018      	movs	r0, r3
    2776:	4b04      	ldr	r3, [pc, #16]	; (2788 <port_pin_set_config+0x5c>)
    2778:	4798      	blx	r3
}
    277a:	46c0      	nop			; (mov r8, r8)
    277c:	46bd      	mov	sp, r7
    277e:	b004      	add	sp, #16
    2780:	bd80      	pop	{r7, pc}
    2782:	46c0      	nop			; (mov r8, r8)
    2784:	00002705 	.word	0x00002705
    2788:	0000328d 	.word	0x0000328d

0000278c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    278c:	b580      	push	{r7, lr}
    278e:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2790:	46c0      	nop			; (mov r8, r8)
    2792:	46bd      	mov	sp, r7
    2794:	bd80      	pop	{r7, pc}
	...

00002798 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    2798:	b580      	push	{r7, lr}
    279a:	b082      	sub	sp, #8
    279c:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    279e:	4b10      	ldr	r3, [pc, #64]	; (27e0 <cpu_irq_enter_critical+0x48>)
    27a0:	681b      	ldr	r3, [r3, #0]
    27a2:	2b00      	cmp	r3, #0
    27a4:	d112      	bne.n	27cc <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    27a6:	f3ef 8310 	mrs	r3, PRIMASK
    27aa:	607b      	str	r3, [r7, #4]
  return(result);
    27ac:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    27ae:	2b00      	cmp	r3, #0
    27b0:	d109      	bne.n	27c6 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    27b2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    27b4:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    27b8:	4b0a      	ldr	r3, [pc, #40]	; (27e4 <cpu_irq_enter_critical+0x4c>)
    27ba:	2200      	movs	r2, #0
    27bc:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    27be:	4b0a      	ldr	r3, [pc, #40]	; (27e8 <cpu_irq_enter_critical+0x50>)
    27c0:	2201      	movs	r2, #1
    27c2:	701a      	strb	r2, [r3, #0]
    27c4:	e002      	b.n	27cc <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    27c6:	4b08      	ldr	r3, [pc, #32]	; (27e8 <cpu_irq_enter_critical+0x50>)
    27c8:	2200      	movs	r2, #0
    27ca:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    27cc:	4b04      	ldr	r3, [pc, #16]	; (27e0 <cpu_irq_enter_critical+0x48>)
    27ce:	681b      	ldr	r3, [r3, #0]
    27d0:	1c5a      	adds	r2, r3, #1
    27d2:	4b03      	ldr	r3, [pc, #12]	; (27e0 <cpu_irq_enter_critical+0x48>)
    27d4:	601a      	str	r2, [r3, #0]
}
    27d6:	46c0      	nop			; (mov r8, r8)
    27d8:	46bd      	mov	sp, r7
    27da:	b002      	add	sp, #8
    27dc:	bd80      	pop	{r7, pc}
    27de:	46c0      	nop			; (mov r8, r8)
    27e0:	20000098 	.word	0x20000098
    27e4:	20000008 	.word	0x20000008
    27e8:	2000009c 	.word	0x2000009c

000027ec <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    27ec:	b580      	push	{r7, lr}
    27ee:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    27f0:	4b0b      	ldr	r3, [pc, #44]	; (2820 <cpu_irq_leave_critical+0x34>)
    27f2:	681b      	ldr	r3, [r3, #0]
    27f4:	1e5a      	subs	r2, r3, #1
    27f6:	4b0a      	ldr	r3, [pc, #40]	; (2820 <cpu_irq_leave_critical+0x34>)
    27f8:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    27fa:	4b09      	ldr	r3, [pc, #36]	; (2820 <cpu_irq_leave_critical+0x34>)
    27fc:	681b      	ldr	r3, [r3, #0]
    27fe:	2b00      	cmp	r3, #0
    2800:	d10a      	bne.n	2818 <cpu_irq_leave_critical+0x2c>
    2802:	4b08      	ldr	r3, [pc, #32]	; (2824 <cpu_irq_leave_critical+0x38>)
    2804:	781b      	ldrb	r3, [r3, #0]
    2806:	b2db      	uxtb	r3, r3
    2808:	2b00      	cmp	r3, #0
    280a:	d005      	beq.n	2818 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    280c:	4b06      	ldr	r3, [pc, #24]	; (2828 <cpu_irq_leave_critical+0x3c>)
    280e:	2201      	movs	r2, #1
    2810:	701a      	strb	r2, [r3, #0]
    2812:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2816:	b662      	cpsie	i
	}
}
    2818:	46c0      	nop			; (mov r8, r8)
    281a:	46bd      	mov	sp, r7
    281c:	bd80      	pop	{r7, pc}
    281e:	46c0      	nop			; (mov r8, r8)
    2820:	20000098 	.word	0x20000098
    2824:	2000009c 	.word	0x2000009c
    2828:	20000008 	.word	0x20000008

0000282c <system_gclk_gen_get_config_defaults>:
{
    282c:	b580      	push	{r7, lr}
    282e:	b082      	sub	sp, #8
    2830:	af00      	add	r7, sp, #0
    2832:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    2834:	687b      	ldr	r3, [r7, #4]
    2836:	2201      	movs	r2, #1
    2838:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    283a:	687b      	ldr	r3, [r7, #4]
    283c:	2200      	movs	r2, #0
    283e:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2840:	687b      	ldr	r3, [r7, #4]
    2842:	2206      	movs	r2, #6
    2844:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    2846:	687b      	ldr	r3, [r7, #4]
    2848:	2200      	movs	r2, #0
    284a:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    284c:	687b      	ldr	r3, [r7, #4]
    284e:	2200      	movs	r2, #0
    2850:	725a      	strb	r2, [r3, #9]
}
    2852:	46c0      	nop			; (mov r8, r8)
    2854:	46bd      	mov	sp, r7
    2856:	b002      	add	sp, #8
    2858:	bd80      	pop	{r7, pc}

0000285a <system_clock_source_osc8m_get_config_defaults>:
{
    285a:	b580      	push	{r7, lr}
    285c:	b082      	sub	sp, #8
    285e:	af00      	add	r7, sp, #0
    2860:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    2862:	687b      	ldr	r3, [r7, #4]
    2864:	2203      	movs	r2, #3
    2866:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    2868:	687b      	ldr	r3, [r7, #4]
    286a:	2200      	movs	r2, #0
    286c:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    286e:	687b      	ldr	r3, [r7, #4]
    2870:	2201      	movs	r2, #1
    2872:	709a      	strb	r2, [r3, #2]
}
    2874:	46c0      	nop			; (mov r8, r8)
    2876:	46bd      	mov	sp, r7
    2878:	b002      	add	sp, #8
    287a:	bd80      	pop	{r7, pc}

0000287c <system_cpu_clock_set_divider>:
{
    287c:	b580      	push	{r7, lr}
    287e:	b082      	sub	sp, #8
    2880:	af00      	add	r7, sp, #0
    2882:	0002      	movs	r2, r0
    2884:	1dfb      	adds	r3, r7, #7
    2886:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    2888:	4a03      	ldr	r2, [pc, #12]	; (2898 <system_cpu_clock_set_divider+0x1c>)
    288a:	1dfb      	adds	r3, r7, #7
    288c:	781b      	ldrb	r3, [r3, #0]
    288e:	7213      	strb	r3, [r2, #8]
}
    2890:	46c0      	nop			; (mov r8, r8)
    2892:	46bd      	mov	sp, r7
    2894:	b002      	add	sp, #8
    2896:	bd80      	pop	{r7, pc}
    2898:	40000400 	.word	0x40000400

0000289c <system_apb_clock_set_divider>:
{
    289c:	b580      	push	{r7, lr}
    289e:	b082      	sub	sp, #8
    28a0:	af00      	add	r7, sp, #0
    28a2:	0002      	movs	r2, r0
    28a4:	1dfb      	adds	r3, r7, #7
    28a6:	701a      	strb	r2, [r3, #0]
    28a8:	1dbb      	adds	r3, r7, #6
    28aa:	1c0a      	adds	r2, r1, #0
    28ac:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    28ae:	1dfb      	adds	r3, r7, #7
    28b0:	781b      	ldrb	r3, [r3, #0]
    28b2:	2b01      	cmp	r3, #1
    28b4:	d008      	beq.n	28c8 <system_apb_clock_set_divider+0x2c>
    28b6:	2b02      	cmp	r3, #2
    28b8:	d00b      	beq.n	28d2 <system_apb_clock_set_divider+0x36>
    28ba:	2b00      	cmp	r3, #0
    28bc:	d10e      	bne.n	28dc <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    28be:	4a0b      	ldr	r2, [pc, #44]	; (28ec <system_apb_clock_set_divider+0x50>)
    28c0:	1dbb      	adds	r3, r7, #6
    28c2:	781b      	ldrb	r3, [r3, #0]
    28c4:	7253      	strb	r3, [r2, #9]
			break;
    28c6:	e00b      	b.n	28e0 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    28c8:	4a08      	ldr	r2, [pc, #32]	; (28ec <system_apb_clock_set_divider+0x50>)
    28ca:	1dbb      	adds	r3, r7, #6
    28cc:	781b      	ldrb	r3, [r3, #0]
    28ce:	7293      	strb	r3, [r2, #10]
			break;
    28d0:	e006      	b.n	28e0 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    28d2:	4a06      	ldr	r2, [pc, #24]	; (28ec <system_apb_clock_set_divider+0x50>)
    28d4:	1dbb      	adds	r3, r7, #6
    28d6:	781b      	ldrb	r3, [r3, #0]
    28d8:	72d3      	strb	r3, [r2, #11]
			break;
    28da:	e001      	b.n	28e0 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    28dc:	2317      	movs	r3, #23
    28de:	e000      	b.n	28e2 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    28e0:	2300      	movs	r3, #0
}
    28e2:	0018      	movs	r0, r3
    28e4:	46bd      	mov	sp, r7
    28e6:	b002      	add	sp, #8
    28e8:	bd80      	pop	{r7, pc}
    28ea:	46c0      	nop			; (mov r8, r8)
    28ec:	40000400 	.word	0x40000400

000028f0 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    28f0:	b580      	push	{r7, lr}
    28f2:	b082      	sub	sp, #8
    28f4:	af00      	add	r7, sp, #0
    28f6:	0002      	movs	r2, r0
    28f8:	1dfb      	adds	r3, r7, #7
    28fa:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    28fc:	4a08      	ldr	r2, [pc, #32]	; (2920 <system_flash_set_waitstates+0x30>)
    28fe:	1dfb      	adds	r3, r7, #7
    2900:	781b      	ldrb	r3, [r3, #0]
    2902:	210f      	movs	r1, #15
    2904:	400b      	ands	r3, r1
    2906:	b2d9      	uxtb	r1, r3
    2908:	6853      	ldr	r3, [r2, #4]
    290a:	200f      	movs	r0, #15
    290c:	4001      	ands	r1, r0
    290e:	0049      	lsls	r1, r1, #1
    2910:	201e      	movs	r0, #30
    2912:	4383      	bics	r3, r0
    2914:	430b      	orrs	r3, r1
    2916:	6053      	str	r3, [r2, #4]
}
    2918:	46c0      	nop			; (mov r8, r8)
    291a:	46bd      	mov	sp, r7
    291c:	b002      	add	sp, #8
    291e:	bd80      	pop	{r7, pc}
    2920:	41004000 	.word	0x41004000

00002924 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    2924:	b580      	push	{r7, lr}
    2926:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2928:	46c0      	nop			; (mov r8, r8)
    292a:	4b04      	ldr	r3, [pc, #16]	; (293c <_system_dfll_wait_for_sync+0x18>)
    292c:	68db      	ldr	r3, [r3, #12]
    292e:	2210      	movs	r2, #16
    2930:	4013      	ands	r3, r2
    2932:	d0fa      	beq.n	292a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    2934:	46c0      	nop			; (mov r8, r8)
    2936:	46bd      	mov	sp, r7
    2938:	bd80      	pop	{r7, pc}
    293a:	46c0      	nop			; (mov r8, r8)
    293c:	40000800 	.word	0x40000800

00002940 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    2940:	b580      	push	{r7, lr}
    2942:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2944:	4b0c      	ldr	r3, [pc, #48]	; (2978 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2946:	2202      	movs	r2, #2
    2948:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    294a:	4b0c      	ldr	r3, [pc, #48]	; (297c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    294c:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    294e:	4a0a      	ldr	r2, [pc, #40]	; (2978 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2950:	4b0b      	ldr	r3, [pc, #44]	; (2980 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2952:	689b      	ldr	r3, [r3, #8]
    2954:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2956:	4a08      	ldr	r2, [pc, #32]	; (2978 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2958:	4b09      	ldr	r3, [pc, #36]	; (2980 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    295a:	685b      	ldr	r3, [r3, #4]
    295c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    295e:	4b06      	ldr	r3, [pc, #24]	; (2978 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2960:	2200      	movs	r2, #0
    2962:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    2964:	4b05      	ldr	r3, [pc, #20]	; (297c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    2966:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2968:	4a03      	ldr	r2, [pc, #12]	; (2978 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    296a:	4b05      	ldr	r3, [pc, #20]	; (2980 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    296c:	681b      	ldr	r3, [r3, #0]
    296e:	b29b      	uxth	r3, r3
    2970:	8493      	strh	r3, [r2, #36]	; 0x24
}
    2972:	46c0      	nop			; (mov r8, r8)
    2974:	46bd      	mov	sp, r7
    2976:	bd80      	pop	{r7, pc}
    2978:	40000800 	.word	0x40000800
    297c:	00002925 	.word	0x00002925
    2980:	200000a0 	.word	0x200000a0

00002984 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2984:	b580      	push	{r7, lr}
    2986:	b082      	sub	sp, #8
    2988:	af00      	add	r7, sp, #0
    298a:	0002      	movs	r2, r0
    298c:	1dfb      	adds	r3, r7, #7
    298e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2990:	1dfb      	adds	r3, r7, #7
    2992:	781b      	ldrb	r3, [r3, #0]
    2994:	2b08      	cmp	r3, #8
    2996:	d841      	bhi.n	2a1c <system_clock_source_get_hz+0x98>
    2998:	009a      	lsls	r2, r3, #2
    299a:	4b23      	ldr	r3, [pc, #140]	; (2a28 <system_clock_source_get_hz+0xa4>)
    299c:	18d3      	adds	r3, r2, r3
    299e:	681b      	ldr	r3, [r3, #0]
    29a0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    29a2:	4b22      	ldr	r3, [pc, #136]	; (2a2c <system_clock_source_get_hz+0xa8>)
    29a4:	691b      	ldr	r3, [r3, #16]
    29a6:	e03a      	b.n	2a1e <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    29a8:	4b21      	ldr	r3, [pc, #132]	; (2a30 <system_clock_source_get_hz+0xac>)
    29aa:	6a1b      	ldr	r3, [r3, #32]
    29ac:	059b      	lsls	r3, r3, #22
    29ae:	0f9b      	lsrs	r3, r3, #30
    29b0:	b2db      	uxtb	r3, r3
    29b2:	001a      	movs	r2, r3
    29b4:	4b1f      	ldr	r3, [pc, #124]	; (2a34 <system_clock_source_get_hz+0xb0>)
    29b6:	40d3      	lsrs	r3, r2
    29b8:	e031      	b.n	2a1e <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    29ba:	2380      	movs	r3, #128	; 0x80
    29bc:	021b      	lsls	r3, r3, #8
    29be:	e02e      	b.n	2a1e <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    29c0:	2380      	movs	r3, #128	; 0x80
    29c2:	021b      	lsls	r3, r3, #8
    29c4:	e02b      	b.n	2a1e <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    29c6:	4b19      	ldr	r3, [pc, #100]	; (2a2c <system_clock_source_get_hz+0xa8>)
    29c8:	695b      	ldr	r3, [r3, #20]
    29ca:	e028      	b.n	2a1e <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    29cc:	4b17      	ldr	r3, [pc, #92]	; (2a2c <system_clock_source_get_hz+0xa8>)
    29ce:	681b      	ldr	r3, [r3, #0]
    29d0:	2202      	movs	r2, #2
    29d2:	4013      	ands	r3, r2
    29d4:	d101      	bne.n	29da <system_clock_source_get_hz+0x56>
			return 0;
    29d6:	2300      	movs	r3, #0
    29d8:	e021      	b.n	2a1e <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    29da:	4b17      	ldr	r3, [pc, #92]	; (2a38 <system_clock_source_get_hz+0xb4>)
    29dc:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    29de:	4b13      	ldr	r3, [pc, #76]	; (2a2c <system_clock_source_get_hz+0xa8>)
    29e0:	681b      	ldr	r3, [r3, #0]
    29e2:	2224      	movs	r2, #36	; 0x24
    29e4:	4013      	ands	r3, r2
    29e6:	2b04      	cmp	r3, #4
    29e8:	d109      	bne.n	29fe <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    29ea:	2000      	movs	r0, #0
    29ec:	4b13      	ldr	r3, [pc, #76]	; (2a3c <system_clock_source_get_hz+0xb8>)
    29ee:	4798      	blx	r3
    29f0:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    29f2:	4b0e      	ldr	r3, [pc, #56]	; (2a2c <system_clock_source_get_hz+0xa8>)
    29f4:	689b      	ldr	r3, [r3, #8]
    29f6:	041b      	lsls	r3, r3, #16
    29f8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    29fa:	4353      	muls	r3, r2
    29fc:	e00f      	b.n	2a1e <system_clock_source_get_hz+0x9a>
		default:
			return 48000000UL;
    29fe:	4b10      	ldr	r3, [pc, #64]	; (2a40 <system_clock_source_get_hz+0xbc>)
    2a00:	e00d      	b.n	2a1e <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2a02:	4a0b      	ldr	r2, [pc, #44]	; (2a30 <system_clock_source_get_hz+0xac>)
    2a04:	2350      	movs	r3, #80	; 0x50
    2a06:	5cd3      	ldrb	r3, [r2, r3]
    2a08:	b2db      	uxtb	r3, r3
    2a0a:	001a      	movs	r2, r3
    2a0c:	2304      	movs	r3, #4
    2a0e:	4013      	ands	r3, r2
    2a10:	d101      	bne.n	2a16 <system_clock_source_get_hz+0x92>
			return 0;
    2a12:	2300      	movs	r3, #0
    2a14:	e003      	b.n	2a1e <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
    2a16:	4b05      	ldr	r3, [pc, #20]	; (2a2c <system_clock_source_get_hz+0xa8>)
    2a18:	68db      	ldr	r3, [r3, #12]
    2a1a:	e000      	b.n	2a1e <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
    2a1c:	2300      	movs	r3, #0
	}
}
    2a1e:	0018      	movs	r0, r3
    2a20:	46bd      	mov	sp, r7
    2a22:	b002      	add	sp, #8
    2a24:	bd80      	pop	{r7, pc}
    2a26:	46c0      	nop			; (mov r8, r8)
    2a28:	00006c94 	.word	0x00006c94
    2a2c:	200000a0 	.word	0x200000a0
    2a30:	40000800 	.word	0x40000800
    2a34:	007a1200 	.word	0x007a1200
    2a38:	00002925 	.word	0x00002925
    2a3c:	000030c5 	.word	0x000030c5
    2a40:	02dc6c00 	.word	0x02dc6c00

00002a44 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2a44:	b580      	push	{r7, lr}
    2a46:	b084      	sub	sp, #16
    2a48:	af00      	add	r7, sp, #0
    2a4a:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2a4c:	4b1a      	ldr	r3, [pc, #104]	; (2ab8 <system_clock_source_osc8m_set_config+0x74>)
    2a4e:	6a1b      	ldr	r3, [r3, #32]
    2a50:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2a52:	687b      	ldr	r3, [r7, #4]
    2a54:	781b      	ldrb	r3, [r3, #0]
    2a56:	1c1a      	adds	r2, r3, #0
    2a58:	2303      	movs	r3, #3
    2a5a:	4013      	ands	r3, r2
    2a5c:	b2da      	uxtb	r2, r3
    2a5e:	230d      	movs	r3, #13
    2a60:	18fb      	adds	r3, r7, r3
    2a62:	2103      	movs	r1, #3
    2a64:	400a      	ands	r2, r1
    2a66:	0010      	movs	r0, r2
    2a68:	781a      	ldrb	r2, [r3, #0]
    2a6a:	2103      	movs	r1, #3
    2a6c:	438a      	bics	r2, r1
    2a6e:	1c11      	adds	r1, r2, #0
    2a70:	1c02      	adds	r2, r0, #0
    2a72:	430a      	orrs	r2, r1
    2a74:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2a76:	687b      	ldr	r3, [r7, #4]
    2a78:	789a      	ldrb	r2, [r3, #2]
    2a7a:	230c      	movs	r3, #12
    2a7c:	18fb      	adds	r3, r7, r3
    2a7e:	01d0      	lsls	r0, r2, #7
    2a80:	781a      	ldrb	r2, [r3, #0]
    2a82:	217f      	movs	r1, #127	; 0x7f
    2a84:	400a      	ands	r2, r1
    2a86:	1c11      	adds	r1, r2, #0
    2a88:	1c02      	adds	r2, r0, #0
    2a8a:	430a      	orrs	r2, r1
    2a8c:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2a8e:	687b      	ldr	r3, [r7, #4]
    2a90:	785a      	ldrb	r2, [r3, #1]
    2a92:	230c      	movs	r3, #12
    2a94:	18fb      	adds	r3, r7, r3
    2a96:	2101      	movs	r1, #1
    2a98:	400a      	ands	r2, r1
    2a9a:	0190      	lsls	r0, r2, #6
    2a9c:	781a      	ldrb	r2, [r3, #0]
    2a9e:	2140      	movs	r1, #64	; 0x40
    2aa0:	438a      	bics	r2, r1
    2aa2:	1c11      	adds	r1, r2, #0
    2aa4:	1c02      	adds	r2, r0, #0
    2aa6:	430a      	orrs	r2, r1
    2aa8:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    2aaa:	4b03      	ldr	r3, [pc, #12]	; (2ab8 <system_clock_source_osc8m_set_config+0x74>)
    2aac:	68fa      	ldr	r2, [r7, #12]
    2aae:	621a      	str	r2, [r3, #32]
}
    2ab0:	46c0      	nop			; (mov r8, r8)
    2ab2:	46bd      	mov	sp, r7
    2ab4:	b004      	add	sp, #16
    2ab6:	bd80      	pop	{r7, pc}
    2ab8:	40000800 	.word	0x40000800

00002abc <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    2abc:	b580      	push	{r7, lr}
    2abe:	b082      	sub	sp, #8
    2ac0:	af00      	add	r7, sp, #0
    2ac2:	0002      	movs	r2, r0
    2ac4:	1dfb      	adds	r3, r7, #7
    2ac6:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2ac8:	1dfb      	adds	r3, r7, #7
    2aca:	781b      	ldrb	r3, [r3, #0]
    2acc:	2b08      	cmp	r3, #8
    2ace:	d83b      	bhi.n	2b48 <system_clock_source_enable+0x8c>
    2ad0:	009a      	lsls	r2, r3, #2
    2ad2:	4b21      	ldr	r3, [pc, #132]	; (2b58 <system_clock_source_enable+0x9c>)
    2ad4:	18d3      	adds	r3, r2, r3
    2ad6:	681b      	ldr	r3, [r3, #0]
    2ad8:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2ada:	4b20      	ldr	r3, [pc, #128]	; (2b5c <system_clock_source_enable+0xa0>)
    2adc:	4a1f      	ldr	r2, [pc, #124]	; (2b5c <system_clock_source_enable+0xa0>)
    2ade:	6a12      	ldr	r2, [r2, #32]
    2ae0:	2102      	movs	r1, #2
    2ae2:	430a      	orrs	r2, r1
    2ae4:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2ae6:	2300      	movs	r3, #0
    2ae8:	e031      	b.n	2b4e <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2aea:	4b1c      	ldr	r3, [pc, #112]	; (2b5c <system_clock_source_enable+0xa0>)
    2aec:	4a1b      	ldr	r2, [pc, #108]	; (2b5c <system_clock_source_enable+0xa0>)
    2aee:	6992      	ldr	r2, [r2, #24]
    2af0:	2102      	movs	r1, #2
    2af2:	430a      	orrs	r2, r1
    2af4:	619a      	str	r2, [r3, #24]
		break;
    2af6:	e029      	b.n	2b4c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2af8:	4a18      	ldr	r2, [pc, #96]	; (2b5c <system_clock_source_enable+0xa0>)
    2afa:	4b18      	ldr	r3, [pc, #96]	; (2b5c <system_clock_source_enable+0xa0>)
    2afc:	8a1b      	ldrh	r3, [r3, #16]
    2afe:	b29b      	uxth	r3, r3
    2b00:	2102      	movs	r1, #2
    2b02:	430b      	orrs	r3, r1
    2b04:	b29b      	uxth	r3, r3
    2b06:	8213      	strh	r3, [r2, #16]
		break;
    2b08:	e020      	b.n	2b4c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2b0a:	4a14      	ldr	r2, [pc, #80]	; (2b5c <system_clock_source_enable+0xa0>)
    2b0c:	4b13      	ldr	r3, [pc, #76]	; (2b5c <system_clock_source_enable+0xa0>)
    2b0e:	8a9b      	ldrh	r3, [r3, #20]
    2b10:	b29b      	uxth	r3, r3
    2b12:	2102      	movs	r1, #2
    2b14:	430b      	orrs	r3, r1
    2b16:	b29b      	uxth	r3, r3
    2b18:	8293      	strh	r3, [r2, #20]
		break;
    2b1a:	e017      	b.n	2b4c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2b1c:	4b10      	ldr	r3, [pc, #64]	; (2b60 <system_clock_source_enable+0xa4>)
    2b1e:	681b      	ldr	r3, [r3, #0]
    2b20:	2202      	movs	r2, #2
    2b22:	431a      	orrs	r2, r3
    2b24:	4b0e      	ldr	r3, [pc, #56]	; (2b60 <system_clock_source_enable+0xa4>)
    2b26:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    2b28:	4b0e      	ldr	r3, [pc, #56]	; (2b64 <system_clock_source_enable+0xa8>)
    2b2a:	4798      	blx	r3
		break;
    2b2c:	e00e      	b.n	2b4c <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2b2e:	4a0b      	ldr	r2, [pc, #44]	; (2b5c <system_clock_source_enable+0xa0>)
    2b30:	490a      	ldr	r1, [pc, #40]	; (2b5c <system_clock_source_enable+0xa0>)
    2b32:	2344      	movs	r3, #68	; 0x44
    2b34:	5ccb      	ldrb	r3, [r1, r3]
    2b36:	b2db      	uxtb	r3, r3
    2b38:	2102      	movs	r1, #2
    2b3a:	430b      	orrs	r3, r1
    2b3c:	b2d9      	uxtb	r1, r3
    2b3e:	2344      	movs	r3, #68	; 0x44
    2b40:	54d1      	strb	r1, [r2, r3]
		break;
    2b42:	e003      	b.n	2b4c <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2b44:	2300      	movs	r3, #0
    2b46:	e002      	b.n	2b4e <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2b48:	2317      	movs	r3, #23
    2b4a:	e000      	b.n	2b4e <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    2b4c:	2300      	movs	r3, #0
}
    2b4e:	0018      	movs	r0, r3
    2b50:	46bd      	mov	sp, r7
    2b52:	b002      	add	sp, #8
    2b54:	bd80      	pop	{r7, pc}
    2b56:	46c0      	nop			; (mov r8, r8)
    2b58:	00006cb8 	.word	0x00006cb8
    2b5c:	40000800 	.word	0x40000800
    2b60:	200000a0 	.word	0x200000a0
    2b64:	00002941 	.word	0x00002941

00002b68 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    2b68:	b580      	push	{r7, lr}
    2b6a:	b082      	sub	sp, #8
    2b6c:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2b6e:	003b      	movs	r3, r7
    2b70:	2201      	movs	r2, #1
    2b72:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2b74:	2300      	movs	r3, #0
    2b76:	607b      	str	r3, [r7, #4]
    2b78:	e009      	b.n	2b8e <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2b7a:	687b      	ldr	r3, [r7, #4]
    2b7c:	b2db      	uxtb	r3, r3
    2b7e:	003a      	movs	r2, r7
    2b80:	0011      	movs	r1, r2
    2b82:	0018      	movs	r0, r3
    2b84:	4b05      	ldr	r3, [pc, #20]	; (2b9c <_switch_peripheral_gclk+0x34>)
    2b86:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2b88:	687b      	ldr	r3, [r7, #4]
    2b8a:	3301      	adds	r3, #1
    2b8c:	607b      	str	r3, [r7, #4]
    2b8e:	687b      	ldr	r3, [r7, #4]
    2b90:	2b24      	cmp	r3, #36	; 0x24
    2b92:	d9f2      	bls.n	2b7a <_switch_peripheral_gclk+0x12>
	}
}
    2b94:	46c0      	nop			; (mov r8, r8)
    2b96:	46bd      	mov	sp, r7
    2b98:	b002      	add	sp, #8
    2b9a:	bd80      	pop	{r7, pc}
    2b9c:	00002fa1 	.word	0x00002fa1

00002ba0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2ba0:	b580      	push	{r7, lr}
    2ba2:	b0a0      	sub	sp, #128	; 0x80
    2ba4:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2ba6:	4b27      	ldr	r3, [pc, #156]	; (2c44 <system_clock_init+0xa4>)
    2ba8:	22c2      	movs	r2, #194	; 0xc2
    2baa:	00d2      	lsls	r2, r2, #3
    2bac:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    2bae:	2000      	movs	r0, #0
    2bb0:	4b25      	ldr	r3, [pc, #148]	; (2c48 <system_clock_init+0xa8>)
    2bb2:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    2bb4:	4b25      	ldr	r3, [pc, #148]	; (2c4c <system_clock_init+0xac>)
    2bb6:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    2bb8:	237c      	movs	r3, #124	; 0x7c
    2bba:	18fb      	adds	r3, r7, r3
    2bbc:	0018      	movs	r0, r3
    2bbe:	4b24      	ldr	r3, [pc, #144]	; (2c50 <system_clock_init+0xb0>)
    2bc0:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2bc2:	237c      	movs	r3, #124	; 0x7c
    2bc4:	18fb      	adds	r3, r7, r3
    2bc6:	2200      	movs	r2, #0
    2bc8:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    2bca:	237c      	movs	r3, #124	; 0x7c
    2bcc:	18fb      	adds	r3, r7, r3
    2bce:	2201      	movs	r2, #1
    2bd0:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    2bd2:	237c      	movs	r3, #124	; 0x7c
    2bd4:	18fb      	adds	r3, r7, r3
    2bd6:	2200      	movs	r2, #0
    2bd8:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2bda:	237c      	movs	r3, #124	; 0x7c
    2bdc:	18fb      	adds	r3, r7, r3
    2bde:	0018      	movs	r0, r3
    2be0:	4b1c      	ldr	r3, [pc, #112]	; (2c54 <system_clock_init+0xb4>)
    2be2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2be4:	2006      	movs	r0, #6
    2be6:	4b1c      	ldr	r3, [pc, #112]	; (2c58 <system_clock_init+0xb8>)
    2be8:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2bea:	4b1c      	ldr	r3, [pc, #112]	; (2c5c <system_clock_init+0xbc>)
    2bec:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    2bee:	2000      	movs	r0, #0
    2bf0:	4b1b      	ldr	r3, [pc, #108]	; (2c60 <system_clock_init+0xc0>)
    2bf2:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    2bf4:	2100      	movs	r1, #0
    2bf6:	2000      	movs	r0, #0
    2bf8:	4b1a      	ldr	r3, [pc, #104]	; (2c64 <system_clock_init+0xc4>)
    2bfa:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    2bfc:	2100      	movs	r1, #0
    2bfe:	2001      	movs	r0, #1
    2c00:	4b18      	ldr	r3, [pc, #96]	; (2c64 <system_clock_init+0xc4>)
    2c02:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    2c04:	2100      	movs	r1, #0
    2c06:	2002      	movs	r0, #2
    2c08:	4b16      	ldr	r3, [pc, #88]	; (2c64 <system_clock_init+0xc4>)
    2c0a:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2c0c:	1d3b      	adds	r3, r7, #4
    2c0e:	0018      	movs	r0, r3
    2c10:	4b15      	ldr	r3, [pc, #84]	; (2c68 <system_clock_init+0xc8>)
    2c12:	4798      	blx	r3
    2c14:	1d3b      	adds	r3, r7, #4
    2c16:	2206      	movs	r2, #6
    2c18:	701a      	strb	r2, [r3, #0]
    2c1a:	1d3b      	adds	r3, r7, #4
    2c1c:	2201      	movs	r2, #1
    2c1e:	605a      	str	r2, [r3, #4]
    2c20:	1d3b      	adds	r3, r7, #4
    2c22:	2200      	movs	r2, #0
    2c24:	721a      	strb	r2, [r3, #8]
    2c26:	1d3b      	adds	r3, r7, #4
    2c28:	2200      	movs	r2, #0
    2c2a:	725a      	strb	r2, [r3, #9]
    2c2c:	1d3b      	adds	r3, r7, #4
    2c2e:	0019      	movs	r1, r3
    2c30:	2000      	movs	r0, #0
    2c32:	4b0e      	ldr	r3, [pc, #56]	; (2c6c <system_clock_init+0xcc>)
    2c34:	4798      	blx	r3
    2c36:	2000      	movs	r0, #0
    2c38:	4b0d      	ldr	r3, [pc, #52]	; (2c70 <system_clock_init+0xd0>)
    2c3a:	4798      	blx	r3
#endif
}
    2c3c:	46c0      	nop			; (mov r8, r8)
    2c3e:	46bd      	mov	sp, r7
    2c40:	b020      	add	sp, #128	; 0x80
    2c42:	bd80      	pop	{r7, pc}
    2c44:	40000800 	.word	0x40000800
    2c48:	000028f1 	.word	0x000028f1
    2c4c:	00002b69 	.word	0x00002b69
    2c50:	0000285b 	.word	0x0000285b
    2c54:	00002a45 	.word	0x00002a45
    2c58:	00002abd 	.word	0x00002abd
    2c5c:	00002d19 	.word	0x00002d19
    2c60:	0000287d 	.word	0x0000287d
    2c64:	0000289d 	.word	0x0000289d
    2c68:	0000282d 	.word	0x0000282d
    2c6c:	00002d49 	.word	0x00002d49
    2c70:	00002e6d 	.word	0x00002e6d

00002c74 <system_apb_clock_set_mask>:
{
    2c74:	b580      	push	{r7, lr}
    2c76:	b082      	sub	sp, #8
    2c78:	af00      	add	r7, sp, #0
    2c7a:	0002      	movs	r2, r0
    2c7c:	6039      	str	r1, [r7, #0]
    2c7e:	1dfb      	adds	r3, r7, #7
    2c80:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2c82:	1dfb      	adds	r3, r7, #7
    2c84:	781b      	ldrb	r3, [r3, #0]
    2c86:	2b01      	cmp	r3, #1
    2c88:	d00a      	beq.n	2ca0 <system_apb_clock_set_mask+0x2c>
    2c8a:	2b02      	cmp	r3, #2
    2c8c:	d00f      	beq.n	2cae <system_apb_clock_set_mask+0x3a>
    2c8e:	2b00      	cmp	r3, #0
    2c90:	d114      	bne.n	2cbc <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2c92:	4b0e      	ldr	r3, [pc, #56]	; (2ccc <system_apb_clock_set_mask+0x58>)
    2c94:	4a0d      	ldr	r2, [pc, #52]	; (2ccc <system_apb_clock_set_mask+0x58>)
    2c96:	6991      	ldr	r1, [r2, #24]
    2c98:	683a      	ldr	r2, [r7, #0]
    2c9a:	430a      	orrs	r2, r1
    2c9c:	619a      	str	r2, [r3, #24]
			break;
    2c9e:	e00f      	b.n	2cc0 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2ca0:	4b0a      	ldr	r3, [pc, #40]	; (2ccc <system_apb_clock_set_mask+0x58>)
    2ca2:	4a0a      	ldr	r2, [pc, #40]	; (2ccc <system_apb_clock_set_mask+0x58>)
    2ca4:	69d1      	ldr	r1, [r2, #28]
    2ca6:	683a      	ldr	r2, [r7, #0]
    2ca8:	430a      	orrs	r2, r1
    2caa:	61da      	str	r2, [r3, #28]
			break;
    2cac:	e008      	b.n	2cc0 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2cae:	4b07      	ldr	r3, [pc, #28]	; (2ccc <system_apb_clock_set_mask+0x58>)
    2cb0:	4a06      	ldr	r2, [pc, #24]	; (2ccc <system_apb_clock_set_mask+0x58>)
    2cb2:	6a11      	ldr	r1, [r2, #32]
    2cb4:	683a      	ldr	r2, [r7, #0]
    2cb6:	430a      	orrs	r2, r1
    2cb8:	621a      	str	r2, [r3, #32]
			break;
    2cba:	e001      	b.n	2cc0 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2cbc:	2317      	movs	r3, #23
    2cbe:	e000      	b.n	2cc2 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2cc0:	2300      	movs	r3, #0
}
    2cc2:	0018      	movs	r0, r3
    2cc4:	46bd      	mov	sp, r7
    2cc6:	b002      	add	sp, #8
    2cc8:	bd80      	pop	{r7, pc}
    2cca:	46c0      	nop			; (mov r8, r8)
    2ccc:	40000400 	.word	0x40000400

00002cd0 <system_interrupt_enter_critical_section>:
{
    2cd0:	b580      	push	{r7, lr}
    2cd2:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    2cd4:	4b02      	ldr	r3, [pc, #8]	; (2ce0 <system_interrupt_enter_critical_section+0x10>)
    2cd6:	4798      	blx	r3
}
    2cd8:	46c0      	nop			; (mov r8, r8)
    2cda:	46bd      	mov	sp, r7
    2cdc:	bd80      	pop	{r7, pc}
    2cde:	46c0      	nop			; (mov r8, r8)
    2ce0:	00002799 	.word	0x00002799

00002ce4 <system_interrupt_leave_critical_section>:
{
    2ce4:	b580      	push	{r7, lr}
    2ce6:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    2ce8:	4b02      	ldr	r3, [pc, #8]	; (2cf4 <system_interrupt_leave_critical_section+0x10>)
    2cea:	4798      	blx	r3
}
    2cec:	46c0      	nop			; (mov r8, r8)
    2cee:	46bd      	mov	sp, r7
    2cf0:	bd80      	pop	{r7, pc}
    2cf2:	46c0      	nop			; (mov r8, r8)
    2cf4:	000027ed 	.word	0x000027ed

00002cf8 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    2cf8:	b580      	push	{r7, lr}
    2cfa:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cfc:	4b05      	ldr	r3, [pc, #20]	; (2d14 <system_gclk_is_syncing+0x1c>)
    2cfe:	785b      	ldrb	r3, [r3, #1]
    2d00:	b2db      	uxtb	r3, r3
    2d02:	b25b      	sxtb	r3, r3
    2d04:	2b00      	cmp	r3, #0
    2d06:	da01      	bge.n	2d0c <system_gclk_is_syncing+0x14>
		return true;
    2d08:	2301      	movs	r3, #1
    2d0a:	e000      	b.n	2d0e <system_gclk_is_syncing+0x16>
	}

	return false;
    2d0c:	2300      	movs	r3, #0
}
    2d0e:	0018      	movs	r0, r3
    2d10:	46bd      	mov	sp, r7
    2d12:	bd80      	pop	{r7, pc}
    2d14:	40000c00 	.word	0x40000c00

00002d18 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    2d18:	b580      	push	{r7, lr}
    2d1a:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    2d1c:	2108      	movs	r1, #8
    2d1e:	2000      	movs	r0, #0
    2d20:	4b07      	ldr	r3, [pc, #28]	; (2d40 <system_gclk_init+0x28>)
    2d22:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2d24:	4b07      	ldr	r3, [pc, #28]	; (2d44 <system_gclk_init+0x2c>)
    2d26:	2201      	movs	r2, #1
    2d28:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	4b05      	ldr	r3, [pc, #20]	; (2d44 <system_gclk_init+0x2c>)
    2d2e:	781b      	ldrb	r3, [r3, #0]
    2d30:	b2db      	uxtb	r3, r3
    2d32:	001a      	movs	r2, r3
    2d34:	2301      	movs	r3, #1
    2d36:	4013      	ands	r3, r2
    2d38:	d1f8      	bne.n	2d2c <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    2d3a:	46c0      	nop			; (mov r8, r8)
    2d3c:	46bd      	mov	sp, r7
    2d3e:	bd80      	pop	{r7, pc}
    2d40:	00002c75 	.word	0x00002c75
    2d44:	40000c00 	.word	0x40000c00

00002d48 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2d48:	b580      	push	{r7, lr}
    2d4a:	b086      	sub	sp, #24
    2d4c:	af00      	add	r7, sp, #0
    2d4e:	0002      	movs	r2, r0
    2d50:	6039      	str	r1, [r7, #0]
    2d52:	1dfb      	adds	r3, r7, #7
    2d54:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2d56:	1dfb      	adds	r3, r7, #7
    2d58:	781b      	ldrb	r3, [r3, #0]
    2d5a:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    2d5c:	1dfb      	adds	r3, r7, #7
    2d5e:	781b      	ldrb	r3, [r3, #0]
    2d60:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2d62:	683b      	ldr	r3, [r7, #0]
    2d64:	781b      	ldrb	r3, [r3, #0]
    2d66:	021b      	lsls	r3, r3, #8
    2d68:	001a      	movs	r2, r3
    2d6a:	697b      	ldr	r3, [r7, #20]
    2d6c:	4313      	orrs	r3, r2
    2d6e:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2d70:	683b      	ldr	r3, [r7, #0]
    2d72:	785b      	ldrb	r3, [r3, #1]
    2d74:	2b00      	cmp	r3, #0
    2d76:	d004      	beq.n	2d82 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2d78:	697b      	ldr	r3, [r7, #20]
    2d7a:	2280      	movs	r2, #128	; 0x80
    2d7c:	02d2      	lsls	r2, r2, #11
    2d7e:	4313      	orrs	r3, r2
    2d80:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2d82:	683b      	ldr	r3, [r7, #0]
    2d84:	7a5b      	ldrb	r3, [r3, #9]
    2d86:	2b00      	cmp	r3, #0
    2d88:	d004      	beq.n	2d94 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2d8a:	697b      	ldr	r3, [r7, #20]
    2d8c:	2280      	movs	r2, #128	; 0x80
    2d8e:	0312      	lsls	r2, r2, #12
    2d90:	4313      	orrs	r3, r2
    2d92:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2d94:	683b      	ldr	r3, [r7, #0]
    2d96:	685b      	ldr	r3, [r3, #4]
    2d98:	2b01      	cmp	r3, #1
    2d9a:	d92c      	bls.n	2df6 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2d9c:	683b      	ldr	r3, [r7, #0]
    2d9e:	685a      	ldr	r2, [r3, #4]
    2da0:	683b      	ldr	r3, [r7, #0]
    2da2:	685b      	ldr	r3, [r3, #4]
    2da4:	3b01      	subs	r3, #1
    2da6:	4013      	ands	r3, r2
    2da8:	d11a      	bne.n	2de0 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    2daa:	2300      	movs	r3, #0
    2dac:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2dae:	2302      	movs	r3, #2
    2db0:	60bb      	str	r3, [r7, #8]
    2db2:	e005      	b.n	2dc0 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    2db4:	68fb      	ldr	r3, [r7, #12]
    2db6:	3301      	adds	r3, #1
    2db8:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    2dba:	68bb      	ldr	r3, [r7, #8]
    2dbc:	005b      	lsls	r3, r3, #1
    2dbe:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    2dc0:	683b      	ldr	r3, [r7, #0]
    2dc2:	685a      	ldr	r2, [r3, #4]
    2dc4:	68bb      	ldr	r3, [r7, #8]
    2dc6:	429a      	cmp	r2, r3
    2dc8:	d8f4      	bhi.n	2db4 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2dca:	68fb      	ldr	r3, [r7, #12]
    2dcc:	021b      	lsls	r3, r3, #8
    2dce:	693a      	ldr	r2, [r7, #16]
    2dd0:	4313      	orrs	r3, r2
    2dd2:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2dd4:	697b      	ldr	r3, [r7, #20]
    2dd6:	2280      	movs	r2, #128	; 0x80
    2dd8:	0352      	lsls	r2, r2, #13
    2dda:	4313      	orrs	r3, r2
    2ddc:	617b      	str	r3, [r7, #20]
    2dde:	e00a      	b.n	2df6 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2de0:	683b      	ldr	r3, [r7, #0]
    2de2:	685b      	ldr	r3, [r3, #4]
    2de4:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    2de6:	693a      	ldr	r2, [r7, #16]
    2de8:	4313      	orrs	r3, r2
    2dea:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2dec:	697b      	ldr	r3, [r7, #20]
    2dee:	2280      	movs	r2, #128	; 0x80
    2df0:	0292      	lsls	r2, r2, #10
    2df2:	4313      	orrs	r3, r2
    2df4:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2df6:	683b      	ldr	r3, [r7, #0]
    2df8:	7a1b      	ldrb	r3, [r3, #8]
    2dfa:	2b00      	cmp	r3, #0
    2dfc:	d004      	beq.n	2e08 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2dfe:	697b      	ldr	r3, [r7, #20]
    2e00:	2280      	movs	r2, #128	; 0x80
    2e02:	0392      	lsls	r2, r2, #14
    2e04:	4313      	orrs	r3, r2
    2e06:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    2e08:	46c0      	nop			; (mov r8, r8)
    2e0a:	4b13      	ldr	r3, [pc, #76]	; (2e58 <system_gclk_gen_set_config+0x110>)
    2e0c:	4798      	blx	r3
    2e0e:	1e03      	subs	r3, r0, #0
    2e10:	d1fb      	bne.n	2e0a <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2e12:	4b12      	ldr	r3, [pc, #72]	; (2e5c <system_gclk_gen_set_config+0x114>)
    2e14:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2e16:	4a12      	ldr	r2, [pc, #72]	; (2e60 <system_gclk_gen_set_config+0x118>)
    2e18:	1dfb      	adds	r3, r7, #7
    2e1a:	781b      	ldrb	r3, [r3, #0]
    2e1c:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2e1e:	46c0      	nop			; (mov r8, r8)
    2e20:	4b0d      	ldr	r3, [pc, #52]	; (2e58 <system_gclk_gen_set_config+0x110>)
    2e22:	4798      	blx	r3
    2e24:	1e03      	subs	r3, r0, #0
    2e26:	d1fb      	bne.n	2e20 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2e28:	4b0e      	ldr	r3, [pc, #56]	; (2e64 <system_gclk_gen_set_config+0x11c>)
    2e2a:	693a      	ldr	r2, [r7, #16]
    2e2c:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    2e2e:	46c0      	nop			; (mov r8, r8)
    2e30:	4b09      	ldr	r3, [pc, #36]	; (2e58 <system_gclk_gen_set_config+0x110>)
    2e32:	4798      	blx	r3
    2e34:	1e03      	subs	r3, r0, #0
    2e36:	d1fb      	bne.n	2e30 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2e38:	4b0a      	ldr	r3, [pc, #40]	; (2e64 <system_gclk_gen_set_config+0x11c>)
    2e3a:	4a0a      	ldr	r2, [pc, #40]	; (2e64 <system_gclk_gen_set_config+0x11c>)
    2e3c:	6851      	ldr	r1, [r2, #4]
    2e3e:	2280      	movs	r2, #128	; 0x80
    2e40:	0252      	lsls	r2, r2, #9
    2e42:	4011      	ands	r1, r2
    2e44:	697a      	ldr	r2, [r7, #20]
    2e46:	430a      	orrs	r2, r1
    2e48:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2e4a:	4b07      	ldr	r3, [pc, #28]	; (2e68 <system_gclk_gen_set_config+0x120>)
    2e4c:	4798      	blx	r3
}
    2e4e:	46c0      	nop			; (mov r8, r8)
    2e50:	46bd      	mov	sp, r7
    2e52:	b006      	add	sp, #24
    2e54:	bd80      	pop	{r7, pc}
    2e56:	46c0      	nop			; (mov r8, r8)
    2e58:	00002cf9 	.word	0x00002cf9
    2e5c:	00002cd1 	.word	0x00002cd1
    2e60:	40000c08 	.word	0x40000c08
    2e64:	40000c00 	.word	0x40000c00
    2e68:	00002ce5 	.word	0x00002ce5

00002e6c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2e6c:	b580      	push	{r7, lr}
    2e6e:	b082      	sub	sp, #8
    2e70:	af00      	add	r7, sp, #0
    2e72:	0002      	movs	r2, r0
    2e74:	1dfb      	adds	r3, r7, #7
    2e76:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    2e78:	46c0      	nop			; (mov r8, r8)
    2e7a:	4b0e      	ldr	r3, [pc, #56]	; (2eb4 <system_gclk_gen_enable+0x48>)
    2e7c:	4798      	blx	r3
    2e7e:	1e03      	subs	r3, r0, #0
    2e80:	d1fb      	bne.n	2e7a <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2e82:	4b0d      	ldr	r3, [pc, #52]	; (2eb8 <system_gclk_gen_enable+0x4c>)
    2e84:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2e86:	4a0d      	ldr	r2, [pc, #52]	; (2ebc <system_gclk_gen_enable+0x50>)
    2e88:	1dfb      	adds	r3, r7, #7
    2e8a:	781b      	ldrb	r3, [r3, #0]
    2e8c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2e8e:	46c0      	nop			; (mov r8, r8)
    2e90:	4b08      	ldr	r3, [pc, #32]	; (2eb4 <system_gclk_gen_enable+0x48>)
    2e92:	4798      	blx	r3
    2e94:	1e03      	subs	r3, r0, #0
    2e96:	d1fb      	bne.n	2e90 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2e98:	4b09      	ldr	r3, [pc, #36]	; (2ec0 <system_gclk_gen_enable+0x54>)
    2e9a:	4a09      	ldr	r2, [pc, #36]	; (2ec0 <system_gclk_gen_enable+0x54>)
    2e9c:	6852      	ldr	r2, [r2, #4]
    2e9e:	2180      	movs	r1, #128	; 0x80
    2ea0:	0249      	lsls	r1, r1, #9
    2ea2:	430a      	orrs	r2, r1
    2ea4:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2ea6:	4b07      	ldr	r3, [pc, #28]	; (2ec4 <system_gclk_gen_enable+0x58>)
    2ea8:	4798      	blx	r3
}
    2eaa:	46c0      	nop			; (mov r8, r8)
    2eac:	46bd      	mov	sp, r7
    2eae:	b002      	add	sp, #8
    2eb0:	bd80      	pop	{r7, pc}
    2eb2:	46c0      	nop			; (mov r8, r8)
    2eb4:	00002cf9 	.word	0x00002cf9
    2eb8:	00002cd1 	.word	0x00002cd1
    2ebc:	40000c04 	.word	0x40000c04
    2ec0:	40000c00 	.word	0x40000c00
    2ec4:	00002ce5 	.word	0x00002ce5

00002ec8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2ec8:	b580      	push	{r7, lr}
    2eca:	b086      	sub	sp, #24
    2ecc:	af00      	add	r7, sp, #0
    2ece:	0002      	movs	r2, r0
    2ed0:	1dfb      	adds	r3, r7, #7
    2ed2:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    2ed4:	46c0      	nop			; (mov r8, r8)
    2ed6:	4b2a      	ldr	r3, [pc, #168]	; (2f80 <system_gclk_gen_get_hz+0xb8>)
    2ed8:	4798      	blx	r3
    2eda:	1e03      	subs	r3, r0, #0
    2edc:	d1fb      	bne.n	2ed6 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2ede:	4b29      	ldr	r3, [pc, #164]	; (2f84 <system_gclk_gen_get_hz+0xbc>)
    2ee0:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2ee2:	4a29      	ldr	r2, [pc, #164]	; (2f88 <system_gclk_gen_get_hz+0xc0>)
    2ee4:	1dfb      	adds	r3, r7, #7
    2ee6:	781b      	ldrb	r3, [r3, #0]
    2ee8:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2eea:	46c0      	nop			; (mov r8, r8)
    2eec:	4b24      	ldr	r3, [pc, #144]	; (2f80 <system_gclk_gen_get_hz+0xb8>)
    2eee:	4798      	blx	r3
    2ef0:	1e03      	subs	r3, r0, #0
    2ef2:	d1fb      	bne.n	2eec <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2ef4:	4b25      	ldr	r3, [pc, #148]	; (2f8c <system_gclk_gen_get_hz+0xc4>)
    2ef6:	685b      	ldr	r3, [r3, #4]
    2ef8:	04db      	lsls	r3, r3, #19
    2efa:	0edb      	lsrs	r3, r3, #27
    2efc:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2efe:	0018      	movs	r0, r3
    2f00:	4b23      	ldr	r3, [pc, #140]	; (2f90 <system_gclk_gen_get_hz+0xc8>)
    2f02:	4798      	blx	r3
    2f04:	0003      	movs	r3, r0
    2f06:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2f08:	4a1f      	ldr	r2, [pc, #124]	; (2f88 <system_gclk_gen_get_hz+0xc0>)
    2f0a:	1dfb      	adds	r3, r7, #7
    2f0c:	781b      	ldrb	r3, [r3, #0]
    2f0e:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2f10:	4b1e      	ldr	r3, [pc, #120]	; (2f8c <system_gclk_gen_get_hz+0xc4>)
    2f12:	685b      	ldr	r3, [r3, #4]
    2f14:	02db      	lsls	r3, r3, #11
    2f16:	0fdb      	lsrs	r3, r3, #31
    2f18:	b2da      	uxtb	r2, r3
    2f1a:	2313      	movs	r3, #19
    2f1c:	18fb      	adds	r3, r7, r3
    2f1e:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2f20:	4a1c      	ldr	r2, [pc, #112]	; (2f94 <system_gclk_gen_get_hz+0xcc>)
    2f22:	1dfb      	adds	r3, r7, #7
    2f24:	781b      	ldrb	r3, [r3, #0]
    2f26:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2f28:	46c0      	nop			; (mov r8, r8)
    2f2a:	4b15      	ldr	r3, [pc, #84]	; (2f80 <system_gclk_gen_get_hz+0xb8>)
    2f2c:	4798      	blx	r3
    2f2e:	1e03      	subs	r3, r0, #0
    2f30:	d1fb      	bne.n	2f2a <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2f32:	4b16      	ldr	r3, [pc, #88]	; (2f8c <system_gclk_gen_get_hz+0xc4>)
    2f34:	689b      	ldr	r3, [r3, #8]
    2f36:	021b      	lsls	r3, r3, #8
    2f38:	0c1b      	lsrs	r3, r3, #16
    2f3a:	b29b      	uxth	r3, r3
    2f3c:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    2f3e:	4b16      	ldr	r3, [pc, #88]	; (2f98 <system_gclk_gen_get_hz+0xd0>)
    2f40:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2f42:	2313      	movs	r3, #19
    2f44:	18fb      	adds	r3, r7, r3
    2f46:	781b      	ldrb	r3, [r3, #0]
    2f48:	2b00      	cmp	r3, #0
    2f4a:	d109      	bne.n	2f60 <system_gclk_gen_get_hz+0x98>
    2f4c:	68fb      	ldr	r3, [r7, #12]
    2f4e:	2b01      	cmp	r3, #1
    2f50:	d906      	bls.n	2f60 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    2f52:	4b12      	ldr	r3, [pc, #72]	; (2f9c <system_gclk_gen_get_hz+0xd4>)
    2f54:	68f9      	ldr	r1, [r7, #12]
    2f56:	6978      	ldr	r0, [r7, #20]
    2f58:	4798      	blx	r3
    2f5a:	0003      	movs	r3, r0
    2f5c:	617b      	str	r3, [r7, #20]
    2f5e:	e00a      	b.n	2f76 <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    2f60:	2313      	movs	r3, #19
    2f62:	18fb      	adds	r3, r7, r3
    2f64:	781b      	ldrb	r3, [r3, #0]
    2f66:	2b00      	cmp	r3, #0
    2f68:	d005      	beq.n	2f76 <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    2f6a:	68fb      	ldr	r3, [r7, #12]
    2f6c:	3301      	adds	r3, #1
    2f6e:	697a      	ldr	r2, [r7, #20]
    2f70:	40da      	lsrs	r2, r3
    2f72:	0013      	movs	r3, r2
    2f74:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    2f76:	697b      	ldr	r3, [r7, #20]
}
    2f78:	0018      	movs	r0, r3
    2f7a:	46bd      	mov	sp, r7
    2f7c:	b006      	add	sp, #24
    2f7e:	bd80      	pop	{r7, pc}
    2f80:	00002cf9 	.word	0x00002cf9
    2f84:	00002cd1 	.word	0x00002cd1
    2f88:	40000c04 	.word	0x40000c04
    2f8c:	40000c00 	.word	0x40000c00
    2f90:	00002985 	.word	0x00002985
    2f94:	40000c08 	.word	0x40000c08
    2f98:	00002ce5 	.word	0x00002ce5
    2f9c:	00004d8d 	.word	0x00004d8d

00002fa0 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2fa0:	b580      	push	{r7, lr}
    2fa2:	b084      	sub	sp, #16
    2fa4:	af00      	add	r7, sp, #0
    2fa6:	0002      	movs	r2, r0
    2fa8:	6039      	str	r1, [r7, #0]
    2faa:	1dfb      	adds	r3, r7, #7
    2fac:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    2fae:	1dfb      	adds	r3, r7, #7
    2fb0:	781b      	ldrb	r3, [r3, #0]
    2fb2:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2fb4:	683b      	ldr	r3, [r7, #0]
    2fb6:	781b      	ldrb	r3, [r3, #0]
    2fb8:	021b      	lsls	r3, r3, #8
    2fba:	001a      	movs	r2, r3
    2fbc:	68fb      	ldr	r3, [r7, #12]
    2fbe:	4313      	orrs	r3, r2
    2fc0:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2fc2:	1dfb      	adds	r3, r7, #7
    2fc4:	781b      	ldrb	r3, [r3, #0]
    2fc6:	0018      	movs	r0, r3
    2fc8:	4b04      	ldr	r3, [pc, #16]	; (2fdc <system_gclk_chan_set_config+0x3c>)
    2fca:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2fcc:	4b04      	ldr	r3, [pc, #16]	; (2fe0 <system_gclk_chan_set_config+0x40>)
    2fce:	68fa      	ldr	r2, [r7, #12]
    2fd0:	b292      	uxth	r2, r2
    2fd2:	805a      	strh	r2, [r3, #2]
}
    2fd4:	46c0      	nop			; (mov r8, r8)
    2fd6:	46bd      	mov	sp, r7
    2fd8:	b004      	add	sp, #16
    2fda:	bd80      	pop	{r7, pc}
    2fdc:	0000302d 	.word	0x0000302d
    2fe0:	40000c00 	.word	0x40000c00

00002fe4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2fe4:	b580      	push	{r7, lr}
    2fe6:	b082      	sub	sp, #8
    2fe8:	af00      	add	r7, sp, #0
    2fea:	0002      	movs	r2, r0
    2fec:	1dfb      	adds	r3, r7, #7
    2fee:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2ff0:	4b0a      	ldr	r3, [pc, #40]	; (301c <system_gclk_chan_enable+0x38>)
    2ff2:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2ff4:	4a0a      	ldr	r2, [pc, #40]	; (3020 <system_gclk_chan_enable+0x3c>)
    2ff6:	1dfb      	adds	r3, r7, #7
    2ff8:	781b      	ldrb	r3, [r3, #0]
    2ffa:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2ffc:	4909      	ldr	r1, [pc, #36]	; (3024 <system_gclk_chan_enable+0x40>)
    2ffe:	4b09      	ldr	r3, [pc, #36]	; (3024 <system_gclk_chan_enable+0x40>)
    3000:	885b      	ldrh	r3, [r3, #2]
    3002:	b29b      	uxth	r3, r3
    3004:	2280      	movs	r2, #128	; 0x80
    3006:	01d2      	lsls	r2, r2, #7
    3008:	4313      	orrs	r3, r2
    300a:	b29b      	uxth	r3, r3
    300c:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    300e:	4b06      	ldr	r3, [pc, #24]	; (3028 <system_gclk_chan_enable+0x44>)
    3010:	4798      	blx	r3
}
    3012:	46c0      	nop			; (mov r8, r8)
    3014:	46bd      	mov	sp, r7
    3016:	b002      	add	sp, #8
    3018:	bd80      	pop	{r7, pc}
    301a:	46c0      	nop			; (mov r8, r8)
    301c:	00002cd1 	.word	0x00002cd1
    3020:	40000c02 	.word	0x40000c02
    3024:	40000c00 	.word	0x40000c00
    3028:	00002ce5 	.word	0x00002ce5

0000302c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    302c:	b580      	push	{r7, lr}
    302e:	b084      	sub	sp, #16
    3030:	af00      	add	r7, sp, #0
    3032:	0002      	movs	r2, r0
    3034:	1dfb      	adds	r3, r7, #7
    3036:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    3038:	4b1c      	ldr	r3, [pc, #112]	; (30ac <system_gclk_chan_disable+0x80>)
    303a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    303c:	4a1c      	ldr	r2, [pc, #112]	; (30b0 <system_gclk_chan_disable+0x84>)
    303e:	1dfb      	adds	r3, r7, #7
    3040:	781b      	ldrb	r3, [r3, #0]
    3042:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    3044:	4b1b      	ldr	r3, [pc, #108]	; (30b4 <system_gclk_chan_disable+0x88>)
    3046:	885b      	ldrh	r3, [r3, #2]
    3048:	051b      	lsls	r3, r3, #20
    304a:	0f1b      	lsrs	r3, r3, #28
    304c:	b2db      	uxtb	r3, r3
    304e:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    3050:	4a18      	ldr	r2, [pc, #96]	; (30b4 <system_gclk_chan_disable+0x88>)
    3052:	8853      	ldrh	r3, [r2, #2]
    3054:	4918      	ldr	r1, [pc, #96]	; (30b8 <system_gclk_chan_disable+0x8c>)
    3056:	400b      	ands	r3, r1
    3058:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    305a:	4a16      	ldr	r2, [pc, #88]	; (30b4 <system_gclk_chan_disable+0x88>)
    305c:	4b15      	ldr	r3, [pc, #84]	; (30b4 <system_gclk_chan_disable+0x88>)
    305e:	885b      	ldrh	r3, [r3, #2]
    3060:	b29b      	uxth	r3, r3
    3062:	4916      	ldr	r1, [pc, #88]	; (30bc <system_gclk_chan_disable+0x90>)
    3064:	400b      	ands	r3, r1
    3066:	b29b      	uxth	r3, r3
    3068:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    306a:	46c0      	nop			; (mov r8, r8)
    306c:	4b11      	ldr	r3, [pc, #68]	; (30b4 <system_gclk_chan_disable+0x88>)
    306e:	885b      	ldrh	r3, [r3, #2]
    3070:	b29b      	uxth	r3, r3
    3072:	001a      	movs	r2, r3
    3074:	2380      	movs	r3, #128	; 0x80
    3076:	01db      	lsls	r3, r3, #7
    3078:	4013      	ands	r3, r2
    307a:	d1f7      	bne.n	306c <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    307c:	4a0d      	ldr	r2, [pc, #52]	; (30b4 <system_gclk_chan_disable+0x88>)
    307e:	68fb      	ldr	r3, [r7, #12]
    3080:	b2db      	uxtb	r3, r3
    3082:	1c19      	adds	r1, r3, #0
    3084:	230f      	movs	r3, #15
    3086:	400b      	ands	r3, r1
    3088:	b2d9      	uxtb	r1, r3
    308a:	8853      	ldrh	r3, [r2, #2]
    308c:	1c08      	adds	r0, r1, #0
    308e:	210f      	movs	r1, #15
    3090:	4001      	ands	r1, r0
    3092:	0208      	lsls	r0, r1, #8
    3094:	4908      	ldr	r1, [pc, #32]	; (30b8 <system_gclk_chan_disable+0x8c>)
    3096:	400b      	ands	r3, r1
    3098:	1c19      	adds	r1, r3, #0
    309a:	1c03      	adds	r3, r0, #0
    309c:	430b      	orrs	r3, r1
    309e:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    30a0:	4b07      	ldr	r3, [pc, #28]	; (30c0 <system_gclk_chan_disable+0x94>)
    30a2:	4798      	blx	r3
}
    30a4:	46c0      	nop			; (mov r8, r8)
    30a6:	46bd      	mov	sp, r7
    30a8:	b004      	add	sp, #16
    30aa:	bd80      	pop	{r7, pc}
    30ac:	00002cd1 	.word	0x00002cd1
    30b0:	40000c02 	.word	0x40000c02
    30b4:	40000c00 	.word	0x40000c00
    30b8:	fffff0ff 	.word	0xfffff0ff
    30bc:	ffffbfff 	.word	0xffffbfff
    30c0:	00002ce5 	.word	0x00002ce5

000030c4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    30c4:	b580      	push	{r7, lr}
    30c6:	b084      	sub	sp, #16
    30c8:	af00      	add	r7, sp, #0
    30ca:	0002      	movs	r2, r0
    30cc:	1dfb      	adds	r3, r7, #7
    30ce:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    30d0:	4b0d      	ldr	r3, [pc, #52]	; (3108 <system_gclk_chan_get_hz+0x44>)
    30d2:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    30d4:	4a0d      	ldr	r2, [pc, #52]	; (310c <system_gclk_chan_get_hz+0x48>)
    30d6:	1dfb      	adds	r3, r7, #7
    30d8:	781b      	ldrb	r3, [r3, #0]
    30da:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    30dc:	4b0c      	ldr	r3, [pc, #48]	; (3110 <system_gclk_chan_get_hz+0x4c>)
    30de:	885b      	ldrh	r3, [r3, #2]
    30e0:	051b      	lsls	r3, r3, #20
    30e2:	0f1b      	lsrs	r3, r3, #28
    30e4:	b2da      	uxtb	r2, r3
    30e6:	230f      	movs	r3, #15
    30e8:	18fb      	adds	r3, r7, r3
    30ea:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    30ec:	4b09      	ldr	r3, [pc, #36]	; (3114 <system_gclk_chan_get_hz+0x50>)
    30ee:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    30f0:	230f      	movs	r3, #15
    30f2:	18fb      	adds	r3, r7, r3
    30f4:	781b      	ldrb	r3, [r3, #0]
    30f6:	0018      	movs	r0, r3
    30f8:	4b07      	ldr	r3, [pc, #28]	; (3118 <system_gclk_chan_get_hz+0x54>)
    30fa:	4798      	blx	r3
    30fc:	0003      	movs	r3, r0
}
    30fe:	0018      	movs	r0, r3
    3100:	46bd      	mov	sp, r7
    3102:	b004      	add	sp, #16
    3104:	bd80      	pop	{r7, pc}
    3106:	46c0      	nop			; (mov r8, r8)
    3108:	00002cd1 	.word	0x00002cd1
    310c:	40000c02 	.word	0x40000c02
    3110:	40000c00 	.word	0x40000c00
    3114:	00002ce5 	.word	0x00002ce5
    3118:	00002ec9 	.word	0x00002ec9

0000311c <system_pinmux_get_group_from_gpio_pin>:
{
    311c:	b580      	push	{r7, lr}
    311e:	b084      	sub	sp, #16
    3120:	af00      	add	r7, sp, #0
    3122:	0002      	movs	r2, r0
    3124:	1dfb      	adds	r3, r7, #7
    3126:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3128:	230f      	movs	r3, #15
    312a:	18fb      	adds	r3, r7, r3
    312c:	1dfa      	adds	r2, r7, #7
    312e:	7812      	ldrb	r2, [r2, #0]
    3130:	09d2      	lsrs	r2, r2, #7
    3132:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3134:	230e      	movs	r3, #14
    3136:	18fb      	adds	r3, r7, r3
    3138:	1dfa      	adds	r2, r7, #7
    313a:	7812      	ldrb	r2, [r2, #0]
    313c:	0952      	lsrs	r2, r2, #5
    313e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3140:	4b0d      	ldr	r3, [pc, #52]	; (3178 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3142:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    3144:	230f      	movs	r3, #15
    3146:	18fb      	adds	r3, r7, r3
    3148:	781b      	ldrb	r3, [r3, #0]
    314a:	2b00      	cmp	r3, #0
    314c:	d10f      	bne.n	316e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    314e:	230f      	movs	r3, #15
    3150:	18fb      	adds	r3, r7, r3
    3152:	781b      	ldrb	r3, [r3, #0]
    3154:	009b      	lsls	r3, r3, #2
    3156:	2210      	movs	r2, #16
    3158:	4694      	mov	ip, r2
    315a:	44bc      	add	ip, r7
    315c:	4463      	add	r3, ip
    315e:	3b08      	subs	r3, #8
    3160:	681a      	ldr	r2, [r3, #0]
    3162:	230e      	movs	r3, #14
    3164:	18fb      	adds	r3, r7, r3
    3166:	781b      	ldrb	r3, [r3, #0]
    3168:	01db      	lsls	r3, r3, #7
    316a:	18d3      	adds	r3, r2, r3
    316c:	e000      	b.n	3170 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    316e:	2300      	movs	r3, #0
}
    3170:	0018      	movs	r0, r3
    3172:	46bd      	mov	sp, r7
    3174:	b004      	add	sp, #16
    3176:	bd80      	pop	{r7, pc}
    3178:	41004400 	.word	0x41004400

0000317c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    317c:	b580      	push	{r7, lr}
    317e:	b088      	sub	sp, #32
    3180:	af00      	add	r7, sp, #0
    3182:	60f8      	str	r0, [r7, #12]
    3184:	60b9      	str	r1, [r7, #8]
    3186:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3188:	2300      	movs	r3, #0
    318a:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    318c:	687b      	ldr	r3, [r7, #4]
    318e:	78db      	ldrb	r3, [r3, #3]
    3190:	2201      	movs	r2, #1
    3192:	4053      	eors	r3, r2
    3194:	b2db      	uxtb	r3, r3
    3196:	2b00      	cmp	r3, #0
    3198:	d035      	beq.n	3206 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    319a:	687b      	ldr	r3, [r7, #4]
    319c:	781b      	ldrb	r3, [r3, #0]
    319e:	2b80      	cmp	r3, #128	; 0x80
    31a0:	d00b      	beq.n	31ba <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    31a2:	69fb      	ldr	r3, [r7, #28]
    31a4:	2280      	movs	r2, #128	; 0x80
    31a6:	0252      	lsls	r2, r2, #9
    31a8:	4313      	orrs	r3, r2
    31aa:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    31ac:	687b      	ldr	r3, [r7, #4]
    31ae:	781b      	ldrb	r3, [r3, #0]
    31b0:	061b      	lsls	r3, r3, #24
    31b2:	001a      	movs	r2, r3
    31b4:	69fb      	ldr	r3, [r7, #28]
    31b6:	4313      	orrs	r3, r2
    31b8:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    31ba:	687b      	ldr	r3, [r7, #4]
    31bc:	785b      	ldrb	r3, [r3, #1]
    31be:	2b00      	cmp	r3, #0
    31c0:	d003      	beq.n	31ca <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    31c2:	687b      	ldr	r3, [r7, #4]
    31c4:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    31c6:	2b02      	cmp	r3, #2
    31c8:	d110      	bne.n	31ec <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    31ca:	69fb      	ldr	r3, [r7, #28]
    31cc:	2280      	movs	r2, #128	; 0x80
    31ce:	0292      	lsls	r2, r2, #10
    31d0:	4313      	orrs	r3, r2
    31d2:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    31d4:	687b      	ldr	r3, [r7, #4]
    31d6:	789b      	ldrb	r3, [r3, #2]
    31d8:	2b00      	cmp	r3, #0
    31da:	d004      	beq.n	31e6 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    31dc:	69fb      	ldr	r3, [r7, #28]
    31de:	2280      	movs	r2, #128	; 0x80
    31e0:	02d2      	lsls	r2, r2, #11
    31e2:	4313      	orrs	r3, r2
    31e4:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    31e6:	68fb      	ldr	r3, [r7, #12]
    31e8:	68ba      	ldr	r2, [r7, #8]
    31ea:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31ec:	687b      	ldr	r3, [r7, #4]
    31ee:	785b      	ldrb	r3, [r3, #1]
    31f0:	2b01      	cmp	r3, #1
    31f2:	d003      	beq.n	31fc <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    31f4:	687b      	ldr	r3, [r7, #4]
    31f6:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31f8:	2b02      	cmp	r3, #2
    31fa:	d107      	bne.n	320c <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    31fc:	69fb      	ldr	r3, [r7, #28]
    31fe:	4a22      	ldr	r2, [pc, #136]	; (3288 <_system_pinmux_config+0x10c>)
    3200:	4013      	ands	r3, r2
    3202:	61fb      	str	r3, [r7, #28]
    3204:	e002      	b.n	320c <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3206:	68fb      	ldr	r3, [r7, #12]
    3208:	68ba      	ldr	r2, [r7, #8]
    320a:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    320c:	68bb      	ldr	r3, [r7, #8]
    320e:	041b      	lsls	r3, r3, #16
    3210:	0c1b      	lsrs	r3, r3, #16
    3212:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3214:	68bb      	ldr	r3, [r7, #8]
    3216:	0c1b      	lsrs	r3, r3, #16
    3218:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    321a:	69ba      	ldr	r2, [r7, #24]
    321c:	69fb      	ldr	r3, [r7, #28]
    321e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3220:	22a0      	movs	r2, #160	; 0xa0
    3222:	05d2      	lsls	r2, r2, #23
    3224:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3226:	68fb      	ldr	r3, [r7, #12]
    3228:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    322a:	697a      	ldr	r2, [r7, #20]
    322c:	69fb      	ldr	r3, [r7, #28]
    322e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3230:	22d0      	movs	r2, #208	; 0xd0
    3232:	0612      	lsls	r2, r2, #24
    3234:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3236:	68fb      	ldr	r3, [r7, #12]
    3238:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    323a:	687b      	ldr	r3, [r7, #4]
    323c:	78db      	ldrb	r3, [r3, #3]
    323e:	2201      	movs	r2, #1
    3240:	4053      	eors	r3, r2
    3242:	b2db      	uxtb	r3, r3
    3244:	2b00      	cmp	r3, #0
    3246:	d01a      	beq.n	327e <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3248:	69fa      	ldr	r2, [r7, #28]
    324a:	2380      	movs	r3, #128	; 0x80
    324c:	02db      	lsls	r3, r3, #11
    324e:	4013      	ands	r3, r2
    3250:	d00a      	beq.n	3268 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3252:	687b      	ldr	r3, [r7, #4]
    3254:	789b      	ldrb	r3, [r3, #2]
    3256:	2b01      	cmp	r3, #1
    3258:	d103      	bne.n	3262 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    325a:	68fb      	ldr	r3, [r7, #12]
    325c:	68ba      	ldr	r2, [r7, #8]
    325e:	619a      	str	r2, [r3, #24]
    3260:	e002      	b.n	3268 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    3262:	68fb      	ldr	r3, [r7, #12]
    3264:	68ba      	ldr	r2, [r7, #8]
    3266:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3268:	687b      	ldr	r3, [r7, #4]
    326a:	785b      	ldrb	r3, [r3, #1]
    326c:	2b01      	cmp	r3, #1
    326e:	d003      	beq.n	3278 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    3270:	687b      	ldr	r3, [r7, #4]
    3272:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3274:	2b02      	cmp	r3, #2
    3276:	d102      	bne.n	327e <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3278:	68fb      	ldr	r3, [r7, #12]
    327a:	68ba      	ldr	r2, [r7, #8]
    327c:	609a      	str	r2, [r3, #8]
		}
	}
}
    327e:	46c0      	nop			; (mov r8, r8)
    3280:	46bd      	mov	sp, r7
    3282:	b008      	add	sp, #32
    3284:	bd80      	pop	{r7, pc}
    3286:	46c0      	nop			; (mov r8, r8)
    3288:	fffbffff 	.word	0xfffbffff

0000328c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    328c:	b580      	push	{r7, lr}
    328e:	b084      	sub	sp, #16
    3290:	af00      	add	r7, sp, #0
    3292:	0002      	movs	r2, r0
    3294:	6039      	str	r1, [r7, #0]
    3296:	1dfb      	adds	r3, r7, #7
    3298:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    329a:	1dfb      	adds	r3, r7, #7
    329c:	781b      	ldrb	r3, [r3, #0]
    329e:	0018      	movs	r0, r3
    32a0:	4b0a      	ldr	r3, [pc, #40]	; (32cc <system_pinmux_pin_set_config+0x40>)
    32a2:	4798      	blx	r3
    32a4:	0003      	movs	r3, r0
    32a6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    32a8:	1dfb      	adds	r3, r7, #7
    32aa:	781b      	ldrb	r3, [r3, #0]
    32ac:	221f      	movs	r2, #31
    32ae:	4013      	ands	r3, r2
    32b0:	2201      	movs	r2, #1
    32b2:	409a      	lsls	r2, r3
    32b4:	0013      	movs	r3, r2
    32b6:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    32b8:	683a      	ldr	r2, [r7, #0]
    32ba:	68b9      	ldr	r1, [r7, #8]
    32bc:	68fb      	ldr	r3, [r7, #12]
    32be:	0018      	movs	r0, r3
    32c0:	4b03      	ldr	r3, [pc, #12]	; (32d0 <system_pinmux_pin_set_config+0x44>)
    32c2:	4798      	blx	r3
}
    32c4:	46c0      	nop			; (mov r8, r8)
    32c6:	46bd      	mov	sp, r7
    32c8:	b004      	add	sp, #16
    32ca:	bd80      	pop	{r7, pc}
    32cc:	0000311d 	.word	0x0000311d
    32d0:	0000317d 	.word	0x0000317d

000032d4 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    32d4:	b580      	push	{r7, lr}
    32d6:	af00      	add	r7, sp, #0
	return;
    32d8:	46c0      	nop			; (mov r8, r8)
}
    32da:	46bd      	mov	sp, r7
    32dc:	bd80      	pop	{r7, pc}
	...

000032e0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    32e0:	b580      	push	{r7, lr}
    32e2:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    32e4:	4b06      	ldr	r3, [pc, #24]	; (3300 <system_init+0x20>)
    32e6:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    32e8:	4b06      	ldr	r3, [pc, #24]	; (3304 <system_init+0x24>)
    32ea:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    32ec:	4b06      	ldr	r3, [pc, #24]	; (3308 <system_init+0x28>)
    32ee:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    32f0:	4b06      	ldr	r3, [pc, #24]	; (330c <system_init+0x2c>)
    32f2:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    32f4:	4b06      	ldr	r3, [pc, #24]	; (3310 <system_init+0x30>)
    32f6:	4798      	blx	r3
}
    32f8:	46c0      	nop			; (mov r8, r8)
    32fa:	46bd      	mov	sp, r7
    32fc:	bd80      	pop	{r7, pc}
    32fe:	46c0      	nop			; (mov r8, r8)
    3300:	00002ba1 	.word	0x00002ba1
    3304:	0000278d 	.word	0x0000278d
    3308:	000032d5 	.word	0x000032d5
    330c:	000002b9 	.word	0x000002b9
    3310:	000032d5 	.word	0x000032d5

00003314 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3314:	b580      	push	{r7, lr}
    3316:	b082      	sub	sp, #8
    3318:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    331a:	4b2f      	ldr	r3, [pc, #188]	; (33d8 <Reset_Handler+0xc4>)
    331c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    331e:	4b2f      	ldr	r3, [pc, #188]	; (33dc <Reset_Handler+0xc8>)
    3320:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    3322:	687a      	ldr	r2, [r7, #4]
    3324:	683b      	ldr	r3, [r7, #0]
    3326:	429a      	cmp	r2, r3
    3328:	d00c      	beq.n	3344 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    332a:	e007      	b.n	333c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    332c:	683b      	ldr	r3, [r7, #0]
    332e:	1d1a      	adds	r2, r3, #4
    3330:	603a      	str	r2, [r7, #0]
    3332:	687a      	ldr	r2, [r7, #4]
    3334:	1d11      	adds	r1, r2, #4
    3336:	6079      	str	r1, [r7, #4]
    3338:	6812      	ldr	r2, [r2, #0]
    333a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    333c:	683a      	ldr	r2, [r7, #0]
    333e:	4b28      	ldr	r3, [pc, #160]	; (33e0 <Reset_Handler+0xcc>)
    3340:	429a      	cmp	r2, r3
    3342:	d3f3      	bcc.n	332c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3344:	4b27      	ldr	r3, [pc, #156]	; (33e4 <Reset_Handler+0xd0>)
    3346:	603b      	str	r3, [r7, #0]
    3348:	e004      	b.n	3354 <Reset_Handler+0x40>
                *pDest++ = 0;
    334a:	683b      	ldr	r3, [r7, #0]
    334c:	1d1a      	adds	r2, r3, #4
    334e:	603a      	str	r2, [r7, #0]
    3350:	2200      	movs	r2, #0
    3352:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    3354:	683a      	ldr	r2, [r7, #0]
    3356:	4b24      	ldr	r3, [pc, #144]	; (33e8 <Reset_Handler+0xd4>)
    3358:	429a      	cmp	r2, r3
    335a:	d3f6      	bcc.n	334a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    335c:	4b23      	ldr	r3, [pc, #140]	; (33ec <Reset_Handler+0xd8>)
    335e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3360:	4b23      	ldr	r3, [pc, #140]	; (33f0 <Reset_Handler+0xdc>)
    3362:	687a      	ldr	r2, [r7, #4]
    3364:	21ff      	movs	r1, #255	; 0xff
    3366:	438a      	bics	r2, r1
    3368:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    336a:	4a22      	ldr	r2, [pc, #136]	; (33f4 <Reset_Handler+0xe0>)
    336c:	2390      	movs	r3, #144	; 0x90
    336e:	005b      	lsls	r3, r3, #1
    3370:	2102      	movs	r1, #2
    3372:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3374:	4a20      	ldr	r2, [pc, #128]	; (33f8 <Reset_Handler+0xe4>)
    3376:	78d3      	ldrb	r3, [r2, #3]
    3378:	2103      	movs	r1, #3
    337a:	438b      	bics	r3, r1
    337c:	1c19      	adds	r1, r3, #0
    337e:	2302      	movs	r3, #2
    3380:	430b      	orrs	r3, r1
    3382:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3384:	4a1c      	ldr	r2, [pc, #112]	; (33f8 <Reset_Handler+0xe4>)
    3386:	78d3      	ldrb	r3, [r2, #3]
    3388:	210c      	movs	r1, #12
    338a:	438b      	bics	r3, r1
    338c:	1c19      	adds	r1, r3, #0
    338e:	2308      	movs	r3, #8
    3390:	430b      	orrs	r3, r1
    3392:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3394:	4a19      	ldr	r2, [pc, #100]	; (33fc <Reset_Handler+0xe8>)
    3396:	7b93      	ldrb	r3, [r2, #14]
    3398:	2130      	movs	r1, #48	; 0x30
    339a:	438b      	bics	r3, r1
    339c:	1c19      	adds	r1, r3, #0
    339e:	2320      	movs	r3, #32
    33a0:	430b      	orrs	r3, r1
    33a2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    33a4:	4a15      	ldr	r2, [pc, #84]	; (33fc <Reset_Handler+0xe8>)
    33a6:	7b93      	ldrb	r3, [r2, #14]
    33a8:	210c      	movs	r1, #12
    33aa:	438b      	bics	r3, r1
    33ac:	1c19      	adds	r1, r3, #0
    33ae:	2308      	movs	r3, #8
    33b0:	430b      	orrs	r3, r1
    33b2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    33b4:	4a11      	ldr	r2, [pc, #68]	; (33fc <Reset_Handler+0xe8>)
    33b6:	7b93      	ldrb	r3, [r2, #14]
    33b8:	2103      	movs	r1, #3
    33ba:	438b      	bics	r3, r1
    33bc:	1c19      	adds	r1, r3, #0
    33be:	2302      	movs	r3, #2
    33c0:	430b      	orrs	r3, r1
    33c2:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    33c4:	4a0e      	ldr	r2, [pc, #56]	; (3400 <Reset_Handler+0xec>)
    33c6:	6853      	ldr	r3, [r2, #4]
    33c8:	2180      	movs	r1, #128	; 0x80
    33ca:	430b      	orrs	r3, r1
    33cc:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    33ce:	4b0d      	ldr	r3, [pc, #52]	; (3404 <Reset_Handler+0xf0>)
    33d0:	4798      	blx	r3

        /* Branch to main function */
        main();
    33d2:	4b0d      	ldr	r3, [pc, #52]	; (3408 <Reset_Handler+0xf4>)
    33d4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    33d6:	e7fe      	b.n	33d6 <Reset_Handler+0xc2>
    33d8:	00006da0 	.word	0x00006da0
    33dc:	20000000 	.word	0x20000000
    33e0:	20000078 	.word	0x20000078
    33e4:	20000078 	.word	0x20000078
    33e8:	20000180 	.word	0x20000180
    33ec:	00000000 	.word	0x00000000
    33f0:	e000ed00 	.word	0xe000ed00
    33f4:	41007000 	.word	0x41007000
    33f8:	41005000 	.word	0x41005000
    33fc:	41004800 	.word	0x41004800
    3400:	41004000 	.word	0x41004000
    3404:	00006c25 	.word	0x00006c25
    3408:	00003425 	.word	0x00003425

0000340c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
uint32_t phantomISR = 9999;

void Dummy_Handler(void)
{
    340c:	b580      	push	{r7, lr}
    340e:	b082      	sub	sp, #8
    3410:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3412:	f3ef 8305 	mrs	r3, IPSR
    3416:	607b      	str	r3, [r7, #4]
  return(result);
    3418:	687a      	ldr	r2, [r7, #4]
        while (1) {
			phantomISR = __get_IPSR();
    341a:	4b01      	ldr	r3, [pc, #4]	; (3420 <Dummy_Handler+0x14>)
    341c:	601a      	str	r2, [r3, #0]
    341e:	e7f8      	b.n	3412 <Dummy_Handler+0x6>
    3420:	2000000c 	.word	0x2000000c

00003424 <main>:


struct bme280_data bme280_data_object;

int main (void)
{
    3424:	b580      	push	{r7, lr}
    3426:	af00      	add	r7, sp, #0
	system_init();
    3428:	4b08      	ldr	r3, [pc, #32]	; (344c <main+0x28>)
    342a:	4798      	blx	r3
	delay_init();
    342c:	4b08      	ldr	r3, [pc, #32]	; (3450 <main+0x2c>)
    342e:	4798      	blx	r3
	spi_master_init();
    3430:	4b08      	ldr	r3, [pc, #32]	; (3454 <main+0x30>)
    3432:	4798      	blx	r3
	
	bme280_init();
    3434:	4b08      	ldr	r3, [pc, #32]	; (3458 <main+0x34>)
    3436:	4798      	blx	r3
	
	
	
	while (1)
	{
		delay_ms(500);
    3438:	23fa      	movs	r3, #250	; 0xfa
    343a:	005b      	lsls	r3, r3, #1
    343c:	0018      	movs	r0, r3
    343e:	4b07      	ldr	r3, [pc, #28]	; (345c <main+0x38>)
    3440:	4798      	blx	r3
		bme280_get_all_calced(&bme280_data_object);
    3442:	4b07      	ldr	r3, [pc, #28]	; (3460 <main+0x3c>)
    3444:	0018      	movs	r0, r3
    3446:	4b07      	ldr	r3, [pc, #28]	; (3464 <main+0x40>)
    3448:	4798      	blx	r3
		delay_ms(500);
    344a:	e7f5      	b.n	3438 <main+0x14>
    344c:	000032e1 	.word	0x000032e1
    3450:	00000149 	.word	0x00000149
    3454:	00001655 	.word	0x00001655
    3458:	0000136d 	.word	0x0000136d
    345c:	000001a1 	.word	0x000001a1
    3460:	20000168 	.word	0x20000168
    3464:	00001245 	.word	0x00001245

00003468 <log>:
    3468:	b5f0      	push	{r4, r5, r6, r7, lr}
    346a:	46c6      	mov	lr, r8
    346c:	b500      	push	{lr}
    346e:	b08c      	sub	sp, #48	; 0x30
    3470:	0004      	movs	r4, r0
    3472:	000d      	movs	r5, r1
    3474:	f000 fab8 	bl	39e8 <__ieee754_log>
    3478:	4b3a      	ldr	r3, [pc, #232]	; (3564 <log+0xfc>)
    347a:	0006      	movs	r6, r0
    347c:	781b      	ldrb	r3, [r3, #0]
    347e:	000f      	movs	r7, r1
    3480:	b25b      	sxtb	r3, r3
    3482:	4698      	mov	r8, r3
    3484:	3301      	adds	r3, #1
    3486:	d00f      	beq.n	34a8 <log+0x40>
    3488:	0022      	movs	r2, r4
    348a:	002b      	movs	r3, r5
    348c:	0020      	movs	r0, r4
    348e:	0029      	movs	r1, r5
    3490:	f003 fb0a 	bl	6aa8 <__aeabi_dcmpun>
    3494:	2800      	cmp	r0, #0
    3496:	d107      	bne.n	34a8 <log+0x40>
    3498:	2200      	movs	r2, #0
    349a:	2300      	movs	r3, #0
    349c:	0020      	movs	r0, r4
    349e:	0029      	movs	r1, r5
    34a0:	f001 fe14 	bl	50cc <__aeabi_dcmpgt>
    34a4:	2800      	cmp	r0, #0
    34a6:	d005      	beq.n	34b4 <log+0x4c>
    34a8:	0030      	movs	r0, r6
    34aa:	0039      	movs	r1, r7
    34ac:	b00c      	add	sp, #48	; 0x30
    34ae:	bc04      	pop	{r2}
    34b0:	4690      	mov	r8, r2
    34b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34b4:	4b2c      	ldr	r3, [pc, #176]	; (3568 <log+0x100>)
    34b6:	900a      	str	r0, [sp, #40]	; 0x28
    34b8:	9303      	str	r3, [sp, #12]
    34ba:	4643      	mov	r3, r8
    34bc:	9404      	str	r4, [sp, #16]
    34be:	9505      	str	r5, [sp, #20]
    34c0:	9406      	str	r4, [sp, #24]
    34c2:	9507      	str	r5, [sp, #28]
    34c4:	2b00      	cmp	r3, #0
    34c6:	d11a      	bne.n	34fe <log+0x96>
    34c8:	22e0      	movs	r2, #224	; 0xe0
    34ca:	4b28      	ldr	r3, [pc, #160]	; (356c <log+0x104>)
    34cc:	0612      	lsls	r2, r2, #24
    34ce:	9208      	str	r2, [sp, #32]
    34d0:	9309      	str	r3, [sp, #36]	; 0x24
    34d2:	0020      	movs	r0, r4
    34d4:	2200      	movs	r2, #0
    34d6:	2300      	movs	r3, #0
    34d8:	0029      	movs	r1, r5
    34da:	f001 fddd 	bl	5098 <__aeabi_dcmpeq>
    34de:	2800      	cmp	r0, #0
    34e0:	d038      	beq.n	3554 <log+0xec>
    34e2:	2302      	movs	r3, #2
    34e4:	9302      	str	r3, [sp, #8]
    34e6:	a802      	add	r0, sp, #8
    34e8:	f001 fb36 	bl	4b58 <matherr>
    34ec:	2800      	cmp	r0, #0
    34ee:	d017      	beq.n	3520 <log+0xb8>
    34f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    34f2:	9301      	str	r3, [sp, #4]
    34f4:	2b00      	cmp	r3, #0
    34f6:	d118      	bne.n	352a <log+0xc2>
    34f8:	9e08      	ldr	r6, [sp, #32]
    34fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
    34fc:	e7d4      	b.n	34a8 <log+0x40>
    34fe:	2200      	movs	r2, #0
    3500:	4b1b      	ldr	r3, [pc, #108]	; (3570 <log+0x108>)
    3502:	0020      	movs	r0, r4
    3504:	9208      	str	r2, [sp, #32]
    3506:	9309      	str	r3, [sp, #36]	; 0x24
    3508:	0029      	movs	r1, r5
    350a:	2200      	movs	r2, #0
    350c:	2300      	movs	r3, #0
    350e:	f001 fdc3 	bl	5098 <__aeabi_dcmpeq>
    3512:	2800      	cmp	r0, #0
    3514:	d00f      	beq.n	3536 <log+0xce>
    3516:	2302      	movs	r3, #2
    3518:	9302      	str	r3, [sp, #8]
    351a:	4643      	mov	r3, r8
    351c:	2b02      	cmp	r3, #2
    351e:	d1e2      	bne.n	34e6 <log+0x7e>
    3520:	f003 fb7a 	bl	6c18 <__errno>
    3524:	2322      	movs	r3, #34	; 0x22
    3526:	6003      	str	r3, [r0, #0]
    3528:	e7e2      	b.n	34f0 <log+0x88>
    352a:	f003 fb75 	bl	6c18 <__errno>
    352e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3530:	9301      	str	r3, [sp, #4]
    3532:	6003      	str	r3, [r0, #0]
    3534:	e7e0      	b.n	34f8 <log+0x90>
    3536:	2301      	movs	r3, #1
    3538:	9302      	str	r3, [sp, #8]
    353a:	4643      	mov	r3, r8
    353c:	2b02      	cmp	r3, #2
    353e:	d10b      	bne.n	3558 <log+0xf0>
    3540:	f003 fb6a 	bl	6c18 <__errno>
    3544:	2321      	movs	r3, #33	; 0x21
    3546:	6003      	str	r3, [r0, #0]
    3548:	480a      	ldr	r0, [pc, #40]	; (3574 <log+0x10c>)
    354a:	f001 fb07 	bl	4b5c <nan>
    354e:	9008      	str	r0, [sp, #32]
    3550:	9109      	str	r1, [sp, #36]	; 0x24
    3552:	e7cd      	b.n	34f0 <log+0x88>
    3554:	2301      	movs	r3, #1
    3556:	9302      	str	r3, [sp, #8]
    3558:	a802      	add	r0, sp, #8
    355a:	f001 fafd 	bl	4b58 <matherr>
    355e:	2800      	cmp	r0, #0
    3560:	d1f2      	bne.n	3548 <log+0xe0>
    3562:	e7ed      	b.n	3540 <log+0xd8>
    3564:	20000010 	.word	0x20000010
    3568:	00006cdc 	.word	0x00006cdc
    356c:	c7efffff 	.word	0xc7efffff
    3570:	fff00000 	.word	0xfff00000
    3574:	00006ce0 	.word	0x00006ce0

00003578 <log10>:
    3578:	b5f0      	push	{r4, r5, r6, r7, lr}
    357a:	4647      	mov	r7, r8
    357c:	46ce      	mov	lr, r9
    357e:	b580      	push	{r7, lr}
    3580:	b08d      	sub	sp, #52	; 0x34
    3582:	0004      	movs	r4, r0
    3584:	000d      	movs	r5, r1
    3586:	f000 fc31 	bl	3dec <__ieee754_log10>
    358a:	4b3c      	ldr	r3, [pc, #240]	; (367c <log10+0x104>)
    358c:	0006      	movs	r6, r0
    358e:	781b      	ldrb	r3, [r3, #0]
    3590:	000f      	movs	r7, r1
    3592:	b25b      	sxtb	r3, r3
    3594:	4698      	mov	r8, r3
    3596:	3301      	adds	r3, #1
    3598:	d010      	beq.n	35bc <log10+0x44>
    359a:	0022      	movs	r2, r4
    359c:	002b      	movs	r3, r5
    359e:	0020      	movs	r0, r4
    35a0:	0029      	movs	r1, r5
    35a2:	f003 fa81 	bl	6aa8 <__aeabi_dcmpun>
    35a6:	4681      	mov	r9, r0
    35a8:	2800      	cmp	r0, #0
    35aa:	d107      	bne.n	35bc <log10+0x44>
    35ac:	2200      	movs	r2, #0
    35ae:	2300      	movs	r3, #0
    35b0:	0020      	movs	r0, r4
    35b2:	0029      	movs	r1, r5
    35b4:	f001 fd80 	bl	50b8 <__aeabi_dcmple>
    35b8:	2800      	cmp	r0, #0
    35ba:	d106      	bne.n	35ca <log10+0x52>
    35bc:	0030      	movs	r0, r6
    35be:	0039      	movs	r1, r7
    35c0:	b00d      	add	sp, #52	; 0x34
    35c2:	bc0c      	pop	{r2, r3}
    35c4:	4690      	mov	r8, r2
    35c6:	4699      	mov	r9, r3
    35c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35ca:	4b2d      	ldr	r3, [pc, #180]	; (3680 <log10+0x108>)
    35cc:	9404      	str	r4, [sp, #16]
    35ce:	9505      	str	r5, [sp, #20]
    35d0:	9303      	str	r3, [sp, #12]
    35d2:	464b      	mov	r3, r9
    35d4:	930a      	str	r3, [sp, #40]	; 0x28
    35d6:	4643      	mov	r3, r8
    35d8:	9406      	str	r4, [sp, #24]
    35da:	9507      	str	r5, [sp, #28]
    35dc:	2b00      	cmp	r3, #0
    35de:	d11a      	bne.n	3616 <log10+0x9e>
    35e0:	22e0      	movs	r2, #224	; 0xe0
    35e2:	4b28      	ldr	r3, [pc, #160]	; (3684 <log10+0x10c>)
    35e4:	0612      	lsls	r2, r2, #24
    35e6:	9208      	str	r2, [sp, #32]
    35e8:	9309      	str	r3, [sp, #36]	; 0x24
    35ea:	0020      	movs	r0, r4
    35ec:	2200      	movs	r2, #0
    35ee:	2300      	movs	r3, #0
    35f0:	0029      	movs	r1, r5
    35f2:	f001 fd51 	bl	5098 <__aeabi_dcmpeq>
    35f6:	2800      	cmp	r0, #0
    35f8:	d038      	beq.n	366c <log10+0xf4>
    35fa:	2302      	movs	r3, #2
    35fc:	9302      	str	r3, [sp, #8]
    35fe:	a802      	add	r0, sp, #8
    3600:	f001 faaa 	bl	4b58 <matherr>
    3604:	2800      	cmp	r0, #0
    3606:	d017      	beq.n	3638 <log10+0xc0>
    3608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    360a:	9301      	str	r3, [sp, #4]
    360c:	2b00      	cmp	r3, #0
    360e:	d118      	bne.n	3642 <log10+0xca>
    3610:	9e08      	ldr	r6, [sp, #32]
    3612:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3614:	e7d2      	b.n	35bc <log10+0x44>
    3616:	2200      	movs	r2, #0
    3618:	4b1b      	ldr	r3, [pc, #108]	; (3688 <log10+0x110>)
    361a:	0020      	movs	r0, r4
    361c:	9208      	str	r2, [sp, #32]
    361e:	9309      	str	r3, [sp, #36]	; 0x24
    3620:	0029      	movs	r1, r5
    3622:	2200      	movs	r2, #0
    3624:	2300      	movs	r3, #0
    3626:	f001 fd37 	bl	5098 <__aeabi_dcmpeq>
    362a:	2800      	cmp	r0, #0
    362c:	d00f      	beq.n	364e <log10+0xd6>
    362e:	2302      	movs	r3, #2
    3630:	9302      	str	r3, [sp, #8]
    3632:	4643      	mov	r3, r8
    3634:	2b02      	cmp	r3, #2
    3636:	d1e2      	bne.n	35fe <log10+0x86>
    3638:	f003 faee 	bl	6c18 <__errno>
    363c:	2322      	movs	r3, #34	; 0x22
    363e:	6003      	str	r3, [r0, #0]
    3640:	e7e2      	b.n	3608 <log10+0x90>
    3642:	f003 fae9 	bl	6c18 <__errno>
    3646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3648:	9301      	str	r3, [sp, #4]
    364a:	6003      	str	r3, [r0, #0]
    364c:	e7e0      	b.n	3610 <log10+0x98>
    364e:	2301      	movs	r3, #1
    3650:	9302      	str	r3, [sp, #8]
    3652:	4643      	mov	r3, r8
    3654:	2b02      	cmp	r3, #2
    3656:	d10b      	bne.n	3670 <log10+0xf8>
    3658:	f003 fade 	bl	6c18 <__errno>
    365c:	2321      	movs	r3, #33	; 0x21
    365e:	6003      	str	r3, [r0, #0]
    3660:	480a      	ldr	r0, [pc, #40]	; (368c <log10+0x114>)
    3662:	f001 fa7b 	bl	4b5c <nan>
    3666:	9008      	str	r0, [sp, #32]
    3668:	9109      	str	r1, [sp, #36]	; 0x24
    366a:	e7cd      	b.n	3608 <log10+0x90>
    366c:	2301      	movs	r3, #1
    366e:	9302      	str	r3, [sp, #8]
    3670:	a802      	add	r0, sp, #8
    3672:	f001 fa71 	bl	4b58 <matherr>
    3676:	2800      	cmp	r0, #0
    3678:	d1f2      	bne.n	3660 <log10+0xe8>
    367a:	e7ed      	b.n	3658 <log10+0xe0>
    367c:	20000010 	.word	0x20000010
    3680:	00006ce4 	.word	0x00006ce4
    3684:	c7efffff 	.word	0xc7efffff
    3688:	fff00000 	.word	0xfff00000
    368c:	00006ce0 	.word	0x00006ce0

00003690 <pow>:
    3690:	b5f0      	push	{r4, r5, r6, r7, lr}
    3692:	4657      	mov	r7, sl
    3694:	464e      	mov	r6, r9
    3696:	46de      	mov	lr, fp
    3698:	4645      	mov	r5, r8
    369a:	b5e0      	push	{r5, r6, r7, lr}
    369c:	b08f      	sub	sp, #60	; 0x3c
    369e:	001d      	movs	r5, r3
    36a0:	0006      	movs	r6, r0
    36a2:	000f      	movs	r7, r1
    36a4:	0014      	movs	r4, r2
    36a6:	f000 fc33 	bl	3f10 <__ieee754_pow>
    36aa:	4bc7      	ldr	r3, [pc, #796]	; (39c8 <pow+0x338>)
    36ac:	9000      	str	r0, [sp, #0]
    36ae:	9101      	str	r1, [sp, #4]
    36b0:	469a      	mov	sl, r3
    36b2:	781b      	ldrb	r3, [r3, #0]
    36b4:	b25b      	sxtb	r3, r3
    36b6:	4699      	mov	r9, r3
    36b8:	3301      	adds	r3, #1
    36ba:	d03e      	beq.n	373a <pow+0xaa>
    36bc:	0022      	movs	r2, r4
    36be:	002b      	movs	r3, r5
    36c0:	0020      	movs	r0, r4
    36c2:	0029      	movs	r1, r5
    36c4:	f003 f9f0 	bl	6aa8 <__aeabi_dcmpun>
    36c8:	4683      	mov	fp, r0
    36ca:	2800      	cmp	r0, #0
    36cc:	d135      	bne.n	373a <pow+0xaa>
    36ce:	0032      	movs	r2, r6
    36d0:	003b      	movs	r3, r7
    36d2:	0030      	movs	r0, r6
    36d4:	0039      	movs	r1, r7
    36d6:	f003 f9e7 	bl	6aa8 <__aeabi_dcmpun>
    36da:	2200      	movs	r2, #0
    36dc:	9003      	str	r0, [sp, #12]
    36de:	2800      	cmp	r0, #0
    36e0:	d000      	beq.n	36e4 <pow+0x54>
    36e2:	e0b6      	b.n	3852 <pow+0x1c2>
    36e4:	2300      	movs	r3, #0
    36e6:	0030      	movs	r0, r6
    36e8:	0039      	movs	r1, r7
    36ea:	f001 fcd5 	bl	5098 <__aeabi_dcmpeq>
    36ee:	2800      	cmp	r0, #0
    36f0:	d02c      	beq.n	374c <pow+0xbc>
    36f2:	2200      	movs	r2, #0
    36f4:	2300      	movs	r3, #0
    36f6:	0020      	movs	r0, r4
    36f8:	0029      	movs	r1, r5
    36fa:	f001 fccd 	bl	5098 <__aeabi_dcmpeq>
    36fe:	4683      	mov	fp, r0
    3700:	2800      	cmp	r0, #0
    3702:	d100      	bne.n	3706 <pow+0x76>
    3704:	e077      	b.n	37f6 <pow+0x166>
    3706:	ab04      	add	r3, sp, #16
    3708:	4698      	mov	r8, r3
    370a:	2301      	movs	r3, #1
    370c:	4642      	mov	r2, r8
    370e:	9304      	str	r3, [sp, #16]
    3710:	4bae      	ldr	r3, [pc, #696]	; (39cc <pow+0x33c>)
    3712:	6053      	str	r3, [r2, #4]
    3714:	4643      	mov	r3, r8
    3716:	9a03      	ldr	r2, [sp, #12]
    3718:	611c      	str	r4, [r3, #16]
    371a:	615d      	str	r5, [r3, #20]
    371c:	621a      	str	r2, [r3, #32]
    371e:	609e      	str	r6, [r3, #8]
    3720:	60df      	str	r7, [r3, #12]
    3722:	4642      	mov	r2, r8
    3724:	2300      	movs	r3, #0
    3726:	2400      	movs	r4, #0
    3728:	6193      	str	r3, [r2, #24]
    372a:	61d4      	str	r4, [r2, #28]
    372c:	464b      	mov	r3, r9
    372e:	2b00      	cmp	r3, #0
    3730:	d04d      	beq.n	37ce <pow+0x13e>
    3732:	2300      	movs	r3, #0
    3734:	4ca6      	ldr	r4, [pc, #664]	; (39d0 <pow+0x340>)
    3736:	9300      	str	r3, [sp, #0]
    3738:	9401      	str	r4, [sp, #4]
    373a:	9800      	ldr	r0, [sp, #0]
    373c:	9901      	ldr	r1, [sp, #4]
    373e:	b00f      	add	sp, #60	; 0x3c
    3740:	bc3c      	pop	{r2, r3, r4, r5}
    3742:	4690      	mov	r8, r2
    3744:	4699      	mov	r9, r3
    3746:	46a2      	mov	sl, r4
    3748:	46ab      	mov	fp, r5
    374a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    374c:	9800      	ldr	r0, [sp, #0]
    374e:	9901      	ldr	r1, [sp, #4]
    3750:	f001 f9f8 	bl	4b44 <finite>
    3754:	4681      	mov	r9, r0
    3756:	2800      	cmp	r0, #0
    3758:	d100      	bne.n	375c <pow+0xcc>
    375a:	e09b      	b.n	3894 <pow+0x204>
    375c:	9800      	ldr	r0, [sp, #0]
    375e:	9901      	ldr	r1, [sp, #4]
    3760:	2200      	movs	r2, #0
    3762:	2300      	movs	r3, #0
    3764:	f001 fc98 	bl	5098 <__aeabi_dcmpeq>
    3768:	2800      	cmp	r0, #0
    376a:	d0e6      	beq.n	373a <pow+0xaa>
    376c:	0030      	movs	r0, r6
    376e:	0039      	movs	r1, r7
    3770:	f001 f9e8 	bl	4b44 <finite>
    3774:	2800      	cmp	r0, #0
    3776:	d0e0      	beq.n	373a <pow+0xaa>
    3778:	0020      	movs	r0, r4
    377a:	0029      	movs	r1, r5
    377c:	f001 f9e2 	bl	4b44 <finite>
    3780:	2800      	cmp	r0, #0
    3782:	d0da      	beq.n	373a <pow+0xaa>
    3784:	ab04      	add	r3, sp, #16
    3786:	4698      	mov	r8, r3
    3788:	2304      	movs	r3, #4
    378a:	4642      	mov	r2, r8
    378c:	9304      	str	r3, [sp, #16]
    378e:	4b8f      	ldr	r3, [pc, #572]	; (39cc <pow+0x33c>)
    3790:	6114      	str	r4, [r2, #16]
    3792:	6155      	str	r5, [r2, #20]
    3794:	6053      	str	r3, [r2, #4]
    3796:	2300      	movs	r3, #0
    3798:	2400      	movs	r4, #0
    379a:	6213      	str	r3, [r2, #32]
    379c:	2300      	movs	r3, #0
    379e:	6193      	str	r3, [r2, #24]
    37a0:	61d4      	str	r4, [r2, #28]
    37a2:	4653      	mov	r3, sl
    37a4:	781b      	ldrb	r3, [r3, #0]
    37a6:	6096      	str	r6, [r2, #8]
    37a8:	60d7      	str	r7, [r2, #12]
    37aa:	b25b      	sxtb	r3, r3
    37ac:	2b02      	cmp	r3, #2
    37ae:	d004      	beq.n	37ba <pow+0x12a>
    37b0:	4640      	mov	r0, r8
    37b2:	f001 f9d1 	bl	4b58 <matherr>
    37b6:	2800      	cmp	r0, #0
    37b8:	d10e      	bne.n	37d8 <pow+0x148>
    37ba:	f003 fa2d 	bl	6c18 <__errno>
    37be:	2322      	movs	r3, #34	; 0x22
    37c0:	6003      	str	r3, [r0, #0]
    37c2:	e009      	b.n	37d8 <pow+0x148>
    37c4:	4642      	mov	r2, r8
    37c6:	2300      	movs	r3, #0
    37c8:	2400      	movs	r4, #0
    37ca:	6193      	str	r3, [r2, #24]
    37cc:	61d4      	str	r4, [r2, #28]
    37ce:	4640      	mov	r0, r8
    37d0:	f001 f9c2 	bl	4b58 <matherr>
    37d4:	2800      	cmp	r0, #0
    37d6:	d037      	beq.n	3848 <pow+0x1b8>
    37d8:	4643      	mov	r3, r8
    37da:	6a1b      	ldr	r3, [r3, #32]
    37dc:	2b00      	cmp	r3, #0
    37de:	d004      	beq.n	37ea <pow+0x15a>
    37e0:	f003 fa1a 	bl	6c18 <__errno>
    37e4:	4643      	mov	r3, r8
    37e6:	6a1b      	ldr	r3, [r3, #32]
    37e8:	6003      	str	r3, [r0, #0]
    37ea:	4643      	mov	r3, r8
    37ec:	69dc      	ldr	r4, [r3, #28]
    37ee:	699b      	ldr	r3, [r3, #24]
    37f0:	9300      	str	r3, [sp, #0]
    37f2:	9401      	str	r4, [sp, #4]
    37f4:	e7a1      	b.n	373a <pow+0xaa>
    37f6:	0020      	movs	r0, r4
    37f8:	0029      	movs	r1, r5
    37fa:	f001 f9a3 	bl	4b44 <finite>
    37fe:	2800      	cmp	r0, #0
    3800:	d09b      	beq.n	373a <pow+0xaa>
    3802:	2200      	movs	r2, #0
    3804:	2300      	movs	r3, #0
    3806:	0020      	movs	r0, r4
    3808:	0029      	movs	r1, r5
    380a:	f001 fc4b 	bl	50a4 <__aeabi_dcmplt>
    380e:	2800      	cmp	r0, #0
    3810:	d100      	bne.n	3814 <pow+0x184>
    3812:	e792      	b.n	373a <pow+0xaa>
    3814:	ab04      	add	r3, sp, #16
    3816:	4698      	mov	r8, r3
    3818:	2301      	movs	r3, #1
    381a:	4642      	mov	r2, r8
    381c:	9304      	str	r3, [sp, #16]
    381e:	4b6b      	ldr	r3, [pc, #428]	; (39cc <pow+0x33c>)
    3820:	6053      	str	r3, [r2, #4]
    3822:	4643      	mov	r3, r8
    3824:	465a      	mov	r2, fp
    3826:	609e      	str	r6, [r3, #8]
    3828:	60df      	str	r7, [r3, #12]
    382a:	621a      	str	r2, [r3, #32]
    382c:	611c      	str	r4, [r3, #16]
    382e:	615d      	str	r5, [r3, #20]
    3830:	4653      	mov	r3, sl
    3832:	781b      	ldrb	r3, [r3, #0]
    3834:	b25b      	sxtb	r3, r3
    3836:	2b00      	cmp	r3, #0
    3838:	d0c4      	beq.n	37c4 <pow+0x134>
    383a:	2000      	movs	r0, #0
    383c:	4642      	mov	r2, r8
    383e:	4965      	ldr	r1, [pc, #404]	; (39d4 <pow+0x344>)
    3840:	6190      	str	r0, [r2, #24]
    3842:	61d1      	str	r1, [r2, #28]
    3844:	2b02      	cmp	r3, #2
    3846:	d1c2      	bne.n	37ce <pow+0x13e>
    3848:	f003 f9e6 	bl	6c18 <__errno>
    384c:	2321      	movs	r3, #33	; 0x21
    384e:	6003      	str	r3, [r0, #0]
    3850:	e7c2      	b.n	37d8 <pow+0x148>
    3852:	2300      	movs	r3, #0
    3854:	0020      	movs	r0, r4
    3856:	0029      	movs	r1, r5
    3858:	f001 fc1e 	bl	5098 <__aeabi_dcmpeq>
    385c:	2800      	cmp	r0, #0
    385e:	d100      	bne.n	3862 <pow+0x1d2>
    3860:	e76b      	b.n	373a <pow+0xaa>
    3862:	ab04      	add	r3, sp, #16
    3864:	4698      	mov	r8, r3
    3866:	2301      	movs	r3, #1
    3868:	4642      	mov	r2, r8
    386a:	9304      	str	r3, [sp, #16]
    386c:	4b57      	ldr	r3, [pc, #348]	; (39cc <pow+0x33c>)
    386e:	4641      	mov	r1, r8
    3870:	6053      	str	r3, [r2, #4]
    3872:	4643      	mov	r3, r8
    3874:	465a      	mov	r2, fp
    3876:	621a      	str	r2, [r3, #32]
    3878:	2200      	movs	r2, #0
    387a:	609e      	str	r6, [r3, #8]
    387c:	60df      	str	r7, [r3, #12]
    387e:	611c      	str	r4, [r3, #16]
    3880:	615d      	str	r5, [r3, #20]
    3882:	4b53      	ldr	r3, [pc, #332]	; (39d0 <pow+0x340>)
    3884:	618a      	str	r2, [r1, #24]
    3886:	61cb      	str	r3, [r1, #28]
    3888:	9200      	str	r2, [sp, #0]
    388a:	9301      	str	r3, [sp, #4]
    388c:	464b      	mov	r3, r9
    388e:	2b02      	cmp	r3, #2
    3890:	d19d      	bne.n	37ce <pow+0x13e>
    3892:	e752      	b.n	373a <pow+0xaa>
    3894:	0030      	movs	r0, r6
    3896:	0039      	movs	r1, r7
    3898:	f001 f954 	bl	4b44 <finite>
    389c:	2800      	cmp	r0, #0
    389e:	d100      	bne.n	38a2 <pow+0x212>
    38a0:	e75c      	b.n	375c <pow+0xcc>
    38a2:	0020      	movs	r0, r4
    38a4:	0029      	movs	r1, r5
    38a6:	f001 f94d 	bl	4b44 <finite>
    38aa:	2800      	cmp	r0, #0
    38ac:	d100      	bne.n	38b0 <pow+0x220>
    38ae:	e755      	b.n	375c <pow+0xcc>
    38b0:	9800      	ldr	r0, [sp, #0]
    38b2:	9901      	ldr	r1, [sp, #4]
    38b4:	000b      	movs	r3, r1
    38b6:	0002      	movs	r2, r0
    38b8:	f003 f8f6 	bl	6aa8 <__aeabi_dcmpun>
    38bc:	ab04      	add	r3, sp, #16
    38be:	4698      	mov	r8, r3
    38c0:	2800      	cmp	r0, #0
    38c2:	d161      	bne.n	3988 <pow+0x2f8>
    38c4:	2303      	movs	r3, #3
    38c6:	4642      	mov	r2, r8
    38c8:	9304      	str	r3, [sp, #16]
    38ca:	4b40      	ldr	r3, [pc, #256]	; (39cc <pow+0x33c>)
    38cc:	6210      	str	r0, [r2, #32]
    38ce:	6053      	str	r3, [r2, #4]
    38d0:	4653      	mov	r3, sl
    38d2:	781b      	ldrb	r3, [r3, #0]
    38d4:	6096      	str	r6, [r2, #8]
    38d6:	60d7      	str	r7, [r2, #12]
    38d8:	b25b      	sxtb	r3, r3
    38da:	6114      	str	r4, [r2, #16]
    38dc:	6155      	str	r5, [r2, #20]
    38de:	4699      	mov	r9, r3
    38e0:	2b00      	cmp	r3, #0
    38e2:	d12f      	bne.n	3944 <pow+0x2b4>
    38e4:	22e0      	movs	r2, #224	; 0xe0
    38e6:	4641      	mov	r1, r8
    38e8:	4b3b      	ldr	r3, [pc, #236]	; (39d8 <pow+0x348>)
    38ea:	0612      	lsls	r2, r2, #24
    38ec:	618a      	str	r2, [r1, #24]
    38ee:	61cb      	str	r3, [r1, #28]
    38f0:	0030      	movs	r0, r6
    38f2:	2200      	movs	r2, #0
    38f4:	2300      	movs	r3, #0
    38f6:	0039      	movs	r1, r7
    38f8:	f001 fbd4 	bl	50a4 <__aeabi_dcmplt>
    38fc:	2800      	cmp	r0, #0
    38fe:	d100      	bne.n	3902 <pow+0x272>
    3900:	e756      	b.n	37b0 <pow+0x120>
    3902:	2200      	movs	r2, #0
    3904:	4b35      	ldr	r3, [pc, #212]	; (39dc <pow+0x34c>)
    3906:	0020      	movs	r0, r4
    3908:	0029      	movs	r1, r5
    390a:	f002 fb37 	bl	5f7c <__aeabi_dmul>
    390e:	0004      	movs	r4, r0
    3910:	000d      	movs	r5, r1
    3912:	f001 f929 	bl	4b68 <rint>
    3916:	0002      	movs	r2, r0
    3918:	000b      	movs	r3, r1
    391a:	0020      	movs	r0, r4
    391c:	0029      	movs	r1, r5
    391e:	f001 fbbb 	bl	5098 <__aeabi_dcmpeq>
    3922:	2800      	cmp	r0, #0
    3924:	d105      	bne.n	3932 <pow+0x2a2>
    3926:	22e0      	movs	r2, #224	; 0xe0
    3928:	4b2d      	ldr	r3, [pc, #180]	; (39e0 <pow+0x350>)
    392a:	0612      	lsls	r2, r2, #24
    392c:	4641      	mov	r1, r8
    392e:	618a      	str	r2, [r1, #24]
    3930:	61cb      	str	r3, [r1, #28]
    3932:	4653      	mov	r3, sl
    3934:	781b      	ldrb	r3, [r3, #0]
    3936:	b25b      	sxtb	r3, r3
    3938:	4699      	mov	r9, r3
    393a:	464b      	mov	r3, r9
    393c:	2b02      	cmp	r3, #2
    393e:	d000      	beq.n	3942 <pow+0x2b2>
    3940:	e736      	b.n	37b0 <pow+0x120>
    3942:	e73a      	b.n	37ba <pow+0x12a>
    3944:	2200      	movs	r2, #0
    3946:	4641      	mov	r1, r8
    3948:	4b26      	ldr	r3, [pc, #152]	; (39e4 <pow+0x354>)
    394a:	0030      	movs	r0, r6
    394c:	618a      	str	r2, [r1, #24]
    394e:	61cb      	str	r3, [r1, #28]
    3950:	2200      	movs	r2, #0
    3952:	2300      	movs	r3, #0
    3954:	0039      	movs	r1, r7
    3956:	f001 fba5 	bl	50a4 <__aeabi_dcmplt>
    395a:	2800      	cmp	r0, #0
    395c:	d0ed      	beq.n	393a <pow+0x2aa>
    395e:	2200      	movs	r2, #0
    3960:	4b1e      	ldr	r3, [pc, #120]	; (39dc <pow+0x34c>)
    3962:	0020      	movs	r0, r4
    3964:	0029      	movs	r1, r5
    3966:	f002 fb09 	bl	5f7c <__aeabi_dmul>
    396a:	0004      	movs	r4, r0
    396c:	000d      	movs	r5, r1
    396e:	f001 f8fb 	bl	4b68 <rint>
    3972:	0002      	movs	r2, r0
    3974:	000b      	movs	r3, r1
    3976:	0020      	movs	r0, r4
    3978:	0029      	movs	r1, r5
    397a:	f001 fb8d 	bl	5098 <__aeabi_dcmpeq>
    397e:	2800      	cmp	r0, #0
    3980:	d1d7      	bne.n	3932 <pow+0x2a2>
    3982:	2200      	movs	r2, #0
    3984:	4b13      	ldr	r3, [pc, #76]	; (39d4 <pow+0x344>)
    3986:	e7d1      	b.n	392c <pow+0x29c>
    3988:	2301      	movs	r3, #1
    398a:	4642      	mov	r2, r8
    398c:	9304      	str	r3, [sp, #16]
    398e:	4b0f      	ldr	r3, [pc, #60]	; (39cc <pow+0x33c>)
    3990:	6053      	str	r3, [r2, #4]
    3992:	4643      	mov	r3, r8
    3994:	464a      	mov	r2, r9
    3996:	611c      	str	r4, [r3, #16]
    3998:	615d      	str	r5, [r3, #20]
    399a:	621a      	str	r2, [r3, #32]
    399c:	609e      	str	r6, [r3, #8]
    399e:	60df      	str	r7, [r3, #12]
    39a0:	2400      	movs	r4, #0
    39a2:	4653      	mov	r3, sl
    39a4:	571c      	ldrsb	r4, [r3, r4]
    39a6:	2c00      	cmp	r4, #0
    39a8:	d100      	bne.n	39ac <pow+0x31c>
    39aa:	e70b      	b.n	37c4 <pow+0x134>
    39ac:	2300      	movs	r3, #0
    39ae:	2200      	movs	r2, #0
    39b0:	0019      	movs	r1, r3
    39b2:	0010      	movs	r0, r2
    39b4:	f001 feae 	bl	5714 <__aeabi_ddiv>
    39b8:	4643      	mov	r3, r8
    39ba:	6198      	str	r0, [r3, #24]
    39bc:	61d9      	str	r1, [r3, #28]
    39be:	2c02      	cmp	r4, #2
    39c0:	d100      	bne.n	39c4 <pow+0x334>
    39c2:	e741      	b.n	3848 <pow+0x1b8>
    39c4:	e703      	b.n	37ce <pow+0x13e>
    39c6:	46c0      	nop			; (mov r8, r8)
    39c8:	20000010 	.word	0x20000010
    39cc:	00006cec 	.word	0x00006cec
    39d0:	3ff00000 	.word	0x3ff00000
    39d4:	fff00000 	.word	0xfff00000
    39d8:	47efffff 	.word	0x47efffff
    39dc:	3fe00000 	.word	0x3fe00000
    39e0:	c7efffff 	.word	0xc7efffff
    39e4:	7ff00000 	.word	0x7ff00000

000039e8 <__ieee754_log>:
    39e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    39ea:	46d6      	mov	lr, sl
    39ec:	464f      	mov	r7, r9
    39ee:	4646      	mov	r6, r8
    39f0:	b5c0      	push	{r6, r7, lr}
    39f2:	4ada      	ldr	r2, [pc, #872]	; (3d5c <__ieee754_log+0x374>)
    39f4:	b088      	sub	sp, #32
    39f6:	000b      	movs	r3, r1
    39f8:	4291      	cmp	r1, r2
    39fa:	dc55      	bgt.n	3aa8 <__ieee754_log+0xc0>
    39fc:	004a      	lsls	r2, r1, #1
    39fe:	0852      	lsrs	r2, r2, #1
    3a00:	4302      	orrs	r2, r0
    3a02:	d100      	bne.n	3a06 <__ieee754_log+0x1e>
    3a04:	e0ef      	b.n	3be6 <__ieee754_log+0x1fe>
    3a06:	2900      	cmp	r1, #0
    3a08:	da00      	bge.n	3a0c <__ieee754_log+0x24>
    3a0a:	e179      	b.n	3d00 <__ieee754_log+0x318>
    3a0c:	4bd4      	ldr	r3, [pc, #848]	; (3d60 <__ieee754_log+0x378>)
    3a0e:	2200      	movs	r2, #0
    3a10:	f002 fab4 	bl	5f7c <__aeabi_dmul>
    3a14:	2536      	movs	r5, #54	; 0x36
    3a16:	4cd3      	ldr	r4, [pc, #844]	; (3d64 <__ieee754_log+0x37c>)
    3a18:	000b      	movs	r3, r1
    3a1a:	426d      	negs	r5, r5
    3a1c:	42a3      	cmp	r3, r4
    3a1e:	dc47      	bgt.n	3ab0 <__ieee754_log+0xc8>
    3a20:	151a      	asrs	r2, r3, #20
    3a22:	4cd1      	ldr	r4, [pc, #836]	; (3d68 <__ieee754_log+0x380>)
    3a24:	031b      	lsls	r3, r3, #12
    3a26:	0b1b      	lsrs	r3, r3, #12
    3a28:	4698      	mov	r8, r3
    3a2a:	46a4      	mov	ip, r4
    3a2c:	2480      	movs	r4, #128	; 0x80
    3a2e:	4bcf      	ldr	r3, [pc, #828]	; (3d6c <__ieee754_log+0x384>)
    3a30:	0364      	lsls	r4, r4, #13
    3a32:	4443      	add	r3, r8
    3a34:	4023      	ands	r3, r4
    3a36:	4cce      	ldr	r4, [pc, #824]	; (3d70 <__ieee754_log+0x388>)
    3a38:	4462      	add	r2, ip
    3a3a:	1952      	adds	r2, r2, r5
    3a3c:	405c      	eors	r4, r3
    3a3e:	4645      	mov	r5, r8
    3a40:	151b      	asrs	r3, r3, #20
    3a42:	4699      	mov	r9, r3
    3a44:	4325      	orrs	r5, r4
    3a46:	4bca      	ldr	r3, [pc, #808]	; (3d70 <__ieee754_log+0x388>)
    3a48:	0029      	movs	r1, r5
    3a4a:	4491      	add	r9, r2
    3a4c:	2200      	movs	r2, #0
    3a4e:	f002 fd15 	bl	647c <__aeabi_dsub>
    3a52:	4643      	mov	r3, r8
    3a54:	3302      	adds	r3, #2
    3a56:	031b      	lsls	r3, r3, #12
    3a58:	0006      	movs	r6, r0
    3a5a:	000f      	movs	r7, r1
    3a5c:	0b1b      	lsrs	r3, r3, #12
    3a5e:	2200      	movs	r2, #0
    3a60:	2b02      	cmp	r3, #2
    3a62:	dc2f      	bgt.n	3ac4 <__ieee754_log+0xdc>
    3a64:	2300      	movs	r3, #0
    3a66:	f001 fb17 	bl	5098 <__aeabi_dcmpeq>
    3a6a:	2800      	cmp	r0, #0
    3a6c:	d100      	bne.n	3a70 <__ieee754_log+0x88>
    3a6e:	e0c1      	b.n	3bf4 <__ieee754_log+0x20c>
    3a70:	464b      	mov	r3, r9
    3a72:	2b00      	cmp	r3, #0
    3a74:	d100      	bne.n	3a78 <__ieee754_log+0x90>
    3a76:	e14c      	b.n	3d12 <__ieee754_log+0x32a>
    3a78:	4648      	mov	r0, r9
    3a7a:	f003 f835 	bl	6ae8 <__aeabi_i2d>
    3a7e:	4abd      	ldr	r2, [pc, #756]	; (3d74 <__ieee754_log+0x38c>)
    3a80:	4bbd      	ldr	r3, [pc, #756]	; (3d78 <__ieee754_log+0x390>)
    3a82:	0004      	movs	r4, r0
    3a84:	000d      	movs	r5, r1
    3a86:	f002 fa79 	bl	5f7c <__aeabi_dmul>
    3a8a:	4abc      	ldr	r2, [pc, #752]	; (3d7c <__ieee754_log+0x394>)
    3a8c:	0006      	movs	r6, r0
    3a8e:	000f      	movs	r7, r1
    3a90:	4bbb      	ldr	r3, [pc, #748]	; (3d80 <__ieee754_log+0x398>)
    3a92:	0020      	movs	r0, r4
    3a94:	0029      	movs	r1, r5
    3a96:	f002 fa71 	bl	5f7c <__aeabi_dmul>
    3a9a:	0002      	movs	r2, r0
    3a9c:	000b      	movs	r3, r1
    3a9e:	0030      	movs	r0, r6
    3aa0:	0039      	movs	r1, r7
    3aa2:	f001 fb27 	bl	50f4 <__aeabi_dadd>
    3aa6:	e007      	b.n	3ab8 <__ieee754_log+0xd0>
    3aa8:	4cae      	ldr	r4, [pc, #696]	; (3d64 <__ieee754_log+0x37c>)
    3aaa:	2500      	movs	r5, #0
    3aac:	42a3      	cmp	r3, r4
    3aae:	ddb7      	ble.n	3a20 <__ieee754_log+0x38>
    3ab0:	0002      	movs	r2, r0
    3ab2:	000b      	movs	r3, r1
    3ab4:	f001 fb1e 	bl	50f4 <__aeabi_dadd>
    3ab8:	b008      	add	sp, #32
    3aba:	bc1c      	pop	{r2, r3, r4}
    3abc:	4690      	mov	r8, r2
    3abe:	4699      	mov	r9, r3
    3ac0:	46a2      	mov	sl, r4
    3ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ac4:	2380      	movs	r3, #128	; 0x80
    3ac6:	05db      	lsls	r3, r3, #23
    3ac8:	f001 fb14 	bl	50f4 <__aeabi_dadd>
    3acc:	0002      	movs	r2, r0
    3ace:	000b      	movs	r3, r1
    3ad0:	0030      	movs	r0, r6
    3ad2:	0039      	movs	r1, r7
    3ad4:	f001 fe1e 	bl	5714 <__aeabi_ddiv>
    3ad8:	0004      	movs	r4, r0
    3ada:	4648      	mov	r0, r9
    3adc:	000d      	movs	r5, r1
    3ade:	f003 f803 	bl	6ae8 <__aeabi_i2d>
    3ae2:	0022      	movs	r2, r4
    3ae4:	9002      	str	r0, [sp, #8]
    3ae6:	9103      	str	r1, [sp, #12]
    3ae8:	002b      	movs	r3, r5
    3aea:	0020      	movs	r0, r4
    3aec:	0029      	movs	r1, r5
    3aee:	9404      	str	r4, [sp, #16]
    3af0:	9505      	str	r5, [sp, #20]
    3af2:	f002 fa43 	bl	5f7c <__aeabi_dmul>
    3af6:	0004      	movs	r4, r0
    3af8:	000d      	movs	r5, r1
    3afa:	4ba2      	ldr	r3, [pc, #648]	; (3d84 <__ieee754_log+0x39c>)
    3afc:	0002      	movs	r2, r0
    3afe:	4443      	add	r3, r8
    3b00:	469a      	mov	sl, r3
    3b02:	000b      	movs	r3, r1
    3b04:	9400      	str	r4, [sp, #0]
    3b06:	9501      	str	r5, [sp, #4]
    3b08:	f002 fa38 	bl	5f7c <__aeabi_dmul>
    3b0c:	0004      	movs	r4, r0
    3b0e:	000d      	movs	r5, r1
    3b10:	4a9d      	ldr	r2, [pc, #628]	; (3d88 <__ieee754_log+0x3a0>)
    3b12:	4b9e      	ldr	r3, [pc, #632]	; (3d8c <__ieee754_log+0x3a4>)
    3b14:	f002 fa32 	bl	5f7c <__aeabi_dmul>
    3b18:	4a9d      	ldr	r2, [pc, #628]	; (3d90 <__ieee754_log+0x3a8>)
    3b1a:	4b9e      	ldr	r3, [pc, #632]	; (3d94 <__ieee754_log+0x3ac>)
    3b1c:	f001 faea 	bl	50f4 <__aeabi_dadd>
    3b20:	0022      	movs	r2, r4
    3b22:	002b      	movs	r3, r5
    3b24:	f002 fa2a 	bl	5f7c <__aeabi_dmul>
    3b28:	4a9b      	ldr	r2, [pc, #620]	; (3d98 <__ieee754_log+0x3b0>)
    3b2a:	4b9c      	ldr	r3, [pc, #624]	; (3d9c <__ieee754_log+0x3b4>)
    3b2c:	f001 fae2 	bl	50f4 <__aeabi_dadd>
    3b30:	0022      	movs	r2, r4
    3b32:	002b      	movs	r3, r5
    3b34:	f002 fa22 	bl	5f7c <__aeabi_dmul>
    3b38:	4a99      	ldr	r2, [pc, #612]	; (3da0 <__ieee754_log+0x3b8>)
    3b3a:	4b9a      	ldr	r3, [pc, #616]	; (3da4 <__ieee754_log+0x3bc>)
    3b3c:	f001 fada 	bl	50f4 <__aeabi_dadd>
    3b40:	9a00      	ldr	r2, [sp, #0]
    3b42:	9b01      	ldr	r3, [sp, #4]
    3b44:	f002 fa1a 	bl	5f7c <__aeabi_dmul>
    3b48:	4a97      	ldr	r2, [pc, #604]	; (3da8 <__ieee754_log+0x3c0>)
    3b4a:	9000      	str	r0, [sp, #0]
    3b4c:	9101      	str	r1, [sp, #4]
    3b4e:	4b97      	ldr	r3, [pc, #604]	; (3dac <__ieee754_log+0x3c4>)
    3b50:	0020      	movs	r0, r4
    3b52:	0029      	movs	r1, r5
    3b54:	f002 fa12 	bl	5f7c <__aeabi_dmul>
    3b58:	4a95      	ldr	r2, [pc, #596]	; (3db0 <__ieee754_log+0x3c8>)
    3b5a:	4b96      	ldr	r3, [pc, #600]	; (3db4 <__ieee754_log+0x3cc>)
    3b5c:	f001 faca 	bl	50f4 <__aeabi_dadd>
    3b60:	0022      	movs	r2, r4
    3b62:	002b      	movs	r3, r5
    3b64:	f002 fa0a 	bl	5f7c <__aeabi_dmul>
    3b68:	4a93      	ldr	r2, [pc, #588]	; (3db8 <__ieee754_log+0x3d0>)
    3b6a:	4b94      	ldr	r3, [pc, #592]	; (3dbc <__ieee754_log+0x3d4>)
    3b6c:	f001 fac2 	bl	50f4 <__aeabi_dadd>
    3b70:	0022      	movs	r2, r4
    3b72:	002b      	movs	r3, r5
    3b74:	f002 fa02 	bl	5f7c <__aeabi_dmul>
    3b78:	000b      	movs	r3, r1
    3b7a:	0002      	movs	r2, r0
    3b7c:	9800      	ldr	r0, [sp, #0]
    3b7e:	9901      	ldr	r1, [sp, #4]
    3b80:	f001 fab8 	bl	50f4 <__aeabi_dadd>
    3b84:	000d      	movs	r5, r1
    3b86:	4641      	mov	r1, r8
    3b88:	4b8d      	ldr	r3, [pc, #564]	; (3dc0 <__ieee754_log+0x3d8>)
    3b8a:	0004      	movs	r4, r0
    3b8c:	1a5b      	subs	r3, r3, r1
    3b8e:	4651      	mov	r1, sl
    3b90:	430b      	orrs	r3, r1
    3b92:	2b00      	cmp	r3, #0
    3b94:	dd54      	ble.n	3c40 <__ieee754_log+0x258>
    3b96:	2200      	movs	r2, #0
    3b98:	4b8a      	ldr	r3, [pc, #552]	; (3dc4 <__ieee754_log+0x3dc>)
    3b9a:	0030      	movs	r0, r6
    3b9c:	0039      	movs	r1, r7
    3b9e:	f002 f9ed 	bl	5f7c <__aeabi_dmul>
    3ba2:	0032      	movs	r2, r6
    3ba4:	003b      	movs	r3, r7
    3ba6:	f002 f9e9 	bl	5f7c <__aeabi_dmul>
    3baa:	464b      	mov	r3, r9
    3bac:	000a      	movs	r2, r1
    3bae:	0001      	movs	r1, r0
    3bb0:	9100      	str	r1, [sp, #0]
    3bb2:	9201      	str	r2, [sp, #4]
    3bb4:	2b00      	cmp	r3, #0
    3bb6:	d172      	bne.n	3c9e <__ieee754_log+0x2b6>
    3bb8:	0013      	movs	r3, r2
    3bba:	0029      	movs	r1, r5
    3bbc:	0002      	movs	r2, r0
    3bbe:	0020      	movs	r0, r4
    3bc0:	f001 fa98 	bl	50f4 <__aeabi_dadd>
    3bc4:	9a04      	ldr	r2, [sp, #16]
    3bc6:	9b05      	ldr	r3, [sp, #20]
    3bc8:	f002 f9d8 	bl	5f7c <__aeabi_dmul>
    3bcc:	0002      	movs	r2, r0
    3bce:	000b      	movs	r3, r1
    3bd0:	9800      	ldr	r0, [sp, #0]
    3bd2:	9901      	ldr	r1, [sp, #4]
    3bd4:	f002 fc52 	bl	647c <__aeabi_dsub>
    3bd8:	0002      	movs	r2, r0
    3bda:	000b      	movs	r3, r1
    3bdc:	0030      	movs	r0, r6
    3bde:	0039      	movs	r1, r7
    3be0:	f002 fc4c 	bl	647c <__aeabi_dsub>
    3be4:	e768      	b.n	3ab8 <__ieee754_log+0xd0>
    3be6:	2200      	movs	r2, #0
    3be8:	2300      	movs	r3, #0
    3bea:	2000      	movs	r0, #0
    3bec:	4976      	ldr	r1, [pc, #472]	; (3dc8 <__ieee754_log+0x3e0>)
    3bee:	f001 fd91 	bl	5714 <__aeabi_ddiv>
    3bf2:	e761      	b.n	3ab8 <__ieee754_log+0xd0>
    3bf4:	4a75      	ldr	r2, [pc, #468]	; (3dcc <__ieee754_log+0x3e4>)
    3bf6:	4b76      	ldr	r3, [pc, #472]	; (3dd0 <__ieee754_log+0x3e8>)
    3bf8:	0030      	movs	r0, r6
    3bfa:	0039      	movs	r1, r7
    3bfc:	f002 f9be 	bl	5f7c <__aeabi_dmul>
    3c00:	0002      	movs	r2, r0
    3c02:	000b      	movs	r3, r1
    3c04:	2000      	movs	r0, #0
    3c06:	496f      	ldr	r1, [pc, #444]	; (3dc4 <__ieee754_log+0x3dc>)
    3c08:	f002 fc38 	bl	647c <__aeabi_dsub>
    3c0c:	0032      	movs	r2, r6
    3c0e:	0004      	movs	r4, r0
    3c10:	000d      	movs	r5, r1
    3c12:	003b      	movs	r3, r7
    3c14:	0030      	movs	r0, r6
    3c16:	0039      	movs	r1, r7
    3c18:	f002 f9b0 	bl	5f7c <__aeabi_dmul>
    3c1c:	000b      	movs	r3, r1
    3c1e:	0002      	movs	r2, r0
    3c20:	0029      	movs	r1, r5
    3c22:	0020      	movs	r0, r4
    3c24:	f002 f9aa 	bl	5f7c <__aeabi_dmul>
    3c28:	464b      	mov	r3, r9
    3c2a:	0004      	movs	r4, r0
    3c2c:	000d      	movs	r5, r1
    3c2e:	2b00      	cmp	r3, #0
    3c30:	d172      	bne.n	3d18 <__ieee754_log+0x330>
    3c32:	0002      	movs	r2, r0
    3c34:	000b      	movs	r3, r1
    3c36:	0030      	movs	r0, r6
    3c38:	0039      	movs	r1, r7
    3c3a:	f002 fc1f 	bl	647c <__aeabi_dsub>
    3c3e:	e73b      	b.n	3ab8 <__ieee754_log+0xd0>
    3c40:	464b      	mov	r3, r9
    3c42:	2b00      	cmp	r3, #0
    3c44:	d100      	bne.n	3c48 <__ieee754_log+0x260>
    3c46:	e0c5      	b.n	3dd4 <__ieee754_log+0x3ec>
    3c48:	9802      	ldr	r0, [sp, #8]
    3c4a:	9903      	ldr	r1, [sp, #12]
    3c4c:	4a49      	ldr	r2, [pc, #292]	; (3d74 <__ieee754_log+0x38c>)
    3c4e:	4b4a      	ldr	r3, [pc, #296]	; (3d78 <__ieee754_log+0x390>)
    3c50:	f002 f994 	bl	5f7c <__aeabi_dmul>
    3c54:	0022      	movs	r2, r4
    3c56:	9000      	str	r0, [sp, #0]
    3c58:	9101      	str	r1, [sp, #4]
    3c5a:	002b      	movs	r3, r5
    3c5c:	0030      	movs	r0, r6
    3c5e:	0039      	movs	r1, r7
    3c60:	f002 fc0c 	bl	647c <__aeabi_dsub>
    3c64:	9a04      	ldr	r2, [sp, #16]
    3c66:	9b05      	ldr	r3, [sp, #20]
    3c68:	f002 f988 	bl	5f7c <__aeabi_dmul>
    3c6c:	4a43      	ldr	r2, [pc, #268]	; (3d7c <__ieee754_log+0x394>)
    3c6e:	0004      	movs	r4, r0
    3c70:	000d      	movs	r5, r1
    3c72:	9802      	ldr	r0, [sp, #8]
    3c74:	9903      	ldr	r1, [sp, #12]
    3c76:	4b42      	ldr	r3, [pc, #264]	; (3d80 <__ieee754_log+0x398>)
    3c78:	f002 f980 	bl	5f7c <__aeabi_dmul>
    3c7c:	0002      	movs	r2, r0
    3c7e:	000b      	movs	r3, r1
    3c80:	0020      	movs	r0, r4
    3c82:	0029      	movs	r1, r5
    3c84:	f002 fbfa 	bl	647c <__aeabi_dsub>
    3c88:	0032      	movs	r2, r6
    3c8a:	003b      	movs	r3, r7
    3c8c:	f002 fbf6 	bl	647c <__aeabi_dsub>
    3c90:	0002      	movs	r2, r0
    3c92:	000b      	movs	r3, r1
    3c94:	9800      	ldr	r0, [sp, #0]
    3c96:	9901      	ldr	r1, [sp, #4]
    3c98:	f002 fbf0 	bl	647c <__aeabi_dsub>
    3c9c:	e70c      	b.n	3ab8 <__ieee754_log+0xd0>
    3c9e:	4a35      	ldr	r2, [pc, #212]	; (3d74 <__ieee754_log+0x38c>)
    3ca0:	4b35      	ldr	r3, [pc, #212]	; (3d78 <__ieee754_log+0x390>)
    3ca2:	9802      	ldr	r0, [sp, #8]
    3ca4:	9903      	ldr	r1, [sp, #12]
    3ca6:	f002 f969 	bl	5f7c <__aeabi_dmul>
    3caa:	9a00      	ldr	r2, [sp, #0]
    3cac:	9b01      	ldr	r3, [sp, #4]
    3cae:	9006      	str	r0, [sp, #24]
    3cb0:	9107      	str	r1, [sp, #28]
    3cb2:	0020      	movs	r0, r4
    3cb4:	0029      	movs	r1, r5
    3cb6:	f001 fa1d 	bl	50f4 <__aeabi_dadd>
    3cba:	9a04      	ldr	r2, [sp, #16]
    3cbc:	9b05      	ldr	r3, [sp, #20]
    3cbe:	f002 f95d 	bl	5f7c <__aeabi_dmul>
    3cc2:	4a2e      	ldr	r2, [pc, #184]	; (3d7c <__ieee754_log+0x394>)
    3cc4:	0004      	movs	r4, r0
    3cc6:	000d      	movs	r5, r1
    3cc8:	9802      	ldr	r0, [sp, #8]
    3cca:	9903      	ldr	r1, [sp, #12]
    3ccc:	4b2c      	ldr	r3, [pc, #176]	; (3d80 <__ieee754_log+0x398>)
    3cce:	f002 f955 	bl	5f7c <__aeabi_dmul>
    3cd2:	0002      	movs	r2, r0
    3cd4:	000b      	movs	r3, r1
    3cd6:	0020      	movs	r0, r4
    3cd8:	0029      	movs	r1, r5
    3cda:	f001 fa0b 	bl	50f4 <__aeabi_dadd>
    3cde:	0002      	movs	r2, r0
    3ce0:	000b      	movs	r3, r1
    3ce2:	9800      	ldr	r0, [sp, #0]
    3ce4:	9901      	ldr	r1, [sp, #4]
    3ce6:	f002 fbc9 	bl	647c <__aeabi_dsub>
    3cea:	0032      	movs	r2, r6
    3cec:	003b      	movs	r3, r7
    3cee:	f002 fbc5 	bl	647c <__aeabi_dsub>
    3cf2:	0002      	movs	r2, r0
    3cf4:	000b      	movs	r3, r1
    3cf6:	9806      	ldr	r0, [sp, #24]
    3cf8:	9907      	ldr	r1, [sp, #28]
    3cfa:	f002 fbbf 	bl	647c <__aeabi_dsub>
    3cfe:	e6db      	b.n	3ab8 <__ieee754_log+0xd0>
    3d00:	0002      	movs	r2, r0
    3d02:	000b      	movs	r3, r1
    3d04:	f002 fbba 	bl	647c <__aeabi_dsub>
    3d08:	2200      	movs	r2, #0
    3d0a:	2300      	movs	r3, #0
    3d0c:	f001 fd02 	bl	5714 <__aeabi_ddiv>
    3d10:	e6d2      	b.n	3ab8 <__ieee754_log+0xd0>
    3d12:	2000      	movs	r0, #0
    3d14:	2100      	movs	r1, #0
    3d16:	e6cf      	b.n	3ab8 <__ieee754_log+0xd0>
    3d18:	4648      	mov	r0, r9
    3d1a:	f002 fee5 	bl	6ae8 <__aeabi_i2d>
    3d1e:	4a15      	ldr	r2, [pc, #84]	; (3d74 <__ieee754_log+0x38c>)
    3d20:	4b15      	ldr	r3, [pc, #84]	; (3d78 <__ieee754_log+0x390>)
    3d22:	9000      	str	r0, [sp, #0]
    3d24:	9101      	str	r1, [sp, #4]
    3d26:	f002 f929 	bl	5f7c <__aeabi_dmul>
    3d2a:	4a14      	ldr	r2, [pc, #80]	; (3d7c <__ieee754_log+0x394>)
    3d2c:	9002      	str	r0, [sp, #8]
    3d2e:	9103      	str	r1, [sp, #12]
    3d30:	9800      	ldr	r0, [sp, #0]
    3d32:	9901      	ldr	r1, [sp, #4]
    3d34:	4b12      	ldr	r3, [pc, #72]	; (3d80 <__ieee754_log+0x398>)
    3d36:	f002 f921 	bl	5f7c <__aeabi_dmul>
    3d3a:	0002      	movs	r2, r0
    3d3c:	000b      	movs	r3, r1
    3d3e:	0020      	movs	r0, r4
    3d40:	0029      	movs	r1, r5
    3d42:	f002 fb9b 	bl	647c <__aeabi_dsub>
    3d46:	0032      	movs	r2, r6
    3d48:	003b      	movs	r3, r7
    3d4a:	f002 fb97 	bl	647c <__aeabi_dsub>
    3d4e:	0002      	movs	r2, r0
    3d50:	000b      	movs	r3, r1
    3d52:	9802      	ldr	r0, [sp, #8]
    3d54:	9903      	ldr	r1, [sp, #12]
    3d56:	f002 fb91 	bl	647c <__aeabi_dsub>
    3d5a:	e6ad      	b.n	3ab8 <__ieee754_log+0xd0>
    3d5c:	000fffff 	.word	0x000fffff
    3d60:	43500000 	.word	0x43500000
    3d64:	7fefffff 	.word	0x7fefffff
    3d68:	fffffc01 	.word	0xfffffc01
    3d6c:	00095f64 	.word	0x00095f64
    3d70:	3ff00000 	.word	0x3ff00000
    3d74:	fee00000 	.word	0xfee00000
    3d78:	3fe62e42 	.word	0x3fe62e42
    3d7c:	35793c76 	.word	0x35793c76
    3d80:	3dea39ef 	.word	0x3dea39ef
    3d84:	fff9eb86 	.word	0xfff9eb86
    3d88:	df3e5244 	.word	0xdf3e5244
    3d8c:	3fc2f112 	.word	0x3fc2f112
    3d90:	96cb03de 	.word	0x96cb03de
    3d94:	3fc74664 	.word	0x3fc74664
    3d98:	94229359 	.word	0x94229359
    3d9c:	3fd24924 	.word	0x3fd24924
    3da0:	55555593 	.word	0x55555593
    3da4:	3fe55555 	.word	0x3fe55555
    3da8:	d078c69f 	.word	0xd078c69f
    3dac:	3fc39a09 	.word	0x3fc39a09
    3db0:	1d8e78af 	.word	0x1d8e78af
    3db4:	3fcc71c5 	.word	0x3fcc71c5
    3db8:	9997fa04 	.word	0x9997fa04
    3dbc:	3fd99999 	.word	0x3fd99999
    3dc0:	0006b851 	.word	0x0006b851
    3dc4:	3fe00000 	.word	0x3fe00000
    3dc8:	c3500000 	.word	0xc3500000
    3dcc:	55555555 	.word	0x55555555
    3dd0:	3fd55555 	.word	0x3fd55555
    3dd4:	0022      	movs	r2, r4
    3dd6:	002b      	movs	r3, r5
    3dd8:	0030      	movs	r0, r6
    3dda:	0039      	movs	r1, r7
    3ddc:	f002 fb4e 	bl	647c <__aeabi_dsub>
    3de0:	9a04      	ldr	r2, [sp, #16]
    3de2:	9b05      	ldr	r3, [sp, #20]
    3de4:	f002 f8ca 	bl	5f7c <__aeabi_dmul>
    3de8:	e6f6      	b.n	3bd8 <__ieee754_log+0x1f0>
    3dea:	46c0      	nop			; (mov r8, r8)

00003dec <__ieee754_log10>:
    3dec:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dee:	46ce      	mov	lr, r9
    3df0:	4647      	mov	r7, r8
    3df2:	b580      	push	{r7, lr}
    3df4:	4a3a      	ldr	r2, [pc, #232]	; (3ee0 <__ieee754_log10+0xf4>)
    3df6:	b083      	sub	sp, #12
    3df8:	0004      	movs	r4, r0
    3dfa:	000d      	movs	r5, r1
    3dfc:	000b      	movs	r3, r1
    3dfe:	4291      	cmp	r1, r2
    3e00:	dc1c      	bgt.n	3e3c <__ieee754_log10+0x50>
    3e02:	004a      	lsls	r2, r1, #1
    3e04:	0852      	lsrs	r2, r2, #1
    3e06:	4302      	orrs	r2, r0
    3e08:	d05a      	beq.n	3ec0 <__ieee754_log10+0xd4>
    3e0a:	2900      	cmp	r1, #0
    3e0c:	db5f      	blt.n	3ece <__ieee754_log10+0xe2>
    3e0e:	2200      	movs	r2, #0
    3e10:	4b34      	ldr	r3, [pc, #208]	; (3ee4 <__ieee754_log10+0xf8>)
    3e12:	f002 f8b3 	bl	5f7c <__aeabi_dmul>
    3e16:	000d      	movs	r5, r1
    3e18:	000b      	movs	r3, r1
    3e1a:	2136      	movs	r1, #54	; 0x36
    3e1c:	4a32      	ldr	r2, [pc, #200]	; (3ee8 <__ieee754_log10+0xfc>)
    3e1e:	0004      	movs	r4, r0
    3e20:	4249      	negs	r1, r1
    3e22:	4293      	cmp	r3, r2
    3e24:	dd0e      	ble.n	3e44 <__ieee754_log10+0x58>
    3e26:	0022      	movs	r2, r4
    3e28:	002b      	movs	r3, r5
    3e2a:	0020      	movs	r0, r4
    3e2c:	0029      	movs	r1, r5
    3e2e:	f001 f961 	bl	50f4 <__aeabi_dadd>
    3e32:	b003      	add	sp, #12
    3e34:	bc0c      	pop	{r2, r3}
    3e36:	4690      	mov	r8, r2
    3e38:	4699      	mov	r9, r3
    3e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e3c:	4a2a      	ldr	r2, [pc, #168]	; (3ee8 <__ieee754_log10+0xfc>)
    3e3e:	2100      	movs	r1, #0
    3e40:	4293      	cmp	r3, r2
    3e42:	dcf0      	bgt.n	3e26 <__ieee754_log10+0x3a>
    3e44:	4a29      	ldr	r2, [pc, #164]	; (3eec <__ieee754_log10+0x100>)
    3e46:	1518      	asrs	r0, r3, #20
    3e48:	4694      	mov	ip, r2
    3e4a:	4460      	add	r0, ip
    3e4c:	1840      	adds	r0, r0, r1
    3e4e:	0fc2      	lsrs	r2, r0, #31
    3e50:	4691      	mov	r9, r2
    3e52:	031b      	lsls	r3, r3, #12
    3e54:	0b1b      	lsrs	r3, r3, #12
    3e56:	4448      	add	r0, r9
    3e58:	4698      	mov	r8, r3
    3e5a:	f002 fe45 	bl	6ae8 <__aeabi_i2d>
    3e5e:	464a      	mov	r2, r9
    3e60:	4b23      	ldr	r3, [pc, #140]	; (3ef0 <__ieee754_log10+0x104>)
    3e62:	0006      	movs	r6, r0
    3e64:	1a9b      	subs	r3, r3, r2
    3e66:	4642      	mov	r2, r8
    3e68:	051b      	lsls	r3, r3, #20
    3e6a:	431a      	orrs	r2, r3
    3e6c:	000f      	movs	r7, r1
    3e6e:	0020      	movs	r0, r4
    3e70:	0011      	movs	r1, r2
    3e72:	f7ff fdb9 	bl	39e8 <__ieee754_log>
    3e76:	4a1f      	ldr	r2, [pc, #124]	; (3ef4 <__ieee754_log10+0x108>)
    3e78:	0004      	movs	r4, r0
    3e7a:	000d      	movs	r5, r1
    3e7c:	4b1e      	ldr	r3, [pc, #120]	; (3ef8 <__ieee754_log10+0x10c>)
    3e7e:	0030      	movs	r0, r6
    3e80:	0039      	movs	r1, r7
    3e82:	f002 f87b 	bl	5f7c <__aeabi_dmul>
    3e86:	4a1d      	ldr	r2, [pc, #116]	; (3efc <__ieee754_log10+0x110>)
    3e88:	9000      	str	r0, [sp, #0]
    3e8a:	9101      	str	r1, [sp, #4]
    3e8c:	4b1c      	ldr	r3, [pc, #112]	; (3f00 <__ieee754_log10+0x114>)
    3e8e:	0020      	movs	r0, r4
    3e90:	0029      	movs	r1, r5
    3e92:	f002 f873 	bl	5f7c <__aeabi_dmul>
    3e96:	0002      	movs	r2, r0
    3e98:	000b      	movs	r3, r1
    3e9a:	9800      	ldr	r0, [sp, #0]
    3e9c:	9901      	ldr	r1, [sp, #4]
    3e9e:	f001 f929 	bl	50f4 <__aeabi_dadd>
    3ea2:	4a18      	ldr	r2, [pc, #96]	; (3f04 <__ieee754_log10+0x118>)
    3ea4:	0004      	movs	r4, r0
    3ea6:	000d      	movs	r5, r1
    3ea8:	4b17      	ldr	r3, [pc, #92]	; (3f08 <__ieee754_log10+0x11c>)
    3eaa:	0030      	movs	r0, r6
    3eac:	0039      	movs	r1, r7
    3eae:	f002 f865 	bl	5f7c <__aeabi_dmul>
    3eb2:	0002      	movs	r2, r0
    3eb4:	000b      	movs	r3, r1
    3eb6:	0020      	movs	r0, r4
    3eb8:	0029      	movs	r1, r5
    3eba:	f001 f91b 	bl	50f4 <__aeabi_dadd>
    3ebe:	e7b8      	b.n	3e32 <__ieee754_log10+0x46>
    3ec0:	2200      	movs	r2, #0
    3ec2:	2300      	movs	r3, #0
    3ec4:	2000      	movs	r0, #0
    3ec6:	4911      	ldr	r1, [pc, #68]	; (3f0c <__ieee754_log10+0x120>)
    3ec8:	f001 fc24 	bl	5714 <__aeabi_ddiv>
    3ecc:	e7b1      	b.n	3e32 <__ieee754_log10+0x46>
    3ece:	0002      	movs	r2, r0
    3ed0:	000b      	movs	r3, r1
    3ed2:	f002 fad3 	bl	647c <__aeabi_dsub>
    3ed6:	2200      	movs	r2, #0
    3ed8:	2300      	movs	r3, #0
    3eda:	f001 fc1b 	bl	5714 <__aeabi_ddiv>
    3ede:	e7a8      	b.n	3e32 <__ieee754_log10+0x46>
    3ee0:	000fffff 	.word	0x000fffff
    3ee4:	43500000 	.word	0x43500000
    3ee8:	7fefffff 	.word	0x7fefffff
    3eec:	fffffc01 	.word	0xfffffc01
    3ef0:	000003ff 	.word	0x000003ff
    3ef4:	11f12b36 	.word	0x11f12b36
    3ef8:	3d59fef3 	.word	0x3d59fef3
    3efc:	1526e50e 	.word	0x1526e50e
    3f00:	3fdbcb7b 	.word	0x3fdbcb7b
    3f04:	509f6000 	.word	0x509f6000
    3f08:	3fd34413 	.word	0x3fd34413
    3f0c:	c3500000 	.word	0xc3500000

00003f10 <__ieee754_pow>:
    3f10:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f12:	4657      	mov	r7, sl
    3f14:	464e      	mov	r6, r9
    3f16:	4645      	mov	r5, r8
    3f18:	46de      	mov	lr, fp
    3f1a:	001c      	movs	r4, r3
    3f1c:	0013      	movs	r3, r2
    3f1e:	b5e0      	push	{r5, r6, r7, lr}
    3f20:	0065      	lsls	r5, r4, #1
    3f22:	b091      	sub	sp, #68	; 0x44
    3f24:	086d      	lsrs	r5, r5, #1
    3f26:	9300      	str	r3, [sp, #0]
    3f28:	9401      	str	r4, [sp, #4]
    3f2a:	0007      	movs	r7, r0
    3f2c:	000e      	movs	r6, r1
    3f2e:	4680      	mov	r8, r0
    3f30:	4689      	mov	r9, r1
    3f32:	46a2      	mov	sl, r4
    3f34:	432b      	orrs	r3, r5
    3f36:	d031      	beq.n	3f9c <__ieee754_pow+0x8c>
    3f38:	4b67      	ldr	r3, [pc, #412]	; (40d8 <__ieee754_pow+0x1c8>)
    3f3a:	0074      	lsls	r4, r6, #1
    3f3c:	0864      	lsrs	r4, r4, #1
    3f3e:	429c      	cmp	r4, r3
    3f40:	dc27      	bgt.n	3f92 <__ieee754_pow+0x82>
    3f42:	d024      	beq.n	3f8e <__ieee754_pow+0x7e>
    3f44:	429d      	cmp	r5, r3
    3f46:	dc24      	bgt.n	3f92 <__ieee754_pow+0x82>
    3f48:	4b63      	ldr	r3, [pc, #396]	; (40d8 <__ieee754_pow+0x1c8>)
    3f4a:	429d      	cmp	r5, r3
    3f4c:	d100      	bne.n	3f50 <__ieee754_pow+0x40>
    3f4e:	e081      	b.n	4054 <__ieee754_pow+0x144>
    3f50:	2300      	movs	r3, #0
    3f52:	469b      	mov	fp, r3
    3f54:	464b      	mov	r3, r9
    3f56:	2b00      	cmp	r3, #0
    3f58:	da00      	bge.n	3f5c <__ieee754_pow+0x4c>
    3f5a:	e07f      	b.n	405c <__ieee754_pow+0x14c>
    3f5c:	2a00      	cmp	r2, #0
    3f5e:	d12c      	bne.n	3fba <__ieee754_pow+0xaa>
    3f60:	4b5d      	ldr	r3, [pc, #372]	; (40d8 <__ieee754_pow+0x1c8>)
    3f62:	429d      	cmp	r5, r3
    3f64:	d100      	bne.n	3f68 <__ieee754_pow+0x58>
    3f66:	e097      	b.n	4098 <__ieee754_pow+0x188>
    3f68:	4b5c      	ldr	r3, [pc, #368]	; (40dc <__ieee754_pow+0x1cc>)
    3f6a:	429d      	cmp	r5, r3
    3f6c:	d066      	beq.n	403c <__ieee754_pow+0x12c>
    3f6e:	2380      	movs	r3, #128	; 0x80
    3f70:	05db      	lsls	r3, r3, #23
    3f72:	459a      	cmp	sl, r3
    3f74:	d100      	bne.n	3f78 <__ieee754_pow+0x68>
    3f76:	e3b9      	b.n	46ec <__ieee754_pow+0x7dc>
    3f78:	4b59      	ldr	r3, [pc, #356]	; (40e0 <__ieee754_pow+0x1d0>)
    3f7a:	459a      	cmp	sl, r3
    3f7c:	d11d      	bne.n	3fba <__ieee754_pow+0xaa>
    3f7e:	464b      	mov	r3, r9
    3f80:	2b00      	cmp	r3, #0
    3f82:	db1a      	blt.n	3fba <__ieee754_pow+0xaa>
    3f84:	0038      	movs	r0, r7
    3f86:	0031      	movs	r1, r6
    3f88:	f000 fcf8 	bl	497c <__ieee754_sqrt>
    3f8c:	e008      	b.n	3fa0 <__ieee754_pow+0x90>
    3f8e:	2800      	cmp	r0, #0
    3f90:	d00d      	beq.n	3fae <__ieee754_pow+0x9e>
    3f92:	4b54      	ldr	r3, [pc, #336]	; (40e4 <__ieee754_pow+0x1d4>)
    3f94:	469c      	mov	ip, r3
    3f96:	4464      	add	r4, ip
    3f98:	4327      	orrs	r7, r4
    3f9a:	d10a      	bne.n	3fb2 <__ieee754_pow+0xa2>
    3f9c:	2000      	movs	r0, #0
    3f9e:	494f      	ldr	r1, [pc, #316]	; (40dc <__ieee754_pow+0x1cc>)
    3fa0:	b011      	add	sp, #68	; 0x44
    3fa2:	bc3c      	pop	{r2, r3, r4, r5}
    3fa4:	4690      	mov	r8, r2
    3fa6:	4699      	mov	r9, r3
    3fa8:	46a2      	mov	sl, r4
    3faa:	46ab      	mov	fp, r5
    3fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fae:	42a5      	cmp	r5, r4
    3fb0:	ddca      	ble.n	3f48 <__ieee754_pow+0x38>
    3fb2:	484d      	ldr	r0, [pc, #308]	; (40e8 <__ieee754_pow+0x1d8>)
    3fb4:	f000 fdd2 	bl	4b5c <nan>
    3fb8:	e7f2      	b.n	3fa0 <__ieee754_pow+0x90>
    3fba:	0038      	movs	r0, r7
    3fbc:	0031      	movs	r1, r6
    3fbe:	f000 fdbd 	bl	4b3c <fabs>
    3fc2:	4643      	mov	r3, r8
    3fc4:	2b00      	cmp	r3, #0
    3fc6:	d11d      	bne.n	4004 <__ieee754_pow+0xf4>
    3fc8:	2c00      	cmp	r4, #0
    3fca:	d004      	beq.n	3fd6 <__ieee754_pow+0xc6>
    3fcc:	4a43      	ldr	r2, [pc, #268]	; (40dc <__ieee754_pow+0x1cc>)
    3fce:	00b3      	lsls	r3, r6, #2
    3fd0:	089b      	lsrs	r3, r3, #2
    3fd2:	4293      	cmp	r3, r2
    3fd4:	d116      	bne.n	4004 <__ieee754_pow+0xf4>
    3fd6:	4653      	mov	r3, sl
    3fd8:	2b00      	cmp	r3, #0
    3fda:	da00      	bge.n	3fde <__ieee754_pow+0xce>
    3fdc:	e3c5      	b.n	476a <__ieee754_pow+0x85a>
    3fde:	464b      	mov	r3, r9
    3fe0:	2b00      	cmp	r3, #0
    3fe2:	dadd      	bge.n	3fa0 <__ieee754_pow+0x90>
    3fe4:	4b3f      	ldr	r3, [pc, #252]	; (40e4 <__ieee754_pow+0x1d4>)
    3fe6:	469c      	mov	ip, r3
    3fe8:	465b      	mov	r3, fp
    3fea:	4464      	add	r4, ip
    3fec:	431c      	orrs	r4, r3
    3fee:	d101      	bne.n	3ff4 <__ieee754_pow+0xe4>
    3ff0:	f000 fc53 	bl	489a <__ieee754_pow+0x98a>
    3ff4:	465b      	mov	r3, fp
    3ff6:	2b01      	cmp	r3, #1
    3ff8:	d1d2      	bne.n	3fa0 <__ieee754_pow+0x90>
    3ffa:	2480      	movs	r4, #128	; 0x80
    3ffc:	0624      	lsls	r4, r4, #24
    3ffe:	190b      	adds	r3, r1, r4
    4000:	0019      	movs	r1, r3
    4002:	e7cd      	b.n	3fa0 <__ieee754_pow+0x90>
    4004:	0ff3      	lsrs	r3, r6, #31
    4006:	3b01      	subs	r3, #1
    4008:	4698      	mov	r8, r3
    400a:	465b      	mov	r3, fp
    400c:	4642      	mov	r2, r8
    400e:	4313      	orrs	r3, r2
    4010:	d057      	beq.n	40c2 <__ieee754_pow+0x1b2>
    4012:	4b36      	ldr	r3, [pc, #216]	; (40ec <__ieee754_pow+0x1dc>)
    4014:	429d      	cmp	r5, r3
    4016:	dd77      	ble.n	4108 <__ieee754_pow+0x1f8>
    4018:	4b35      	ldr	r3, [pc, #212]	; (40f0 <__ieee754_pow+0x1e0>)
    401a:	429d      	cmp	r5, r3
    401c:	dc00      	bgt.n	4020 <__ieee754_pow+0x110>
    401e:	e3b1      	b.n	4784 <__ieee754_pow+0x874>
    4020:	4b34      	ldr	r3, [pc, #208]	; (40f4 <__ieee754_pow+0x1e4>)
    4022:	429c      	cmp	r4, r3
    4024:	dc00      	bgt.n	4028 <__ieee754_pow+0x118>
    4026:	e3a8      	b.n	477a <__ieee754_pow+0x86a>
    4028:	4653      	mov	r3, sl
    402a:	2b00      	cmp	r3, #0
    402c:	dd43      	ble.n	40b6 <__ieee754_pow+0x1a6>
    402e:	4a32      	ldr	r2, [pc, #200]	; (40f8 <__ieee754_pow+0x1e8>)
    4030:	4b32      	ldr	r3, [pc, #200]	; (40fc <__ieee754_pow+0x1ec>)
    4032:	0010      	movs	r0, r2
    4034:	0019      	movs	r1, r3
    4036:	f001 ffa1 	bl	5f7c <__aeabi_dmul>
    403a:	e7b1      	b.n	3fa0 <__ieee754_pow+0x90>
    403c:	4653      	mov	r3, sl
    403e:	0038      	movs	r0, r7
    4040:	0031      	movs	r1, r6
    4042:	2b00      	cmp	r3, #0
    4044:	daac      	bge.n	3fa0 <__ieee754_pow+0x90>
    4046:	003a      	movs	r2, r7
    4048:	0033      	movs	r3, r6
    404a:	2000      	movs	r0, #0
    404c:	4923      	ldr	r1, [pc, #140]	; (40dc <__ieee754_pow+0x1cc>)
    404e:	f001 fb61 	bl	5714 <__aeabi_ddiv>
    4052:	e7a5      	b.n	3fa0 <__ieee754_pow+0x90>
    4054:	2a00      	cmp	r2, #0
    4056:	d100      	bne.n	405a <__ieee754_pow+0x14a>
    4058:	e77a      	b.n	3f50 <__ieee754_pow+0x40>
    405a:	e79a      	b.n	3f92 <__ieee754_pow+0x82>
    405c:	4b28      	ldr	r3, [pc, #160]	; (4100 <__ieee754_pow+0x1f0>)
    405e:	429d      	cmp	r5, r3
    4060:	dc2c      	bgt.n	40bc <__ieee754_pow+0x1ac>
    4062:	4b24      	ldr	r3, [pc, #144]	; (40f4 <__ieee754_pow+0x1e4>)
    4064:	429d      	cmp	r5, r3
    4066:	dc00      	bgt.n	406a <__ieee754_pow+0x15a>
    4068:	e778      	b.n	3f5c <__ieee754_pow+0x4c>
    406a:	4926      	ldr	r1, [pc, #152]	; (4104 <__ieee754_pow+0x1f4>)
    406c:	152b      	asrs	r3, r5, #20
    406e:	468c      	mov	ip, r1
    4070:	4463      	add	r3, ip
    4072:	2b14      	cmp	r3, #20
    4074:	dc01      	bgt.n	407a <__ieee754_pow+0x16a>
    4076:	f000 fbf3 	bl	4860 <__ieee754_pow+0x950>
    407a:	2134      	movs	r1, #52	; 0x34
    407c:	1acb      	subs	r3, r1, r3
    407e:	9900      	ldr	r1, [sp, #0]
    4080:	40d9      	lsrs	r1, r3
    4082:	0008      	movs	r0, r1
    4084:	4098      	lsls	r0, r3
    4086:	4282      	cmp	r2, r0
    4088:	d000      	beq.n	408c <__ieee754_pow+0x17c>
    408a:	e767      	b.n	3f5c <__ieee754_pow+0x4c>
    408c:	2301      	movs	r3, #1
    408e:	4019      	ands	r1, r3
    4090:	3301      	adds	r3, #1
    4092:	1a5b      	subs	r3, r3, r1
    4094:	469b      	mov	fp, r3
    4096:	e761      	b.n	3f5c <__ieee754_pow+0x4c>
    4098:	4b12      	ldr	r3, [pc, #72]	; (40e4 <__ieee754_pow+0x1d4>)
    409a:	18e3      	adds	r3, r4, r3
    409c:	431f      	orrs	r7, r3
    409e:	d100      	bne.n	40a2 <__ieee754_pow+0x192>
    40a0:	e77c      	b.n	3f9c <__ieee754_pow+0x8c>
    40a2:	4b14      	ldr	r3, [pc, #80]	; (40f4 <__ieee754_pow+0x1e4>)
    40a4:	429c      	cmp	r4, r3
    40a6:	dc00      	bgt.n	40aa <__ieee754_pow+0x19a>
    40a8:	e327      	b.n	46fa <__ieee754_pow+0x7ea>
    40aa:	9800      	ldr	r0, [sp, #0]
    40ac:	9901      	ldr	r1, [sp, #4]
    40ae:	4653      	mov	r3, sl
    40b0:	2b00      	cmp	r3, #0
    40b2:	db00      	blt.n	40b6 <__ieee754_pow+0x1a6>
    40b4:	e774      	b.n	3fa0 <__ieee754_pow+0x90>
    40b6:	2000      	movs	r0, #0
    40b8:	2100      	movs	r1, #0
    40ba:	e771      	b.n	3fa0 <__ieee754_pow+0x90>
    40bc:	2302      	movs	r3, #2
    40be:	469b      	mov	fp, r3
    40c0:	e74c      	b.n	3f5c <__ieee754_pow+0x4c>
    40c2:	003a      	movs	r2, r7
    40c4:	0033      	movs	r3, r6
    40c6:	0038      	movs	r0, r7
    40c8:	0031      	movs	r1, r6
    40ca:	f002 f9d7 	bl	647c <__aeabi_dsub>
    40ce:	0002      	movs	r2, r0
    40d0:	000b      	movs	r3, r1
    40d2:	f001 fb1f 	bl	5714 <__aeabi_ddiv>
    40d6:	e763      	b.n	3fa0 <__ieee754_pow+0x90>
    40d8:	7ff00000 	.word	0x7ff00000
    40dc:	3ff00000 	.word	0x3ff00000
    40e0:	3fe00000 	.word	0x3fe00000
    40e4:	c0100000 	.word	0xc0100000
    40e8:	00006ce0 	.word	0x00006ce0
    40ec:	41e00000 	.word	0x41e00000
    40f0:	43f00000 	.word	0x43f00000
    40f4:	3fefffff 	.word	0x3fefffff
    40f8:	8800759c 	.word	0x8800759c
    40fc:	7e37e43c 	.word	0x7e37e43c
    4100:	433fffff 	.word	0x433fffff
    4104:	fffffc01 	.word	0xfffffc01
    4108:	4be9      	ldr	r3, [pc, #932]	; (44b0 <__ieee754_pow+0x5a0>)
    410a:	2200      	movs	r2, #0
    410c:	429c      	cmp	r4, r3
    410e:	dc06      	bgt.n	411e <__ieee754_pow+0x20e>
    4110:	2200      	movs	r2, #0
    4112:	4be8      	ldr	r3, [pc, #928]	; (44b4 <__ieee754_pow+0x5a4>)
    4114:	f001 ff32 	bl	5f7c <__aeabi_dmul>
    4118:	2235      	movs	r2, #53	; 0x35
    411a:	000c      	movs	r4, r1
    411c:	4252      	negs	r2, r2
    411e:	4de6      	ldr	r5, [pc, #920]	; (44b8 <__ieee754_pow+0x5a8>)
    4120:	1523      	asrs	r3, r4, #20
    4122:	46ac      	mov	ip, r5
    4124:	4463      	add	r3, ip
    4126:	4699      	mov	r9, r3
    4128:	0324      	lsls	r4, r4, #12
    412a:	4de4      	ldr	r5, [pc, #912]	; (44bc <__ieee754_pow+0x5ac>)
    412c:	4be4      	ldr	r3, [pc, #912]	; (44c0 <__ieee754_pow+0x5b0>)
    412e:	0b24      	lsrs	r4, r4, #12
    4130:	4491      	add	r9, r2
    4132:	4325      	orrs	r5, r4
    4134:	429c      	cmp	r4, r3
    4136:	dd09      	ble.n	414c <__ieee754_pow+0x23c>
    4138:	4be2      	ldr	r3, [pc, #904]	; (44c4 <__ieee754_pow+0x5b4>)
    413a:	429c      	cmp	r4, r3
    413c:	dc00      	bgt.n	4140 <__ieee754_pow+0x230>
    413e:	e3b6      	b.n	48ae <__ieee754_pow+0x99e>
    4140:	2301      	movs	r3, #1
    4142:	469c      	mov	ip, r3
    4144:	4be0      	ldr	r3, [pc, #896]	; (44c8 <__ieee754_pow+0x5b8>)
    4146:	44e1      	add	r9, ip
    4148:	469c      	mov	ip, r3
    414a:	4465      	add	r5, ip
    414c:	2300      	movs	r3, #0
    414e:	2400      	movs	r4, #0
    4150:	2200      	movs	r2, #0
    4152:	9308      	str	r3, [sp, #32]
    4154:	9409      	str	r4, [sp, #36]	; 0x24
    4156:	930c      	str	r3, [sp, #48]	; 0x30
    4158:	940d      	str	r4, [sp, #52]	; 0x34
    415a:	2400      	movs	r4, #0
    415c:	4bd7      	ldr	r3, [pc, #860]	; (44bc <__ieee754_pow+0x5ac>)
    415e:	9206      	str	r2, [sp, #24]
    4160:	9307      	str	r3, [sp, #28]
    4162:	9a06      	ldr	r2, [sp, #24]
    4164:	9b07      	ldr	r3, [sp, #28]
    4166:	0029      	movs	r1, r5
    4168:	900a      	str	r0, [sp, #40]	; 0x28
    416a:	910b      	str	r1, [sp, #44]	; 0x2c
    416c:	f002 f986 	bl	647c <__aeabi_dsub>
    4170:	9a06      	ldr	r2, [sp, #24]
    4172:	9b07      	ldr	r3, [sp, #28]
    4174:	0006      	movs	r6, r0
    4176:	000f      	movs	r7, r1
    4178:	980a      	ldr	r0, [sp, #40]	; 0x28
    417a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    417c:	f000 ffba 	bl	50f4 <__aeabi_dadd>
    4180:	0002      	movs	r2, r0
    4182:	000b      	movs	r3, r1
    4184:	2000      	movs	r0, #0
    4186:	49cd      	ldr	r1, [pc, #820]	; (44bc <__ieee754_pow+0x5ac>)
    4188:	f001 fac4 	bl	5714 <__aeabi_ddiv>
    418c:	000a      	movs	r2, r1
    418e:	0001      	movs	r1, r0
    4190:	0013      	movs	r3, r2
    4192:	910e      	str	r1, [sp, #56]	; 0x38
    4194:	920f      	str	r2, [sp, #60]	; 0x3c
    4196:	0002      	movs	r2, r0
    4198:	0039      	movs	r1, r7
    419a:	0030      	movs	r0, r6
    419c:	f001 feee 	bl	5f7c <__aeabi_dmul>
    41a0:	000a      	movs	r2, r1
    41a2:	0001      	movs	r1, r0
    41a4:	2080      	movs	r0, #128	; 0x80
    41a6:	9104      	str	r1, [sp, #16]
    41a8:	9205      	str	r2, [sp, #20]
    41aa:	0013      	movs	r3, r2
    41ac:	2200      	movs	r2, #0
    41ae:	1069      	asrs	r1, r5, #1
    41b0:	2580      	movs	r5, #128	; 0x80
    41b2:	0300      	lsls	r0, r0, #12
    41b4:	4684      	mov	ip, r0
    41b6:	9202      	str	r2, [sp, #8]
    41b8:	9303      	str	r3, [sp, #12]
    41ba:	2200      	movs	r2, #0
    41bc:	05ad      	lsls	r5, r5, #22
    41be:	430d      	orrs	r5, r1
    41c0:	4465      	add	r5, ip
    41c2:	192b      	adds	r3, r5, r4
    41c4:	9802      	ldr	r0, [sp, #8]
    41c6:	9903      	ldr	r1, [sp, #12]
    41c8:	0014      	movs	r4, r2
    41ca:	001d      	movs	r5, r3
    41cc:	f001 fed6 	bl	5f7c <__aeabi_dmul>
    41d0:	0002      	movs	r2, r0
    41d2:	000b      	movs	r3, r1
    41d4:	0030      	movs	r0, r6
    41d6:	0039      	movs	r1, r7
    41d8:	f002 f950 	bl	647c <__aeabi_dsub>
    41dc:	9a06      	ldr	r2, [sp, #24]
    41de:	9b07      	ldr	r3, [sp, #28]
    41e0:	0006      	movs	r6, r0
    41e2:	000f      	movs	r7, r1
    41e4:	0020      	movs	r0, r4
    41e6:	0029      	movs	r1, r5
    41e8:	f002 f948 	bl	647c <__aeabi_dsub>
    41ec:	0002      	movs	r2, r0
    41ee:	000b      	movs	r3, r1
    41f0:	980a      	ldr	r0, [sp, #40]	; 0x28
    41f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    41f4:	f002 f942 	bl	647c <__aeabi_dsub>
    41f8:	9a02      	ldr	r2, [sp, #8]
    41fa:	9b03      	ldr	r3, [sp, #12]
    41fc:	f001 febe 	bl	5f7c <__aeabi_dmul>
    4200:	0002      	movs	r2, r0
    4202:	000b      	movs	r3, r1
    4204:	0030      	movs	r0, r6
    4206:	0039      	movs	r1, r7
    4208:	f002 f938 	bl	647c <__aeabi_dsub>
    420c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    420e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4210:	f001 feb4 	bl	5f7c <__aeabi_dmul>
    4214:	9d04      	ldr	r5, [sp, #16]
    4216:	9e05      	ldr	r6, [sp, #20]
    4218:	9006      	str	r0, [sp, #24]
    421a:	9107      	str	r1, [sp, #28]
    421c:	002a      	movs	r2, r5
    421e:	0033      	movs	r3, r6
    4220:	0028      	movs	r0, r5
    4222:	0031      	movs	r1, r6
    4224:	f001 feaa 	bl	5f7c <__aeabi_dmul>
    4228:	0006      	movs	r6, r0
    422a:	000f      	movs	r7, r1
    422c:	4aa7      	ldr	r2, [pc, #668]	; (44cc <__ieee754_pow+0x5bc>)
    422e:	4ba8      	ldr	r3, [pc, #672]	; (44d0 <__ieee754_pow+0x5c0>)
    4230:	f001 fea4 	bl	5f7c <__aeabi_dmul>
    4234:	4aa7      	ldr	r2, [pc, #668]	; (44d4 <__ieee754_pow+0x5c4>)
    4236:	4ba8      	ldr	r3, [pc, #672]	; (44d8 <__ieee754_pow+0x5c8>)
    4238:	f000 ff5c 	bl	50f4 <__aeabi_dadd>
    423c:	0032      	movs	r2, r6
    423e:	003b      	movs	r3, r7
    4240:	f001 fe9c 	bl	5f7c <__aeabi_dmul>
    4244:	4aa5      	ldr	r2, [pc, #660]	; (44dc <__ieee754_pow+0x5cc>)
    4246:	4ba6      	ldr	r3, [pc, #664]	; (44e0 <__ieee754_pow+0x5d0>)
    4248:	f000 ff54 	bl	50f4 <__aeabi_dadd>
    424c:	0032      	movs	r2, r6
    424e:	003b      	movs	r3, r7
    4250:	f001 fe94 	bl	5f7c <__aeabi_dmul>
    4254:	4aa3      	ldr	r2, [pc, #652]	; (44e4 <__ieee754_pow+0x5d4>)
    4256:	4ba4      	ldr	r3, [pc, #656]	; (44e8 <__ieee754_pow+0x5d8>)
    4258:	f000 ff4c 	bl	50f4 <__aeabi_dadd>
    425c:	0032      	movs	r2, r6
    425e:	003b      	movs	r3, r7
    4260:	f001 fe8c 	bl	5f7c <__aeabi_dmul>
    4264:	4aa1      	ldr	r2, [pc, #644]	; (44ec <__ieee754_pow+0x5dc>)
    4266:	4ba2      	ldr	r3, [pc, #648]	; (44f0 <__ieee754_pow+0x5e0>)
    4268:	f000 ff44 	bl	50f4 <__aeabi_dadd>
    426c:	0032      	movs	r2, r6
    426e:	003b      	movs	r3, r7
    4270:	f001 fe84 	bl	5f7c <__aeabi_dmul>
    4274:	4a9f      	ldr	r2, [pc, #636]	; (44f4 <__ieee754_pow+0x5e4>)
    4276:	4ba0      	ldr	r3, [pc, #640]	; (44f8 <__ieee754_pow+0x5e8>)
    4278:	f000 ff3c 	bl	50f4 <__aeabi_dadd>
    427c:	0032      	movs	r2, r6
    427e:	0004      	movs	r4, r0
    4280:	000d      	movs	r5, r1
    4282:	003b      	movs	r3, r7
    4284:	0030      	movs	r0, r6
    4286:	0039      	movs	r1, r7
    4288:	f001 fe78 	bl	5f7c <__aeabi_dmul>
    428c:	0002      	movs	r2, r0
    428e:	000b      	movs	r3, r1
    4290:	0020      	movs	r0, r4
    4292:	0029      	movs	r1, r5
    4294:	f001 fe72 	bl	5f7c <__aeabi_dmul>
    4298:	9e02      	ldr	r6, [sp, #8]
    429a:	9f03      	ldr	r7, [sp, #12]
    429c:	0004      	movs	r4, r0
    429e:	000d      	movs	r5, r1
    42a0:	9804      	ldr	r0, [sp, #16]
    42a2:	9905      	ldr	r1, [sp, #20]
    42a4:	0032      	movs	r2, r6
    42a6:	003b      	movs	r3, r7
    42a8:	f000 ff24 	bl	50f4 <__aeabi_dadd>
    42ac:	9a06      	ldr	r2, [sp, #24]
    42ae:	9b07      	ldr	r3, [sp, #28]
    42b0:	f001 fe64 	bl	5f7c <__aeabi_dmul>
    42b4:	0022      	movs	r2, r4
    42b6:	002b      	movs	r3, r5
    42b8:	f000 ff1c 	bl	50f4 <__aeabi_dadd>
    42bc:	0032      	movs	r2, r6
    42be:	900a      	str	r0, [sp, #40]	; 0x28
    42c0:	910b      	str	r1, [sp, #44]	; 0x2c
    42c2:	003b      	movs	r3, r7
    42c4:	0030      	movs	r0, r6
    42c6:	0039      	movs	r1, r7
    42c8:	9602      	str	r6, [sp, #8]
    42ca:	9703      	str	r7, [sp, #12]
    42cc:	f001 fe56 	bl	5f7c <__aeabi_dmul>
    42d0:	2200      	movs	r2, #0
    42d2:	4b8a      	ldr	r3, [pc, #552]	; (44fc <__ieee754_pow+0x5ec>)
    42d4:	0004      	movs	r4, r0
    42d6:	000d      	movs	r5, r1
    42d8:	f000 ff0c 	bl	50f4 <__aeabi_dadd>
    42dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    42de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    42e0:	f000 ff08 	bl	50f4 <__aeabi_dadd>
    42e4:	2600      	movs	r6, #0
    42e6:	000f      	movs	r7, r1
    42e8:	0032      	movs	r2, r6
    42ea:	000b      	movs	r3, r1
    42ec:	9802      	ldr	r0, [sp, #8]
    42ee:	9903      	ldr	r1, [sp, #12]
    42f0:	f001 fe44 	bl	5f7c <__aeabi_dmul>
    42f4:	2200      	movs	r2, #0
    42f6:	9002      	str	r0, [sp, #8]
    42f8:	9103      	str	r1, [sp, #12]
    42fa:	4b80      	ldr	r3, [pc, #512]	; (44fc <__ieee754_pow+0x5ec>)
    42fc:	0030      	movs	r0, r6
    42fe:	0039      	movs	r1, r7
    4300:	f002 f8bc 	bl	647c <__aeabi_dsub>
    4304:	0022      	movs	r2, r4
    4306:	002b      	movs	r3, r5
    4308:	f002 f8b8 	bl	647c <__aeabi_dsub>
    430c:	0002      	movs	r2, r0
    430e:	000b      	movs	r3, r1
    4310:	980a      	ldr	r0, [sp, #40]	; 0x28
    4312:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4314:	f002 f8b2 	bl	647c <__aeabi_dsub>
    4318:	9a04      	ldr	r2, [sp, #16]
    431a:	9b05      	ldr	r3, [sp, #20]
    431c:	f001 fe2e 	bl	5f7c <__aeabi_dmul>
    4320:	0032      	movs	r2, r6
    4322:	0004      	movs	r4, r0
    4324:	000d      	movs	r5, r1
    4326:	9806      	ldr	r0, [sp, #24]
    4328:	9907      	ldr	r1, [sp, #28]
    432a:	003b      	movs	r3, r7
    432c:	f001 fe26 	bl	5f7c <__aeabi_dmul>
    4330:	0002      	movs	r2, r0
    4332:	000b      	movs	r3, r1
    4334:	0020      	movs	r0, r4
    4336:	0029      	movs	r1, r5
    4338:	f000 fedc 	bl	50f4 <__aeabi_dadd>
    433c:	0004      	movs	r4, r0
    433e:	000d      	movs	r5, r1
    4340:	0002      	movs	r2, r0
    4342:	000b      	movs	r3, r1
    4344:	9802      	ldr	r0, [sp, #8]
    4346:	9903      	ldr	r1, [sp, #12]
    4348:	f000 fed4 	bl	50f4 <__aeabi_dadd>
    434c:	2600      	movs	r6, #0
    434e:	22e0      	movs	r2, #224	; 0xe0
    4350:	4b6b      	ldr	r3, [pc, #428]	; (4500 <__ieee754_pow+0x5f0>)
    4352:	0612      	lsls	r2, r2, #24
    4354:	0030      	movs	r0, r6
    4356:	000f      	movs	r7, r1
    4358:	f001 fe10 	bl	5f7c <__aeabi_dmul>
    435c:	9a02      	ldr	r2, [sp, #8]
    435e:	9b03      	ldr	r3, [sp, #12]
    4360:	9004      	str	r0, [sp, #16]
    4362:	9105      	str	r1, [sp, #20]
    4364:	0030      	movs	r0, r6
    4366:	0039      	movs	r1, r7
    4368:	f002 f888 	bl	647c <__aeabi_dsub>
    436c:	0002      	movs	r2, r0
    436e:	000b      	movs	r3, r1
    4370:	0020      	movs	r0, r4
    4372:	0029      	movs	r1, r5
    4374:	f002 f882 	bl	647c <__aeabi_dsub>
    4378:	4a62      	ldr	r2, [pc, #392]	; (4504 <__ieee754_pow+0x5f4>)
    437a:	4b61      	ldr	r3, [pc, #388]	; (4500 <__ieee754_pow+0x5f0>)
    437c:	f001 fdfe 	bl	5f7c <__aeabi_dmul>
    4380:	4a61      	ldr	r2, [pc, #388]	; (4508 <__ieee754_pow+0x5f8>)
    4382:	0004      	movs	r4, r0
    4384:	000d      	movs	r5, r1
    4386:	4b61      	ldr	r3, [pc, #388]	; (450c <__ieee754_pow+0x5fc>)
    4388:	0030      	movs	r0, r6
    438a:	0039      	movs	r1, r7
    438c:	f001 fdf6 	bl	5f7c <__aeabi_dmul>
    4390:	0002      	movs	r2, r0
    4392:	000b      	movs	r3, r1
    4394:	0020      	movs	r0, r4
    4396:	0029      	movs	r1, r5
    4398:	f000 feac 	bl	50f4 <__aeabi_dadd>
    439c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    439e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    43a0:	f000 fea8 	bl	50f4 <__aeabi_dadd>
    43a4:	0006      	movs	r6, r0
    43a6:	4648      	mov	r0, r9
    43a8:	000f      	movs	r7, r1
    43aa:	f002 fb9d 	bl	6ae8 <__aeabi_i2d>
    43ae:	0004      	movs	r4, r0
    43b0:	000d      	movs	r5, r1
    43b2:	9804      	ldr	r0, [sp, #16]
    43b4:	9905      	ldr	r1, [sp, #20]
    43b6:	0032      	movs	r2, r6
    43b8:	003b      	movs	r3, r7
    43ba:	f000 fe9b 	bl	50f4 <__aeabi_dadd>
    43be:	9a08      	ldr	r2, [sp, #32]
    43c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    43c2:	f000 fe97 	bl	50f4 <__aeabi_dadd>
    43c6:	0022      	movs	r2, r4
    43c8:	002b      	movs	r3, r5
    43ca:	f000 fe93 	bl	50f4 <__aeabi_dadd>
    43ce:	2000      	movs	r0, #0
    43d0:	0022      	movs	r2, r4
    43d2:	002b      	movs	r3, r5
    43d4:	9002      	str	r0, [sp, #8]
    43d6:	9103      	str	r1, [sp, #12]
    43d8:	f002 f850 	bl	647c <__aeabi_dsub>
    43dc:	9a08      	ldr	r2, [sp, #32]
    43de:	9b09      	ldr	r3, [sp, #36]	; 0x24
    43e0:	f002 f84c 	bl	647c <__aeabi_dsub>
    43e4:	9a04      	ldr	r2, [sp, #16]
    43e6:	9b05      	ldr	r3, [sp, #20]
    43e8:	f002 f848 	bl	647c <__aeabi_dsub>
    43ec:	0002      	movs	r2, r0
    43ee:	000b      	movs	r3, r1
    43f0:	0030      	movs	r0, r6
    43f2:	0039      	movs	r1, r7
    43f4:	f002 f842 	bl	647c <__aeabi_dsub>
    43f8:	9004      	str	r0, [sp, #16]
    43fa:	9105      	str	r1, [sp, #20]
    43fc:	465b      	mov	r3, fp
    43fe:	4642      	mov	r2, r8
    4400:	3b01      	subs	r3, #1
    4402:	4313      	orrs	r3, r2
    4404:	d100      	bne.n	4408 <__ieee754_pow+0x4f8>
    4406:	e1ab      	b.n	4760 <__ieee754_pow+0x850>
    4408:	2300      	movs	r3, #0
    440a:	4c2c      	ldr	r4, [pc, #176]	; (44bc <__ieee754_pow+0x5ac>)
    440c:	9306      	str	r3, [sp, #24]
    440e:	9407      	str	r4, [sp, #28]
    4410:	9800      	ldr	r0, [sp, #0]
    4412:	9901      	ldr	r1, [sp, #4]
    4414:	2600      	movs	r6, #0
    4416:	000b      	movs	r3, r1
    4418:	0032      	movs	r2, r6
    441a:	000f      	movs	r7, r1
    441c:	f002 f82e 	bl	647c <__aeabi_dsub>
    4420:	9a02      	ldr	r2, [sp, #8]
    4422:	9b03      	ldr	r3, [sp, #12]
    4424:	f001 fdaa 	bl	5f7c <__aeabi_dmul>
    4428:	9a00      	ldr	r2, [sp, #0]
    442a:	9b01      	ldr	r3, [sp, #4]
    442c:	0004      	movs	r4, r0
    442e:	000d      	movs	r5, r1
    4430:	9804      	ldr	r0, [sp, #16]
    4432:	9905      	ldr	r1, [sp, #20]
    4434:	f001 fda2 	bl	5f7c <__aeabi_dmul>
    4438:	0002      	movs	r2, r0
    443a:	000b      	movs	r3, r1
    443c:	0020      	movs	r0, r4
    443e:	0029      	movs	r1, r5
    4440:	f000 fe58 	bl	50f4 <__aeabi_dadd>
    4444:	0004      	movs	r4, r0
    4446:	000d      	movs	r5, r1
    4448:	9802      	ldr	r0, [sp, #8]
    444a:	9903      	ldr	r1, [sp, #12]
    444c:	0032      	movs	r2, r6
    444e:	003b      	movs	r3, r7
    4450:	9400      	str	r4, [sp, #0]
    4452:	9501      	str	r5, [sp, #4]
    4454:	f001 fd92 	bl	5f7c <__aeabi_dmul>
    4458:	0002      	movs	r2, r0
    445a:	000b      	movs	r3, r1
    445c:	0006      	movs	r6, r0
    445e:	000f      	movs	r7, r1
    4460:	0020      	movs	r0, r4
    4462:	0029      	movs	r1, r5
    4464:	f000 fe46 	bl	50f4 <__aeabi_dadd>
    4468:	4b29      	ldr	r3, [pc, #164]	; (4510 <__ieee754_pow+0x600>)
    446a:	0004      	movs	r4, r0
    446c:	000d      	movs	r5, r1
    446e:	0002      	movs	r2, r0
    4470:	468b      	mov	fp, r1
    4472:	4299      	cmp	r1, r3
    4474:	dc00      	bgt.n	4478 <__ieee754_pow+0x568>
    4476:	e14f      	b.n	4718 <__ieee754_pow+0x808>
    4478:	4b26      	ldr	r3, [pc, #152]	; (4514 <__ieee754_pow+0x604>)
    447a:	18cb      	adds	r3, r1, r3
    447c:	4303      	orrs	r3, r0
    447e:	d000      	beq.n	4482 <__ieee754_pow+0x572>
    4480:	e1e2      	b.n	4848 <__ieee754_pow+0x938>
    4482:	9800      	ldr	r0, [sp, #0]
    4484:	9901      	ldr	r1, [sp, #4]
    4486:	4a24      	ldr	r2, [pc, #144]	; (4518 <__ieee754_pow+0x608>)
    4488:	4b24      	ldr	r3, [pc, #144]	; (451c <__ieee754_pow+0x60c>)
    448a:	f000 fe33 	bl	50f4 <__aeabi_dadd>
    448e:	0032      	movs	r2, r6
    4490:	9002      	str	r0, [sp, #8]
    4492:	9103      	str	r1, [sp, #12]
    4494:	003b      	movs	r3, r7
    4496:	0020      	movs	r0, r4
    4498:	0029      	movs	r1, r5
    449a:	f001 ffef 	bl	647c <__aeabi_dsub>
    449e:	0002      	movs	r2, r0
    44a0:	000b      	movs	r3, r1
    44a2:	9802      	ldr	r0, [sp, #8]
    44a4:	9903      	ldr	r1, [sp, #12]
    44a6:	f000 fe11 	bl	50cc <__aeabi_dcmpgt>
    44aa:	46aa      	mov	sl, r5
    44ac:	e038      	b.n	4520 <__ieee754_pow+0x610>
    44ae:	46c0      	nop			; (mov r8, r8)
    44b0:	000fffff 	.word	0x000fffff
    44b4:	43400000 	.word	0x43400000
    44b8:	fffffc01 	.word	0xfffffc01
    44bc:	3ff00000 	.word	0x3ff00000
    44c0:	0003988e 	.word	0x0003988e
    44c4:	000bb679 	.word	0x000bb679
    44c8:	fff00000 	.word	0xfff00000
    44cc:	4a454eef 	.word	0x4a454eef
    44d0:	3fca7e28 	.word	0x3fca7e28
    44d4:	93c9db65 	.word	0x93c9db65
    44d8:	3fcd864a 	.word	0x3fcd864a
    44dc:	a91d4101 	.word	0xa91d4101
    44e0:	3fd17460 	.word	0x3fd17460
    44e4:	518f264d 	.word	0x518f264d
    44e8:	3fd55555 	.word	0x3fd55555
    44ec:	db6fabff 	.word	0xdb6fabff
    44f0:	3fdb6db6 	.word	0x3fdb6db6
    44f4:	33333303 	.word	0x33333303
    44f8:	3fe33333 	.word	0x3fe33333
    44fc:	40080000 	.word	0x40080000
    4500:	3feec709 	.word	0x3feec709
    4504:	dc3a03fd 	.word	0xdc3a03fd
    4508:	145b01f5 	.word	0x145b01f5
    450c:	be3e2fe0 	.word	0xbe3e2fe0
    4510:	408fffff 	.word	0x408fffff
    4514:	bf700000 	.word	0xbf700000
    4518:	652b82fe 	.word	0x652b82fe
    451c:	3c971547 	.word	0x3c971547
    4520:	2800      	cmp	r0, #0
    4522:	d000      	beq.n	4526 <__ieee754_pow+0x616>
    4524:	e190      	b.n	4848 <__ieee754_pow+0x938>
    4526:	4aec      	ldr	r2, [pc, #944]	; (48d8 <__ieee754_pow+0x9c8>)
    4528:	4653      	mov	r3, sl
    452a:	4694      	mov	ip, r2
    452c:	2280      	movs	r2, #128	; 0x80
    452e:	0352      	lsls	r2, r2, #13
    4530:	0011      	movs	r1, r2
    4532:	151b      	asrs	r3, r3, #20
    4534:	4463      	add	r3, ip
    4536:	4119      	asrs	r1, r3
    4538:	000b      	movs	r3, r1
    453a:	4690      	mov	r8, r2
    453c:	4ae7      	ldr	r2, [pc, #924]	; (48dc <__ieee754_pow+0x9cc>)
    453e:	445b      	add	r3, fp
    4540:	4694      	mov	ip, r2
    4542:	005c      	lsls	r4, r3, #1
    4544:	0d64      	lsrs	r4, r4, #21
    4546:	4de6      	ldr	r5, [pc, #920]	; (48e0 <__ieee754_pow+0x9d0>)
    4548:	4464      	add	r4, ip
    454a:	4125      	asrs	r5, r4
    454c:	001a      	movs	r2, r3
    454e:	43aa      	bics	r2, r5
    4550:	0011      	movs	r1, r2
    4552:	4642      	mov	r2, r8
    4554:	031b      	lsls	r3, r3, #12
    4556:	0b1b      	lsrs	r3, r3, #12
    4558:	4313      	orrs	r3, r2
    455a:	2214      	movs	r2, #20
    455c:	1b14      	subs	r4, r2, r4
    455e:	4123      	asrs	r3, r4
    4560:	4699      	mov	r9, r3
    4562:	465b      	mov	r3, fp
    4564:	2000      	movs	r0, #0
    4566:	2b00      	cmp	r3, #0
    4568:	da00      	bge.n	456c <__ieee754_pow+0x65c>
    456a:	e1b0      	b.n	48ce <__ieee754_pow+0x9be>
    456c:	0002      	movs	r2, r0
    456e:	000b      	movs	r3, r1
    4570:	0030      	movs	r0, r6
    4572:	0039      	movs	r1, r7
    4574:	f001 ff82 	bl	647c <__aeabi_dsub>
    4578:	000b      	movs	r3, r1
    457a:	0002      	movs	r2, r0
    457c:	0006      	movs	r6, r0
    457e:	000f      	movs	r7, r1
    4580:	9800      	ldr	r0, [sp, #0]
    4582:	9901      	ldr	r1, [sp, #4]
    4584:	f000 fdb6 	bl	50f4 <__aeabi_dadd>
    4588:	464b      	mov	r3, r9
    458a:	051b      	lsls	r3, r3, #20
    458c:	000d      	movs	r5, r1
    458e:	4698      	mov	r8, r3
    4590:	2400      	movs	r4, #0
    4592:	2200      	movs	r2, #0
    4594:	4bd3      	ldr	r3, [pc, #844]	; (48e4 <__ieee754_pow+0x9d4>)
    4596:	0020      	movs	r0, r4
    4598:	0029      	movs	r1, r5
    459a:	f001 fcef 	bl	5f7c <__aeabi_dmul>
    459e:	0032      	movs	r2, r6
    45a0:	9002      	str	r0, [sp, #8]
    45a2:	9103      	str	r1, [sp, #12]
    45a4:	003b      	movs	r3, r7
    45a6:	0020      	movs	r0, r4
    45a8:	0029      	movs	r1, r5
    45aa:	f001 ff67 	bl	647c <__aeabi_dsub>
    45ae:	0002      	movs	r2, r0
    45b0:	000b      	movs	r3, r1
    45b2:	9800      	ldr	r0, [sp, #0]
    45b4:	9901      	ldr	r1, [sp, #4]
    45b6:	f001 ff61 	bl	647c <__aeabi_dsub>
    45ba:	4acb      	ldr	r2, [pc, #812]	; (48e8 <__ieee754_pow+0x9d8>)
    45bc:	4bcb      	ldr	r3, [pc, #812]	; (48ec <__ieee754_pow+0x9dc>)
    45be:	f001 fcdd 	bl	5f7c <__aeabi_dmul>
    45c2:	4acb      	ldr	r2, [pc, #812]	; (48f0 <__ieee754_pow+0x9e0>)
    45c4:	0006      	movs	r6, r0
    45c6:	000f      	movs	r7, r1
    45c8:	4bca      	ldr	r3, [pc, #808]	; (48f4 <__ieee754_pow+0x9e4>)
    45ca:	0020      	movs	r0, r4
    45cc:	0029      	movs	r1, r5
    45ce:	f001 fcd5 	bl	5f7c <__aeabi_dmul>
    45d2:	0002      	movs	r2, r0
    45d4:	000b      	movs	r3, r1
    45d6:	0030      	movs	r0, r6
    45d8:	0039      	movs	r1, r7
    45da:	f000 fd8b 	bl	50f4 <__aeabi_dadd>
    45de:	0004      	movs	r4, r0
    45e0:	000d      	movs	r5, r1
    45e2:	0002      	movs	r2, r0
    45e4:	000b      	movs	r3, r1
    45e6:	9802      	ldr	r0, [sp, #8]
    45e8:	9903      	ldr	r1, [sp, #12]
    45ea:	f000 fd83 	bl	50f4 <__aeabi_dadd>
    45ee:	9a02      	ldr	r2, [sp, #8]
    45f0:	9b03      	ldr	r3, [sp, #12]
    45f2:	0006      	movs	r6, r0
    45f4:	000f      	movs	r7, r1
    45f6:	f001 ff41 	bl	647c <__aeabi_dsub>
    45fa:	0002      	movs	r2, r0
    45fc:	000b      	movs	r3, r1
    45fe:	0020      	movs	r0, r4
    4600:	0029      	movs	r1, r5
    4602:	f001 ff3b 	bl	647c <__aeabi_dsub>
    4606:	0032      	movs	r2, r6
    4608:	9000      	str	r0, [sp, #0]
    460a:	9101      	str	r1, [sp, #4]
    460c:	003b      	movs	r3, r7
    460e:	0030      	movs	r0, r6
    4610:	0039      	movs	r1, r7
    4612:	f001 fcb3 	bl	5f7c <__aeabi_dmul>
    4616:	0004      	movs	r4, r0
    4618:	000d      	movs	r5, r1
    461a:	4ab7      	ldr	r2, [pc, #732]	; (48f8 <__ieee754_pow+0x9e8>)
    461c:	4bb7      	ldr	r3, [pc, #732]	; (48fc <__ieee754_pow+0x9ec>)
    461e:	f001 fcad 	bl	5f7c <__aeabi_dmul>
    4622:	4ab7      	ldr	r2, [pc, #732]	; (4900 <__ieee754_pow+0x9f0>)
    4624:	4bb7      	ldr	r3, [pc, #732]	; (4904 <__ieee754_pow+0x9f4>)
    4626:	f001 ff29 	bl	647c <__aeabi_dsub>
    462a:	0022      	movs	r2, r4
    462c:	002b      	movs	r3, r5
    462e:	f001 fca5 	bl	5f7c <__aeabi_dmul>
    4632:	4ab5      	ldr	r2, [pc, #724]	; (4908 <__ieee754_pow+0x9f8>)
    4634:	4bb5      	ldr	r3, [pc, #724]	; (490c <__ieee754_pow+0x9fc>)
    4636:	f000 fd5d 	bl	50f4 <__aeabi_dadd>
    463a:	0022      	movs	r2, r4
    463c:	002b      	movs	r3, r5
    463e:	f001 fc9d 	bl	5f7c <__aeabi_dmul>
    4642:	4ab3      	ldr	r2, [pc, #716]	; (4910 <__ieee754_pow+0xa00>)
    4644:	4bb3      	ldr	r3, [pc, #716]	; (4914 <__ieee754_pow+0xa04>)
    4646:	f001 ff19 	bl	647c <__aeabi_dsub>
    464a:	0022      	movs	r2, r4
    464c:	002b      	movs	r3, r5
    464e:	f001 fc95 	bl	5f7c <__aeabi_dmul>
    4652:	4ab1      	ldr	r2, [pc, #708]	; (4918 <__ieee754_pow+0xa08>)
    4654:	4bb1      	ldr	r3, [pc, #708]	; (491c <__ieee754_pow+0xa0c>)
    4656:	f000 fd4d 	bl	50f4 <__aeabi_dadd>
    465a:	0022      	movs	r2, r4
    465c:	002b      	movs	r3, r5
    465e:	f001 fc8d 	bl	5f7c <__aeabi_dmul>
    4662:	0002      	movs	r2, r0
    4664:	000b      	movs	r3, r1
    4666:	0030      	movs	r0, r6
    4668:	0039      	movs	r1, r7
    466a:	f001 ff07 	bl	647c <__aeabi_dsub>
    466e:	0004      	movs	r4, r0
    4670:	000d      	movs	r5, r1
    4672:	0002      	movs	r2, r0
    4674:	000b      	movs	r3, r1
    4676:	0030      	movs	r0, r6
    4678:	0039      	movs	r1, r7
    467a:	f001 fc7f 	bl	5f7c <__aeabi_dmul>
    467e:	2380      	movs	r3, #128	; 0x80
    4680:	9002      	str	r0, [sp, #8]
    4682:	9103      	str	r1, [sp, #12]
    4684:	2200      	movs	r2, #0
    4686:	05db      	lsls	r3, r3, #23
    4688:	0020      	movs	r0, r4
    468a:	0029      	movs	r1, r5
    468c:	f001 fef6 	bl	647c <__aeabi_dsub>
    4690:	0002      	movs	r2, r0
    4692:	000b      	movs	r3, r1
    4694:	9802      	ldr	r0, [sp, #8]
    4696:	9903      	ldr	r1, [sp, #12]
    4698:	f001 f83c 	bl	5714 <__aeabi_ddiv>
    469c:	9a00      	ldr	r2, [sp, #0]
    469e:	9b01      	ldr	r3, [sp, #4]
    46a0:	0004      	movs	r4, r0
    46a2:	000d      	movs	r5, r1
    46a4:	0030      	movs	r0, r6
    46a6:	0039      	movs	r1, r7
    46a8:	f001 fc68 	bl	5f7c <__aeabi_dmul>
    46ac:	9a00      	ldr	r2, [sp, #0]
    46ae:	9b01      	ldr	r3, [sp, #4]
    46b0:	f000 fd20 	bl	50f4 <__aeabi_dadd>
    46b4:	0002      	movs	r2, r0
    46b6:	000b      	movs	r3, r1
    46b8:	0020      	movs	r0, r4
    46ba:	0029      	movs	r1, r5
    46bc:	f001 fede 	bl	647c <__aeabi_dsub>
    46c0:	0032      	movs	r2, r6
    46c2:	003b      	movs	r3, r7
    46c4:	f001 feda 	bl	647c <__aeabi_dsub>
    46c8:	0002      	movs	r2, r0
    46ca:	000b      	movs	r3, r1
    46cc:	2000      	movs	r0, #0
    46ce:	4994      	ldr	r1, [pc, #592]	; (4920 <__ieee754_pow+0xa10>)
    46d0:	f001 fed4 	bl	647c <__aeabi_dsub>
    46d4:	4643      	mov	r3, r8
    46d6:	185b      	adds	r3, r3, r1
    46d8:	151a      	asrs	r2, r3, #20
    46da:	2a00      	cmp	r2, #0
    46dc:	dc00      	bgt.n	46e0 <__ieee754_pow+0x7d0>
    46de:	e149      	b.n	4974 <__ieee754_pow+0xa64>
    46e0:	0019      	movs	r1, r3
    46e2:	9a06      	ldr	r2, [sp, #24]
    46e4:	9b07      	ldr	r3, [sp, #28]
    46e6:	f001 fc49 	bl	5f7c <__aeabi_dmul>
    46ea:	e459      	b.n	3fa0 <__ieee754_pow+0x90>
    46ec:	003a      	movs	r2, r7
    46ee:	0033      	movs	r3, r6
    46f0:	0038      	movs	r0, r7
    46f2:	0031      	movs	r1, r6
    46f4:	f001 fc42 	bl	5f7c <__aeabi_dmul>
    46f8:	e452      	b.n	3fa0 <__ieee754_pow+0x90>
    46fa:	4653      	mov	r3, sl
    46fc:	2b00      	cmp	r3, #0
    46fe:	db00      	blt.n	4702 <__ieee754_pow+0x7f2>
    4700:	e4d9      	b.n	40b6 <__ieee754_pow+0x1a6>
    4702:	9c00      	ldr	r4, [sp, #0]
    4704:	9d01      	ldr	r5, [sp, #4]
    4706:	2280      	movs	r2, #128	; 0x80
    4708:	0612      	lsls	r2, r2, #24
    470a:	002b      	movs	r3, r5
    470c:	4694      	mov	ip, r2
    470e:	4463      	add	r3, ip
    4710:	0020      	movs	r0, r4
    4712:	0019      	movs	r1, r3
    4714:	f7ff fc44 	bl	3fa0 <__ieee754_pow+0x90>
    4718:	004b      	lsls	r3, r1, #1
    471a:	085b      	lsrs	r3, r3, #1
    471c:	469a      	mov	sl, r3
    471e:	4b81      	ldr	r3, [pc, #516]	; (4924 <__ieee754_pow+0xa14>)
    4720:	459a      	cmp	sl, r3
    4722:	dc00      	bgt.n	4726 <__ieee754_pow+0x816>
    4724:	e0b1      	b.n	488a <__ieee754_pow+0x97a>
    4726:	4b80      	ldr	r3, [pc, #512]	; (4928 <__ieee754_pow+0xa18>)
    4728:	445b      	add	r3, fp
    472a:	431a      	orrs	r2, r3
    472c:	d10c      	bne.n	4748 <__ieee754_pow+0x838>
    472e:	0032      	movs	r2, r6
    4730:	003b      	movs	r3, r7
    4732:	f001 fea3 	bl	647c <__aeabi_dsub>
    4736:	0002      	movs	r2, r0
    4738:	000b      	movs	r3, r1
    473a:	9800      	ldr	r0, [sp, #0]
    473c:	9901      	ldr	r1, [sp, #4]
    473e:	f000 fcbb 	bl	50b8 <__aeabi_dcmple>
    4742:	2800      	cmp	r0, #0
    4744:	d100      	bne.n	4748 <__ieee754_pow+0x838>
    4746:	e6ee      	b.n	4526 <__ieee754_pow+0x616>
    4748:	9806      	ldr	r0, [sp, #24]
    474a:	9907      	ldr	r1, [sp, #28]
    474c:	4a77      	ldr	r2, [pc, #476]	; (492c <__ieee754_pow+0xa1c>)
    474e:	4b78      	ldr	r3, [pc, #480]	; (4930 <__ieee754_pow+0xa20>)
    4750:	f001 fc14 	bl	5f7c <__aeabi_dmul>
    4754:	4a75      	ldr	r2, [pc, #468]	; (492c <__ieee754_pow+0xa1c>)
    4756:	4b76      	ldr	r3, [pc, #472]	; (4930 <__ieee754_pow+0xa20>)
    4758:	f001 fc10 	bl	5f7c <__aeabi_dmul>
    475c:	f7ff fc20 	bl	3fa0 <__ieee754_pow+0x90>
    4760:	2300      	movs	r3, #0
    4762:	4c74      	ldr	r4, [pc, #464]	; (4934 <__ieee754_pow+0xa24>)
    4764:	9306      	str	r3, [sp, #24]
    4766:	9407      	str	r4, [sp, #28]
    4768:	e652      	b.n	4410 <__ieee754_pow+0x500>
    476a:	0002      	movs	r2, r0
    476c:	000b      	movs	r3, r1
    476e:	2000      	movs	r0, #0
    4770:	496b      	ldr	r1, [pc, #428]	; (4920 <__ieee754_pow+0xa10>)
    4772:	f000 ffcf 	bl	5714 <__aeabi_ddiv>
    4776:	f7ff fc32 	bl	3fde <__ieee754_pow+0xce>
    477a:	4653      	mov	r3, sl
    477c:	2b00      	cmp	r3, #0
    477e:	db00      	blt.n	4782 <__ieee754_pow+0x872>
    4780:	e499      	b.n	40b6 <__ieee754_pow+0x1a6>
    4782:	e454      	b.n	402e <__ieee754_pow+0x11e>
    4784:	4b6c      	ldr	r3, [pc, #432]	; (4938 <__ieee754_pow+0xa28>)
    4786:	429c      	cmp	r4, r3
    4788:	ddf7      	ble.n	477a <__ieee754_pow+0x86a>
    478a:	4b65      	ldr	r3, [pc, #404]	; (4920 <__ieee754_pow+0xa10>)
    478c:	429c      	cmp	r4, r3
    478e:	dd00      	ble.n	4792 <__ieee754_pow+0x882>
    4790:	e44a      	b.n	4028 <__ieee754_pow+0x118>
    4792:	2200      	movs	r2, #0
    4794:	4b62      	ldr	r3, [pc, #392]	; (4920 <__ieee754_pow+0xa10>)
    4796:	f001 fe71 	bl	647c <__aeabi_dsub>
    479a:	22c0      	movs	r2, #192	; 0xc0
    479c:	4b67      	ldr	r3, [pc, #412]	; (493c <__ieee754_pow+0xa2c>)
    479e:	05d2      	lsls	r2, r2, #23
    47a0:	0004      	movs	r4, r0
    47a2:	000d      	movs	r5, r1
    47a4:	f001 fbea 	bl	5f7c <__aeabi_dmul>
    47a8:	4a65      	ldr	r2, [pc, #404]	; (4940 <__ieee754_pow+0xa30>)
    47aa:	0006      	movs	r6, r0
    47ac:	000f      	movs	r7, r1
    47ae:	4b65      	ldr	r3, [pc, #404]	; (4944 <__ieee754_pow+0xa34>)
    47b0:	0020      	movs	r0, r4
    47b2:	0029      	movs	r1, r5
    47b4:	f001 fbe2 	bl	5f7c <__aeabi_dmul>
    47b8:	2200      	movs	r2, #0
    47ba:	9002      	str	r0, [sp, #8]
    47bc:	9103      	str	r1, [sp, #12]
    47be:	4b62      	ldr	r3, [pc, #392]	; (4948 <__ieee754_pow+0xa38>)
    47c0:	0020      	movs	r0, r4
    47c2:	0029      	movs	r1, r5
    47c4:	f001 fbda 	bl	5f7c <__aeabi_dmul>
    47c8:	0002      	movs	r2, r0
    47ca:	000b      	movs	r3, r1
    47cc:	485f      	ldr	r0, [pc, #380]	; (494c <__ieee754_pow+0xa3c>)
    47ce:	4960      	ldr	r1, [pc, #384]	; (4950 <__ieee754_pow+0xa40>)
    47d0:	f001 fe54 	bl	647c <__aeabi_dsub>
    47d4:	0022      	movs	r2, r4
    47d6:	002b      	movs	r3, r5
    47d8:	f001 fbd0 	bl	5f7c <__aeabi_dmul>
    47dc:	0002      	movs	r2, r0
    47de:	000b      	movs	r3, r1
    47e0:	2000      	movs	r0, #0
    47e2:	495c      	ldr	r1, [pc, #368]	; (4954 <__ieee754_pow+0xa44>)
    47e4:	f001 fe4a 	bl	647c <__aeabi_dsub>
    47e8:	0022      	movs	r2, r4
    47ea:	9004      	str	r0, [sp, #16]
    47ec:	9105      	str	r1, [sp, #20]
    47ee:	002b      	movs	r3, r5
    47f0:	0020      	movs	r0, r4
    47f2:	0029      	movs	r1, r5
    47f4:	f001 fbc2 	bl	5f7c <__aeabi_dmul>
    47f8:	0002      	movs	r2, r0
    47fa:	000b      	movs	r3, r1
    47fc:	9804      	ldr	r0, [sp, #16]
    47fe:	9905      	ldr	r1, [sp, #20]
    4800:	f001 fbbc 	bl	5f7c <__aeabi_dmul>
    4804:	4a54      	ldr	r2, [pc, #336]	; (4958 <__ieee754_pow+0xa48>)
    4806:	4b4d      	ldr	r3, [pc, #308]	; (493c <__ieee754_pow+0xa2c>)
    4808:	f001 fbb8 	bl	5f7c <__aeabi_dmul>
    480c:	0002      	movs	r2, r0
    480e:	000b      	movs	r3, r1
    4810:	9802      	ldr	r0, [sp, #8]
    4812:	9903      	ldr	r1, [sp, #12]
    4814:	f001 fe32 	bl	647c <__aeabi_dsub>
    4818:	0002      	movs	r2, r0
    481a:	000b      	movs	r3, r1
    481c:	0004      	movs	r4, r0
    481e:	000d      	movs	r5, r1
    4820:	0030      	movs	r0, r6
    4822:	0039      	movs	r1, r7
    4824:	f000 fc66 	bl	50f4 <__aeabi_dadd>
    4828:	2000      	movs	r0, #0
    482a:	0032      	movs	r2, r6
    482c:	003b      	movs	r3, r7
    482e:	9002      	str	r0, [sp, #8]
    4830:	9103      	str	r1, [sp, #12]
    4832:	f001 fe23 	bl	647c <__aeabi_dsub>
    4836:	0002      	movs	r2, r0
    4838:	000b      	movs	r3, r1
    483a:	0020      	movs	r0, r4
    483c:	0029      	movs	r1, r5
    483e:	f001 fe1d 	bl	647c <__aeabi_dsub>
    4842:	9004      	str	r0, [sp, #16]
    4844:	9105      	str	r1, [sp, #20]
    4846:	e5d9      	b.n	43fc <__ieee754_pow+0x4ec>
    4848:	4a44      	ldr	r2, [pc, #272]	; (495c <__ieee754_pow+0xa4c>)
    484a:	4b45      	ldr	r3, [pc, #276]	; (4960 <__ieee754_pow+0xa50>)
    484c:	9806      	ldr	r0, [sp, #24]
    484e:	9907      	ldr	r1, [sp, #28]
    4850:	f001 fb94 	bl	5f7c <__aeabi_dmul>
    4854:	4a41      	ldr	r2, [pc, #260]	; (495c <__ieee754_pow+0xa4c>)
    4856:	4b42      	ldr	r3, [pc, #264]	; (4960 <__ieee754_pow+0xa50>)
    4858:	f001 fb90 	bl	5f7c <__aeabi_dmul>
    485c:	f7ff fba0 	bl	3fa0 <__ieee754_pow+0x90>
    4860:	2a00      	cmp	r2, #0
    4862:	d001      	beq.n	4868 <__ieee754_pow+0x958>
    4864:	f7ff fba9 	bl	3fba <__ieee754_pow+0xaa>
    4868:	3214      	adds	r2, #20
    486a:	1ad3      	subs	r3, r2, r3
    486c:	002a      	movs	r2, r5
    486e:	411a      	asrs	r2, r3
    4870:	0011      	movs	r1, r2
    4872:	4099      	lsls	r1, r3
    4874:	428d      	cmp	r5, r1
    4876:	d001      	beq.n	487c <__ieee754_pow+0x96c>
    4878:	f7ff fb76 	bl	3f68 <__ieee754_pow+0x58>
    487c:	2301      	movs	r3, #1
    487e:	401a      	ands	r2, r3
    4880:	18db      	adds	r3, r3, r3
    4882:	1a9b      	subs	r3, r3, r2
    4884:	469b      	mov	fp, r3
    4886:	f7ff fb6f 	bl	3f68 <__ieee754_pow+0x58>
    488a:	2200      	movs	r2, #0
    488c:	4b31      	ldr	r3, [pc, #196]	; (4954 <__ieee754_pow+0xa44>)
    488e:	4690      	mov	r8, r2
    4890:	4691      	mov	r9, r2
    4892:	459a      	cmp	sl, r3
    4894:	dc00      	bgt.n	4898 <__ieee754_pow+0x988>
    4896:	e67b      	b.n	4590 <__ieee754_pow+0x680>
    4898:	e645      	b.n	4526 <__ieee754_pow+0x616>
    489a:	0002      	movs	r2, r0
    489c:	000b      	movs	r3, r1
    489e:	f001 fded 	bl	647c <__aeabi_dsub>
    48a2:	0002      	movs	r2, r0
    48a4:	000b      	movs	r3, r1
    48a6:	f000 ff35 	bl	5714 <__aeabi_ddiv>
    48aa:	f7ff fb79 	bl	3fa0 <__ieee754_pow+0x90>
    48ae:	2380      	movs	r3, #128	; 0x80
    48b0:	4c2c      	ldr	r4, [pc, #176]	; (4964 <__ieee754_pow+0xa54>)
    48b2:	05db      	lsls	r3, r3, #23
    48b4:	9308      	str	r3, [sp, #32]
    48b6:	9409      	str	r4, [sp, #36]	; 0x24
    48b8:	4b2b      	ldr	r3, [pc, #172]	; (4968 <__ieee754_pow+0xa58>)
    48ba:	4c2c      	ldr	r4, [pc, #176]	; (496c <__ieee754_pow+0xa5c>)
    48bc:	2200      	movs	r2, #0
    48be:	930c      	str	r3, [sp, #48]	; 0x30
    48c0:	940d      	str	r4, [sp, #52]	; 0x34
    48c2:	2480      	movs	r4, #128	; 0x80
    48c4:	4b2a      	ldr	r3, [pc, #168]	; (4970 <__ieee754_pow+0xa60>)
    48c6:	02e4      	lsls	r4, r4, #11
    48c8:	9206      	str	r2, [sp, #24]
    48ca:	9307      	str	r3, [sp, #28]
    48cc:	e449      	b.n	4162 <__ieee754_pow+0x252>
    48ce:	464b      	mov	r3, r9
    48d0:	425b      	negs	r3, r3
    48d2:	4699      	mov	r9, r3
    48d4:	e64a      	b.n	456c <__ieee754_pow+0x65c>
    48d6:	46c0      	nop			; (mov r8, r8)
    48d8:	fffffc02 	.word	0xfffffc02
    48dc:	fffffc01 	.word	0xfffffc01
    48e0:	000fffff 	.word	0x000fffff
    48e4:	3fe62e43 	.word	0x3fe62e43
    48e8:	fefa39ef 	.word	0xfefa39ef
    48ec:	3fe62e42 	.word	0x3fe62e42
    48f0:	0ca86c39 	.word	0x0ca86c39
    48f4:	be205c61 	.word	0xbe205c61
    48f8:	72bea4d0 	.word	0x72bea4d0
    48fc:	3e663769 	.word	0x3e663769
    4900:	c5d26bf1 	.word	0xc5d26bf1
    4904:	3ebbbd41 	.word	0x3ebbbd41
    4908:	af25de2c 	.word	0xaf25de2c
    490c:	3f11566a 	.word	0x3f11566a
    4910:	16bebd93 	.word	0x16bebd93
    4914:	3f66c16c 	.word	0x3f66c16c
    4918:	5555553e 	.word	0x5555553e
    491c:	3fc55555 	.word	0x3fc55555
    4920:	3ff00000 	.word	0x3ff00000
    4924:	4090cbff 	.word	0x4090cbff
    4928:	3f6f3400 	.word	0x3f6f3400
    492c:	c2f8f359 	.word	0xc2f8f359
    4930:	01a56e1f 	.word	0x01a56e1f
    4934:	bff00000 	.word	0xbff00000
    4938:	3feffffe 	.word	0x3feffffe
    493c:	3ff71547 	.word	0x3ff71547
    4940:	f85ddf44 	.word	0xf85ddf44
    4944:	3e54ae0b 	.word	0x3e54ae0b
    4948:	3fd00000 	.word	0x3fd00000
    494c:	55555555 	.word	0x55555555
    4950:	3fd55555 	.word	0x3fd55555
    4954:	3fe00000 	.word	0x3fe00000
    4958:	652b82fe 	.word	0x652b82fe
    495c:	8800759c 	.word	0x8800759c
    4960:	7e37e43c 	.word	0x7e37e43c
    4964:	3fe2b803 	.word	0x3fe2b803
    4968:	43cfd006 	.word	0x43cfd006
    496c:	3e4cfdeb 	.word	0x3e4cfdeb
    4970:	3ff80000 	.word	0x3ff80000
    4974:	464a      	mov	r2, r9
    4976:	f000 f999 	bl	4cac <scalbn>
    497a:	e6b2      	b.n	46e2 <__ieee754_pow+0x7d2>

0000497c <__ieee754_sqrt>:
    497c:	4b6c      	ldr	r3, [pc, #432]	; (4b30 <__ieee754_sqrt+0x1b4>)
    497e:	b5f0      	push	{r4, r5, r6, r7, lr}
    4980:	000a      	movs	r2, r1
    4982:	4646      	mov	r6, r8
    4984:	000d      	movs	r5, r1
    4986:	46d6      	mov	lr, sl
    4988:	464f      	mov	r7, r9
    498a:	0019      	movs	r1, r3
    498c:	b5c0      	push	{r6, r7, lr}
    498e:	0004      	movs	r4, r0
    4990:	0006      	movs	r6, r0
    4992:	4029      	ands	r1, r5
    4994:	4299      	cmp	r1, r3
    4996:	d100      	bne.n	499a <__ieee754_sqrt+0x1e>
    4998:	e0a7      	b.n	4aea <__ieee754_sqrt+0x16e>
    499a:	2d00      	cmp	r5, #0
    499c:	dc00      	bgt.n	49a0 <__ieee754_sqrt+0x24>
    499e:	e081      	b.n	4aa4 <__ieee754_sqrt+0x128>
    49a0:	152f      	asrs	r7, r5, #20
    49a2:	d100      	bne.n	49a6 <__ieee754_sqrt+0x2a>
    49a4:	e08e      	b.n	4ac4 <__ieee754_sqrt+0x148>
    49a6:	4b63      	ldr	r3, [pc, #396]	; (4b34 <__ieee754_sqrt+0x1b8>)
    49a8:	0312      	lsls	r2, r2, #12
    49aa:	469c      	mov	ip, r3
    49ac:	2380      	movs	r3, #128	; 0x80
    49ae:	0b12      	lsrs	r2, r2, #12
    49b0:	035b      	lsls	r3, r3, #13
    49b2:	4467      	add	r7, ip
    49b4:	431a      	orrs	r2, r3
    49b6:	07fb      	lsls	r3, r7, #31
    49b8:	d468      	bmi.n	4a8c <__ieee754_sqrt+0x110>
    49ba:	107b      	asrs	r3, r7, #1
    49bc:	469c      	mov	ip, r3
    49be:	0fe3      	lsrs	r3, r4, #31
    49c0:	189b      	adds	r3, r3, r2
    49c2:	189b      	adds	r3, r3, r2
    49c4:	2280      	movs	r2, #128	; 0x80
    49c6:	2116      	movs	r1, #22
    49c8:	2600      	movs	r6, #0
    49ca:	2500      	movs	r5, #0
    49cc:	0064      	lsls	r4, r4, #1
    49ce:	0392      	lsls	r2, r2, #14
    49d0:	18a8      	adds	r0, r5, r2
    49d2:	4298      	cmp	r0, r3
    49d4:	dc02      	bgt.n	49dc <__ieee754_sqrt+0x60>
    49d6:	1885      	adds	r5, r0, r2
    49d8:	1a1b      	subs	r3, r3, r0
    49da:	18b6      	adds	r6, r6, r2
    49dc:	0fe0      	lsrs	r0, r4, #31
    49de:	005b      	lsls	r3, r3, #1
    49e0:	3901      	subs	r1, #1
    49e2:	181b      	adds	r3, r3, r0
    49e4:	0064      	lsls	r4, r4, #1
    49e6:	0852      	lsrs	r2, r2, #1
    49e8:	2900      	cmp	r1, #0
    49ea:	d1f1      	bne.n	49d0 <__ieee754_sqrt+0x54>
    49ec:	2200      	movs	r2, #0
    49ee:	4692      	mov	sl, r2
    49f0:	4690      	mov	r8, r2
    49f2:	2280      	movs	r2, #128	; 0x80
    49f4:	2020      	movs	r0, #32
    49f6:	0612      	lsls	r2, r2, #24
    49f8:	e009      	b.n	4a0e <__ieee754_sqrt+0x92>
    49fa:	42ab      	cmp	r3, r5
    49fc:	d038      	beq.n	4a70 <__ieee754_sqrt+0xf4>
    49fe:	0fe1      	lsrs	r1, r4, #31
    4a00:	18c9      	adds	r1, r1, r3
    4a02:	3801      	subs	r0, #1
    4a04:	18cb      	adds	r3, r1, r3
    4a06:	0064      	lsls	r4, r4, #1
    4a08:	0852      	lsrs	r2, r2, #1
    4a0a:	2800      	cmp	r0, #0
    4a0c:	d018      	beq.n	4a40 <__ieee754_sqrt+0xc4>
    4a0e:	4641      	mov	r1, r8
    4a10:	1851      	adds	r1, r2, r1
    4a12:	42ab      	cmp	r3, r5
    4a14:	ddf1      	ble.n	49fa <__ieee754_sqrt+0x7e>
    4a16:	188f      	adds	r7, r1, r2
    4a18:	46b8      	mov	r8, r7
    4a1a:	46a9      	mov	r9, r5
    4a1c:	2900      	cmp	r1, #0
    4a1e:	db30      	blt.n	4a82 <__ieee754_sqrt+0x106>
    4a20:	1b5b      	subs	r3, r3, r5
    4a22:	428c      	cmp	r4, r1
    4a24:	41ad      	sbcs	r5, r5
    4a26:	426d      	negs	r5, r5
    4a28:	1b5b      	subs	r3, r3, r5
    4a2a:	1a64      	subs	r4, r4, r1
    4a2c:	0fe1      	lsrs	r1, r4, #31
    4a2e:	18c9      	adds	r1, r1, r3
    4a30:	3801      	subs	r0, #1
    4a32:	4492      	add	sl, r2
    4a34:	464d      	mov	r5, r9
    4a36:	18cb      	adds	r3, r1, r3
    4a38:	0064      	lsls	r4, r4, #1
    4a3a:	0852      	lsrs	r2, r2, #1
    4a3c:	2800      	cmp	r0, #0
    4a3e:	d1e6      	bne.n	4a0e <__ieee754_sqrt+0x92>
    4a40:	4323      	orrs	r3, r4
    4a42:	d128      	bne.n	4a96 <__ieee754_sqrt+0x11a>
    4a44:	4653      	mov	r3, sl
    4a46:	085b      	lsrs	r3, r3, #1
    4a48:	493b      	ldr	r1, [pc, #236]	; (4b38 <__ieee754_sqrt+0x1bc>)
    4a4a:	1072      	asrs	r2, r6, #1
    4a4c:	4688      	mov	r8, r1
    4a4e:	4442      	add	r2, r8
    4a50:	07f1      	lsls	r1, r6, #31
    4a52:	d502      	bpl.n	4a5a <__ieee754_sqrt+0xde>
    4a54:	2180      	movs	r1, #128	; 0x80
    4a56:	0609      	lsls	r1, r1, #24
    4a58:	430b      	orrs	r3, r1
    4a5a:	4661      	mov	r1, ip
    4a5c:	001e      	movs	r6, r3
    4a5e:	050f      	lsls	r7, r1, #20
    4a60:	18bd      	adds	r5, r7, r2
    4a62:	0030      	movs	r0, r6
    4a64:	0029      	movs	r1, r5
    4a66:	bc1c      	pop	{r2, r3, r4}
    4a68:	4690      	mov	r8, r2
    4a6a:	4699      	mov	r9, r3
    4a6c:	46a2      	mov	sl, r4
    4a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a70:	42a1      	cmp	r1, r4
    4a72:	d8c4      	bhi.n	49fe <__ieee754_sqrt+0x82>
    4a74:	188f      	adds	r7, r1, r2
    4a76:	46b8      	mov	r8, r7
    4a78:	2900      	cmp	r1, #0
    4a7a:	db42      	blt.n	4b02 <__ieee754_sqrt+0x186>
    4a7c:	4699      	mov	r9, r3
    4a7e:	2300      	movs	r3, #0
    4a80:	e7d3      	b.n	4a2a <__ieee754_sqrt+0xae>
    4a82:	2f00      	cmp	r7, #0
    4a84:	db2f      	blt.n	4ae6 <__ieee754_sqrt+0x16a>
    4a86:	1c6f      	adds	r7, r5, #1
    4a88:	46b9      	mov	r9, r7
    4a8a:	e7c9      	b.n	4a20 <__ieee754_sqrt+0xa4>
    4a8c:	0fe1      	lsrs	r1, r4, #31
    4a8e:	0052      	lsls	r2, r2, #1
    4a90:	188a      	adds	r2, r1, r2
    4a92:	0064      	lsls	r4, r4, #1
    4a94:	e791      	b.n	49ba <__ieee754_sqrt+0x3e>
    4a96:	4653      	mov	r3, sl
    4a98:	3301      	adds	r3, #1
    4a9a:	d035      	beq.n	4b08 <__ieee754_sqrt+0x18c>
    4a9c:	4653      	mov	r3, sl
    4a9e:	3301      	adds	r3, #1
    4aa0:	085b      	lsrs	r3, r3, #1
    4aa2:	e7d1      	b.n	4a48 <__ieee754_sqrt+0xcc>
    4aa4:	006b      	lsls	r3, r5, #1
    4aa6:	085b      	lsrs	r3, r3, #1
    4aa8:	4303      	orrs	r3, r0
    4aaa:	d0da      	beq.n	4a62 <__ieee754_sqrt+0xe6>
    4aac:	2700      	movs	r7, #0
    4aae:	2d00      	cmp	r5, #0
    4ab0:	d132      	bne.n	4b18 <__ieee754_sqrt+0x19c>
    4ab2:	0ae2      	lsrs	r2, r4, #11
    4ab4:	3f15      	subs	r7, #21
    4ab6:	0564      	lsls	r4, r4, #21
    4ab8:	2a00      	cmp	r2, #0
    4aba:	d0fa      	beq.n	4ab2 <__ieee754_sqrt+0x136>
    4abc:	2380      	movs	r3, #128	; 0x80
    4abe:	035b      	lsls	r3, r3, #13
    4ac0:	421a      	tst	r2, r3
    4ac2:	d124      	bne.n	4b0e <__ieee754_sqrt+0x192>
    4ac4:	2080      	movs	r0, #128	; 0x80
    4ac6:	2300      	movs	r3, #0
    4ac8:	0340      	lsls	r0, r0, #13
    4aca:	e000      	b.n	4ace <__ieee754_sqrt+0x152>
    4acc:	000b      	movs	r3, r1
    4ace:	0052      	lsls	r2, r2, #1
    4ad0:	1c59      	adds	r1, r3, #1
    4ad2:	4202      	tst	r2, r0
    4ad4:	d0fa      	beq.n	4acc <__ieee754_sqrt+0x150>
    4ad6:	2020      	movs	r0, #32
    4ad8:	1a40      	subs	r0, r0, r1
    4ada:	1aff      	subs	r7, r7, r3
    4adc:	0023      	movs	r3, r4
    4ade:	40c3      	lsrs	r3, r0
    4ae0:	408c      	lsls	r4, r1
    4ae2:	431a      	orrs	r2, r3
    4ae4:	e75f      	b.n	49a6 <__ieee754_sqrt+0x2a>
    4ae6:	46a9      	mov	r9, r5
    4ae8:	e79a      	b.n	4a20 <__ieee754_sqrt+0xa4>
    4aea:	002b      	movs	r3, r5
    4aec:	0002      	movs	r2, r0
    4aee:	0029      	movs	r1, r5
    4af0:	f001 fa44 	bl	5f7c <__aeabi_dmul>
    4af4:	0032      	movs	r2, r6
    4af6:	002b      	movs	r3, r5
    4af8:	f000 fafc 	bl	50f4 <__aeabi_dadd>
    4afc:	0006      	movs	r6, r0
    4afe:	000d      	movs	r5, r1
    4b00:	e7af      	b.n	4a62 <__ieee754_sqrt+0xe6>
    4b02:	2f00      	cmp	r7, #0
    4b04:	dabf      	bge.n	4a86 <__ieee754_sqrt+0x10a>
    4b06:	e7b9      	b.n	4a7c <__ieee754_sqrt+0x100>
    4b08:	3601      	adds	r6, #1
    4b0a:	2300      	movs	r3, #0
    4b0c:	e79c      	b.n	4a48 <__ieee754_sqrt+0xcc>
    4b0e:	2301      	movs	r3, #1
    4b10:	2100      	movs	r1, #0
    4b12:	2020      	movs	r0, #32
    4b14:	425b      	negs	r3, r3
    4b16:	e7e0      	b.n	4ada <__ieee754_sqrt+0x15e>
    4b18:	002b      	movs	r3, r5
    4b1a:	0002      	movs	r2, r0
    4b1c:	0029      	movs	r1, r5
    4b1e:	f001 fcad 	bl	647c <__aeabi_dsub>
    4b22:	0002      	movs	r2, r0
    4b24:	000b      	movs	r3, r1
    4b26:	f000 fdf5 	bl	5714 <__aeabi_ddiv>
    4b2a:	0006      	movs	r6, r0
    4b2c:	000d      	movs	r5, r1
    4b2e:	e798      	b.n	4a62 <__ieee754_sqrt+0xe6>
    4b30:	7ff00000 	.word	0x7ff00000
    4b34:	fffffc01 	.word	0xfffffc01
    4b38:	3fe00000 	.word	0x3fe00000

00004b3c <fabs>:
    4b3c:	0049      	lsls	r1, r1, #1
    4b3e:	084b      	lsrs	r3, r1, #1
    4b40:	0019      	movs	r1, r3
    4b42:	4770      	bx	lr

00004b44 <finite>:
    4b44:	4b03      	ldr	r3, [pc, #12]	; (4b54 <finite+0x10>)
    4b46:	0048      	lsls	r0, r1, #1
    4b48:	469c      	mov	ip, r3
    4b4a:	0840      	lsrs	r0, r0, #1
    4b4c:	4460      	add	r0, ip
    4b4e:	0fc0      	lsrs	r0, r0, #31
    4b50:	4770      	bx	lr
    4b52:	46c0      	nop			; (mov r8, r8)
    4b54:	80100000 	.word	0x80100000

00004b58 <matherr>:
    4b58:	2000      	movs	r0, #0
    4b5a:	4770      	bx	lr

00004b5c <nan>:
    4b5c:	2000      	movs	r0, #0
    4b5e:	4901      	ldr	r1, [pc, #4]	; (4b64 <nan+0x8>)
    4b60:	4770      	bx	lr
    4b62:	46c0      	nop			; (mov r8, r8)
    4b64:	7ff80000 	.word	0x7ff80000

00004b68 <rint>:
    4b68:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b6a:	46c6      	mov	lr, r8
    4b6c:	b500      	push	{lr}
    4b6e:	0fcb      	lsrs	r3, r1, #31
    4b70:	4698      	mov	r8, r3
    4b72:	4c4a      	ldr	r4, [pc, #296]	; (4c9c <rint+0x134>)
    4b74:	004b      	lsls	r3, r1, #1
    4b76:	0d5b      	lsrs	r3, r3, #21
    4b78:	191e      	adds	r6, r3, r4
    4b7a:	b082      	sub	sp, #8
    4b7c:	0007      	movs	r7, r0
    4b7e:	000a      	movs	r2, r1
    4b80:	2e13      	cmp	r6, #19
    4b82:	dc35      	bgt.n	4bf0 <rint+0x88>
    4b84:	2e00      	cmp	r6, #0
    4b86:	db57      	blt.n	4c38 <rint+0xd0>
    4b88:	4b45      	ldr	r3, [pc, #276]	; (4ca0 <rint+0x138>)
    4b8a:	0004      	movs	r4, r0
    4b8c:	4133      	asrs	r3, r6
    4b8e:	001f      	movs	r7, r3
    4b90:	400f      	ands	r7, r1
    4b92:	4307      	orrs	r7, r0
    4b94:	000d      	movs	r5, r1
    4b96:	2f00      	cmp	r7, #0
    4b98:	d024      	beq.n	4be4 <rint+0x7c>
    4b9a:	085b      	lsrs	r3, r3, #1
    4b9c:	001c      	movs	r4, r3
    4b9e:	400c      	ands	r4, r1
    4ba0:	4320      	orrs	r0, r4
    4ba2:	2700      	movs	r7, #0
    4ba4:	2800      	cmp	r0, #0
    4ba6:	d007      	beq.n	4bb8 <rint+0x50>
    4ba8:	2e13      	cmp	r6, #19
    4baa:	d100      	bne.n	4bae <rint+0x46>
    4bac:	e073      	b.n	4c96 <rint+0x12e>
    4bae:	2280      	movs	r2, #128	; 0x80
    4bb0:	02d2      	lsls	r2, r2, #11
    4bb2:	4132      	asrs	r2, r6
    4bb4:	4399      	bics	r1, r3
    4bb6:	430a      	orrs	r2, r1
    4bb8:	4643      	mov	r3, r8
    4bba:	00de      	lsls	r6, r3, #3
    4bbc:	4b39      	ldr	r3, [pc, #228]	; (4ca4 <rint+0x13c>)
    4bbe:	0011      	movs	r1, r2
    4bc0:	199e      	adds	r6, r3, r6
    4bc2:	6834      	ldr	r4, [r6, #0]
    4bc4:	6875      	ldr	r5, [r6, #4]
    4bc6:	0038      	movs	r0, r7
    4bc8:	0022      	movs	r2, r4
    4bca:	002b      	movs	r3, r5
    4bcc:	f000 fa92 	bl	50f4 <__aeabi_dadd>
    4bd0:	9000      	str	r0, [sp, #0]
    4bd2:	9101      	str	r1, [sp, #4]
    4bd4:	9800      	ldr	r0, [sp, #0]
    4bd6:	9901      	ldr	r1, [sp, #4]
    4bd8:	0022      	movs	r2, r4
    4bda:	002b      	movs	r3, r5
    4bdc:	f001 fc4e 	bl	647c <__aeabi_dsub>
    4be0:	0004      	movs	r4, r0
    4be2:	000d      	movs	r5, r1
    4be4:	0020      	movs	r0, r4
    4be6:	0029      	movs	r1, r5
    4be8:	b002      	add	sp, #8
    4bea:	bc04      	pop	{r2}
    4bec:	4690      	mov	r8, r2
    4bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bf0:	2e33      	cmp	r6, #51	; 0x33
    4bf2:	dd0c      	ble.n	4c0e <rint+0xa6>
    4bf4:	2380      	movs	r3, #128	; 0x80
    4bf6:	0004      	movs	r4, r0
    4bf8:	00db      	lsls	r3, r3, #3
    4bfa:	000d      	movs	r5, r1
    4bfc:	429e      	cmp	r6, r3
    4bfe:	d1f1      	bne.n	4be4 <rint+0x7c>
    4c00:	0002      	movs	r2, r0
    4c02:	000b      	movs	r3, r1
    4c04:	f000 fa76 	bl	50f4 <__aeabi_dadd>
    4c08:	0004      	movs	r4, r0
    4c0a:	000d      	movs	r5, r1
    4c0c:	e7ea      	b.n	4be4 <rint+0x7c>
    4c0e:	4c26      	ldr	r4, [pc, #152]	; (4ca8 <rint+0x140>)
    4c10:	000d      	movs	r5, r1
    4c12:	46a4      	mov	ip, r4
    4c14:	2401      	movs	r4, #1
    4c16:	4463      	add	r3, ip
    4c18:	4264      	negs	r4, r4
    4c1a:	40dc      	lsrs	r4, r3
    4c1c:	46a4      	mov	ip, r4
    4c1e:	4661      	mov	r1, ip
    4c20:	0004      	movs	r4, r0
    4c22:	4201      	tst	r1, r0
    4c24:	d0de      	beq.n	4be4 <rint+0x7c>
    4c26:	0849      	lsrs	r1, r1, #1
    4c28:	4201      	tst	r1, r0
    4c2a:	d0c5      	beq.n	4bb8 <rint+0x50>
    4c2c:	2780      	movs	r7, #128	; 0x80
    4c2e:	05ff      	lsls	r7, r7, #23
    4c30:	411f      	asrs	r7, r3
    4c32:	4388      	bics	r0, r1
    4c34:	4307      	orrs	r7, r0
    4c36:	e7bf      	b.n	4bb8 <rint+0x50>
    4c38:	004b      	lsls	r3, r1, #1
    4c3a:	085b      	lsrs	r3, r3, #1
    4c3c:	4303      	orrs	r3, r0
    4c3e:	0004      	movs	r4, r0
    4c40:	000d      	movs	r5, r1
    4c42:	2b00      	cmp	r3, #0
    4c44:	d0ce      	beq.n	4be4 <rint+0x7c>
    4c46:	030b      	lsls	r3, r1, #12
    4c48:	0b1b      	lsrs	r3, r3, #12
    4c4a:	4303      	orrs	r3, r0
    4c4c:	001a      	movs	r2, r3
    4c4e:	425b      	negs	r3, r3
    4c50:	4313      	orrs	r3, r2
    4c52:	2280      	movs	r2, #128	; 0x80
    4c54:	0b1b      	lsrs	r3, r3, #12
    4c56:	0312      	lsls	r2, r2, #12
    4c58:	4013      	ands	r3, r2
    4c5a:	0c4a      	lsrs	r2, r1, #17
    4c5c:	0452      	lsls	r2, r2, #17
    4c5e:	4313      	orrs	r3, r2
    4c60:	0019      	movs	r1, r3
    4c62:	4643      	mov	r3, r8
    4c64:	00da      	lsls	r2, r3, #3
    4c66:	4b0f      	ldr	r3, [pc, #60]	; (4ca4 <rint+0x13c>)
    4c68:	189b      	adds	r3, r3, r2
    4c6a:	681c      	ldr	r4, [r3, #0]
    4c6c:	685d      	ldr	r5, [r3, #4]
    4c6e:	0022      	movs	r2, r4
    4c70:	002b      	movs	r3, r5
    4c72:	f000 fa3f 	bl	50f4 <__aeabi_dadd>
    4c76:	9000      	str	r0, [sp, #0]
    4c78:	9101      	str	r1, [sp, #4]
    4c7a:	9800      	ldr	r0, [sp, #0]
    4c7c:	9901      	ldr	r1, [sp, #4]
    4c7e:	0022      	movs	r2, r4
    4c80:	002b      	movs	r3, r5
    4c82:	f001 fbfb 	bl	647c <__aeabi_dsub>
    4c86:	4642      	mov	r2, r8
    4c88:	004b      	lsls	r3, r1, #1
    4c8a:	085b      	lsrs	r3, r3, #1
    4c8c:	07d6      	lsls	r6, r2, #31
    4c8e:	4333      	orrs	r3, r6
    4c90:	0004      	movs	r4, r0
    4c92:	001d      	movs	r5, r3
    4c94:	e7a6      	b.n	4be4 <rint+0x7c>
    4c96:	2780      	movs	r7, #128	; 0x80
    4c98:	063f      	lsls	r7, r7, #24
    4c9a:	e788      	b.n	4bae <rint+0x46>
    4c9c:	fffffc01 	.word	0xfffffc01
    4ca0:	000fffff 	.word	0x000fffff
    4ca4:	00006cf0 	.word	0x00006cf0
    4ca8:	fffffbed 	.word	0xfffffbed

00004cac <scalbn>:
    4cac:	004b      	lsls	r3, r1, #1
    4cae:	b570      	push	{r4, r5, r6, lr}
    4cb0:	0d5b      	lsrs	r3, r3, #21
    4cb2:	0014      	movs	r4, r2
    4cb4:	000a      	movs	r2, r1
    4cb6:	2b00      	cmp	r3, #0
    4cb8:	d11a      	bne.n	4cf0 <scalbn+0x44>
    4cba:	004b      	lsls	r3, r1, #1
    4cbc:	085b      	lsrs	r3, r3, #1
    4cbe:	4303      	orrs	r3, r0
    4cc0:	d015      	beq.n	4cee <scalbn+0x42>
    4cc2:	2200      	movs	r2, #0
    4cc4:	4b22      	ldr	r3, [pc, #136]	; (4d50 <scalbn+0xa4>)
    4cc6:	f001 f959 	bl	5f7c <__aeabi_dmul>
    4cca:	4b22      	ldr	r3, [pc, #136]	; (4d54 <scalbn+0xa8>)
    4ccc:	000a      	movs	r2, r1
    4cce:	429c      	cmp	r4, r3
    4cd0:	db22      	blt.n	4d18 <scalbn+0x6c>
    4cd2:	004b      	lsls	r3, r1, #1
    4cd4:	0d5b      	lsrs	r3, r3, #21
    4cd6:	3b36      	subs	r3, #54	; 0x36
    4cd8:	4d1f      	ldr	r5, [pc, #124]	; (4d58 <scalbn+0xac>)
    4cda:	18e3      	adds	r3, r4, r3
    4cdc:	42ab      	cmp	r3, r5
    4cde:	dc20      	bgt.n	4d22 <scalbn+0x76>
    4ce0:	2b00      	cmp	r3, #0
    4ce2:	dd0d      	ble.n	4d00 <scalbn+0x54>
    4ce4:	4c1d      	ldr	r4, [pc, #116]	; (4d5c <scalbn+0xb0>)
    4ce6:	051b      	lsls	r3, r3, #20
    4ce8:	4022      	ands	r2, r4
    4cea:	431a      	orrs	r2, r3
    4cec:	0011      	movs	r1, r2
    4cee:	bd70      	pop	{r4, r5, r6, pc}
    4cf0:	4d1b      	ldr	r5, [pc, #108]	; (4d60 <scalbn+0xb4>)
    4cf2:	42ab      	cmp	r3, r5
    4cf4:	d1f0      	bne.n	4cd8 <scalbn+0x2c>
    4cf6:	0002      	movs	r2, r0
    4cf8:	000b      	movs	r3, r1
    4cfa:	f000 f9fb 	bl	50f4 <__aeabi_dadd>
    4cfe:	e7f6      	b.n	4cee <scalbn+0x42>
    4d00:	001d      	movs	r5, r3
    4d02:	3535      	adds	r5, #53	; 0x35
    4d04:	da18      	bge.n	4d38 <scalbn+0x8c>
    4d06:	4b17      	ldr	r3, [pc, #92]	; (4d64 <scalbn+0xb8>)
    4d08:	0002      	movs	r2, r0
    4d0a:	429c      	cmp	r4, r3
    4d0c:	dc0a      	bgt.n	4d24 <scalbn+0x78>
    4d0e:	000b      	movs	r3, r1
    4d10:	4815      	ldr	r0, [pc, #84]	; (4d68 <scalbn+0xbc>)
    4d12:	4916      	ldr	r1, [pc, #88]	; (4d6c <scalbn+0xc0>)
    4d14:	f000 f832 	bl	4d7c <copysign>
    4d18:	4a13      	ldr	r2, [pc, #76]	; (4d68 <scalbn+0xbc>)
    4d1a:	4b14      	ldr	r3, [pc, #80]	; (4d6c <scalbn+0xc0>)
    4d1c:	f001 f92e 	bl	5f7c <__aeabi_dmul>
    4d20:	e7e5      	b.n	4cee <scalbn+0x42>
    4d22:	0002      	movs	r2, r0
    4d24:	000b      	movs	r3, r1
    4d26:	4812      	ldr	r0, [pc, #72]	; (4d70 <scalbn+0xc4>)
    4d28:	4912      	ldr	r1, [pc, #72]	; (4d74 <scalbn+0xc8>)
    4d2a:	f000 f827 	bl	4d7c <copysign>
    4d2e:	4a10      	ldr	r2, [pc, #64]	; (4d70 <scalbn+0xc4>)
    4d30:	4b10      	ldr	r3, [pc, #64]	; (4d74 <scalbn+0xc8>)
    4d32:	f001 f923 	bl	5f7c <__aeabi_dmul>
    4d36:	e7da      	b.n	4cee <scalbn+0x42>
    4d38:	4c08      	ldr	r4, [pc, #32]	; (4d5c <scalbn+0xb0>)
    4d3a:	3336      	adds	r3, #54	; 0x36
    4d3c:	4022      	ands	r2, r4
    4d3e:	051b      	lsls	r3, r3, #20
    4d40:	4313      	orrs	r3, r2
    4d42:	0019      	movs	r1, r3
    4d44:	2200      	movs	r2, #0
    4d46:	4b0c      	ldr	r3, [pc, #48]	; (4d78 <scalbn+0xcc>)
    4d48:	f001 f918 	bl	5f7c <__aeabi_dmul>
    4d4c:	e7cf      	b.n	4cee <scalbn+0x42>
    4d4e:	46c0      	nop			; (mov r8, r8)
    4d50:	43500000 	.word	0x43500000
    4d54:	ffff3cb0 	.word	0xffff3cb0
    4d58:	000007fe 	.word	0x000007fe
    4d5c:	800fffff 	.word	0x800fffff
    4d60:	000007ff 	.word	0x000007ff
    4d64:	0000c350 	.word	0x0000c350
    4d68:	c2f8f359 	.word	0xc2f8f359
    4d6c:	01a56e1f 	.word	0x01a56e1f
    4d70:	8800759c 	.word	0x8800759c
    4d74:	7e37e43c 	.word	0x7e37e43c
    4d78:	3c900000 	.word	0x3c900000

00004d7c <copysign>:
    4d7c:	b530      	push	{r4, r5, lr}
    4d7e:	004a      	lsls	r2, r1, #1
    4d80:	0fdb      	lsrs	r3, r3, #31
    4d82:	07db      	lsls	r3, r3, #31
    4d84:	0852      	lsrs	r2, r2, #1
    4d86:	431a      	orrs	r2, r3
    4d88:	0011      	movs	r1, r2
    4d8a:	bd30      	pop	{r4, r5, pc}

00004d8c <__udivsi3>:
    4d8c:	2200      	movs	r2, #0
    4d8e:	0843      	lsrs	r3, r0, #1
    4d90:	428b      	cmp	r3, r1
    4d92:	d374      	bcc.n	4e7e <__udivsi3+0xf2>
    4d94:	0903      	lsrs	r3, r0, #4
    4d96:	428b      	cmp	r3, r1
    4d98:	d35f      	bcc.n	4e5a <__udivsi3+0xce>
    4d9a:	0a03      	lsrs	r3, r0, #8
    4d9c:	428b      	cmp	r3, r1
    4d9e:	d344      	bcc.n	4e2a <__udivsi3+0x9e>
    4da0:	0b03      	lsrs	r3, r0, #12
    4da2:	428b      	cmp	r3, r1
    4da4:	d328      	bcc.n	4df8 <__udivsi3+0x6c>
    4da6:	0c03      	lsrs	r3, r0, #16
    4da8:	428b      	cmp	r3, r1
    4daa:	d30d      	bcc.n	4dc8 <__udivsi3+0x3c>
    4dac:	22ff      	movs	r2, #255	; 0xff
    4dae:	0209      	lsls	r1, r1, #8
    4db0:	ba12      	rev	r2, r2
    4db2:	0c03      	lsrs	r3, r0, #16
    4db4:	428b      	cmp	r3, r1
    4db6:	d302      	bcc.n	4dbe <__udivsi3+0x32>
    4db8:	1212      	asrs	r2, r2, #8
    4dba:	0209      	lsls	r1, r1, #8
    4dbc:	d065      	beq.n	4e8a <__udivsi3+0xfe>
    4dbe:	0b03      	lsrs	r3, r0, #12
    4dc0:	428b      	cmp	r3, r1
    4dc2:	d319      	bcc.n	4df8 <__udivsi3+0x6c>
    4dc4:	e000      	b.n	4dc8 <__udivsi3+0x3c>
    4dc6:	0a09      	lsrs	r1, r1, #8
    4dc8:	0bc3      	lsrs	r3, r0, #15
    4dca:	428b      	cmp	r3, r1
    4dcc:	d301      	bcc.n	4dd2 <__udivsi3+0x46>
    4dce:	03cb      	lsls	r3, r1, #15
    4dd0:	1ac0      	subs	r0, r0, r3
    4dd2:	4152      	adcs	r2, r2
    4dd4:	0b83      	lsrs	r3, r0, #14
    4dd6:	428b      	cmp	r3, r1
    4dd8:	d301      	bcc.n	4dde <__udivsi3+0x52>
    4dda:	038b      	lsls	r3, r1, #14
    4ddc:	1ac0      	subs	r0, r0, r3
    4dde:	4152      	adcs	r2, r2
    4de0:	0b43      	lsrs	r3, r0, #13
    4de2:	428b      	cmp	r3, r1
    4de4:	d301      	bcc.n	4dea <__udivsi3+0x5e>
    4de6:	034b      	lsls	r3, r1, #13
    4de8:	1ac0      	subs	r0, r0, r3
    4dea:	4152      	adcs	r2, r2
    4dec:	0b03      	lsrs	r3, r0, #12
    4dee:	428b      	cmp	r3, r1
    4df0:	d301      	bcc.n	4df6 <__udivsi3+0x6a>
    4df2:	030b      	lsls	r3, r1, #12
    4df4:	1ac0      	subs	r0, r0, r3
    4df6:	4152      	adcs	r2, r2
    4df8:	0ac3      	lsrs	r3, r0, #11
    4dfa:	428b      	cmp	r3, r1
    4dfc:	d301      	bcc.n	4e02 <__udivsi3+0x76>
    4dfe:	02cb      	lsls	r3, r1, #11
    4e00:	1ac0      	subs	r0, r0, r3
    4e02:	4152      	adcs	r2, r2
    4e04:	0a83      	lsrs	r3, r0, #10
    4e06:	428b      	cmp	r3, r1
    4e08:	d301      	bcc.n	4e0e <__udivsi3+0x82>
    4e0a:	028b      	lsls	r3, r1, #10
    4e0c:	1ac0      	subs	r0, r0, r3
    4e0e:	4152      	adcs	r2, r2
    4e10:	0a43      	lsrs	r3, r0, #9
    4e12:	428b      	cmp	r3, r1
    4e14:	d301      	bcc.n	4e1a <__udivsi3+0x8e>
    4e16:	024b      	lsls	r3, r1, #9
    4e18:	1ac0      	subs	r0, r0, r3
    4e1a:	4152      	adcs	r2, r2
    4e1c:	0a03      	lsrs	r3, r0, #8
    4e1e:	428b      	cmp	r3, r1
    4e20:	d301      	bcc.n	4e26 <__udivsi3+0x9a>
    4e22:	020b      	lsls	r3, r1, #8
    4e24:	1ac0      	subs	r0, r0, r3
    4e26:	4152      	adcs	r2, r2
    4e28:	d2cd      	bcs.n	4dc6 <__udivsi3+0x3a>
    4e2a:	09c3      	lsrs	r3, r0, #7
    4e2c:	428b      	cmp	r3, r1
    4e2e:	d301      	bcc.n	4e34 <__udivsi3+0xa8>
    4e30:	01cb      	lsls	r3, r1, #7
    4e32:	1ac0      	subs	r0, r0, r3
    4e34:	4152      	adcs	r2, r2
    4e36:	0983      	lsrs	r3, r0, #6
    4e38:	428b      	cmp	r3, r1
    4e3a:	d301      	bcc.n	4e40 <__udivsi3+0xb4>
    4e3c:	018b      	lsls	r3, r1, #6
    4e3e:	1ac0      	subs	r0, r0, r3
    4e40:	4152      	adcs	r2, r2
    4e42:	0943      	lsrs	r3, r0, #5
    4e44:	428b      	cmp	r3, r1
    4e46:	d301      	bcc.n	4e4c <__udivsi3+0xc0>
    4e48:	014b      	lsls	r3, r1, #5
    4e4a:	1ac0      	subs	r0, r0, r3
    4e4c:	4152      	adcs	r2, r2
    4e4e:	0903      	lsrs	r3, r0, #4
    4e50:	428b      	cmp	r3, r1
    4e52:	d301      	bcc.n	4e58 <__udivsi3+0xcc>
    4e54:	010b      	lsls	r3, r1, #4
    4e56:	1ac0      	subs	r0, r0, r3
    4e58:	4152      	adcs	r2, r2
    4e5a:	08c3      	lsrs	r3, r0, #3
    4e5c:	428b      	cmp	r3, r1
    4e5e:	d301      	bcc.n	4e64 <__udivsi3+0xd8>
    4e60:	00cb      	lsls	r3, r1, #3
    4e62:	1ac0      	subs	r0, r0, r3
    4e64:	4152      	adcs	r2, r2
    4e66:	0883      	lsrs	r3, r0, #2
    4e68:	428b      	cmp	r3, r1
    4e6a:	d301      	bcc.n	4e70 <__udivsi3+0xe4>
    4e6c:	008b      	lsls	r3, r1, #2
    4e6e:	1ac0      	subs	r0, r0, r3
    4e70:	4152      	adcs	r2, r2
    4e72:	0843      	lsrs	r3, r0, #1
    4e74:	428b      	cmp	r3, r1
    4e76:	d301      	bcc.n	4e7c <__udivsi3+0xf0>
    4e78:	004b      	lsls	r3, r1, #1
    4e7a:	1ac0      	subs	r0, r0, r3
    4e7c:	4152      	adcs	r2, r2
    4e7e:	1a41      	subs	r1, r0, r1
    4e80:	d200      	bcs.n	4e84 <__udivsi3+0xf8>
    4e82:	4601      	mov	r1, r0
    4e84:	4152      	adcs	r2, r2
    4e86:	4610      	mov	r0, r2
    4e88:	4770      	bx	lr
    4e8a:	e7ff      	b.n	4e8c <__udivsi3+0x100>
    4e8c:	b501      	push	{r0, lr}
    4e8e:	2000      	movs	r0, #0
    4e90:	f000 f8f0 	bl	5074 <__aeabi_idiv0>
    4e94:	bd02      	pop	{r1, pc}
    4e96:	46c0      	nop			; (mov r8, r8)

00004e98 <__aeabi_uidivmod>:
    4e98:	2900      	cmp	r1, #0
    4e9a:	d0f7      	beq.n	4e8c <__udivsi3+0x100>
    4e9c:	e776      	b.n	4d8c <__udivsi3>
    4e9e:	4770      	bx	lr

00004ea0 <__divsi3>:
    4ea0:	4603      	mov	r3, r0
    4ea2:	430b      	orrs	r3, r1
    4ea4:	d47f      	bmi.n	4fa6 <__divsi3+0x106>
    4ea6:	2200      	movs	r2, #0
    4ea8:	0843      	lsrs	r3, r0, #1
    4eaa:	428b      	cmp	r3, r1
    4eac:	d374      	bcc.n	4f98 <__divsi3+0xf8>
    4eae:	0903      	lsrs	r3, r0, #4
    4eb0:	428b      	cmp	r3, r1
    4eb2:	d35f      	bcc.n	4f74 <__divsi3+0xd4>
    4eb4:	0a03      	lsrs	r3, r0, #8
    4eb6:	428b      	cmp	r3, r1
    4eb8:	d344      	bcc.n	4f44 <__divsi3+0xa4>
    4eba:	0b03      	lsrs	r3, r0, #12
    4ebc:	428b      	cmp	r3, r1
    4ebe:	d328      	bcc.n	4f12 <__divsi3+0x72>
    4ec0:	0c03      	lsrs	r3, r0, #16
    4ec2:	428b      	cmp	r3, r1
    4ec4:	d30d      	bcc.n	4ee2 <__divsi3+0x42>
    4ec6:	22ff      	movs	r2, #255	; 0xff
    4ec8:	0209      	lsls	r1, r1, #8
    4eca:	ba12      	rev	r2, r2
    4ecc:	0c03      	lsrs	r3, r0, #16
    4ece:	428b      	cmp	r3, r1
    4ed0:	d302      	bcc.n	4ed8 <__divsi3+0x38>
    4ed2:	1212      	asrs	r2, r2, #8
    4ed4:	0209      	lsls	r1, r1, #8
    4ed6:	d065      	beq.n	4fa4 <__divsi3+0x104>
    4ed8:	0b03      	lsrs	r3, r0, #12
    4eda:	428b      	cmp	r3, r1
    4edc:	d319      	bcc.n	4f12 <__divsi3+0x72>
    4ede:	e000      	b.n	4ee2 <__divsi3+0x42>
    4ee0:	0a09      	lsrs	r1, r1, #8
    4ee2:	0bc3      	lsrs	r3, r0, #15
    4ee4:	428b      	cmp	r3, r1
    4ee6:	d301      	bcc.n	4eec <__divsi3+0x4c>
    4ee8:	03cb      	lsls	r3, r1, #15
    4eea:	1ac0      	subs	r0, r0, r3
    4eec:	4152      	adcs	r2, r2
    4eee:	0b83      	lsrs	r3, r0, #14
    4ef0:	428b      	cmp	r3, r1
    4ef2:	d301      	bcc.n	4ef8 <__divsi3+0x58>
    4ef4:	038b      	lsls	r3, r1, #14
    4ef6:	1ac0      	subs	r0, r0, r3
    4ef8:	4152      	adcs	r2, r2
    4efa:	0b43      	lsrs	r3, r0, #13
    4efc:	428b      	cmp	r3, r1
    4efe:	d301      	bcc.n	4f04 <__divsi3+0x64>
    4f00:	034b      	lsls	r3, r1, #13
    4f02:	1ac0      	subs	r0, r0, r3
    4f04:	4152      	adcs	r2, r2
    4f06:	0b03      	lsrs	r3, r0, #12
    4f08:	428b      	cmp	r3, r1
    4f0a:	d301      	bcc.n	4f10 <__divsi3+0x70>
    4f0c:	030b      	lsls	r3, r1, #12
    4f0e:	1ac0      	subs	r0, r0, r3
    4f10:	4152      	adcs	r2, r2
    4f12:	0ac3      	lsrs	r3, r0, #11
    4f14:	428b      	cmp	r3, r1
    4f16:	d301      	bcc.n	4f1c <__divsi3+0x7c>
    4f18:	02cb      	lsls	r3, r1, #11
    4f1a:	1ac0      	subs	r0, r0, r3
    4f1c:	4152      	adcs	r2, r2
    4f1e:	0a83      	lsrs	r3, r0, #10
    4f20:	428b      	cmp	r3, r1
    4f22:	d301      	bcc.n	4f28 <__divsi3+0x88>
    4f24:	028b      	lsls	r3, r1, #10
    4f26:	1ac0      	subs	r0, r0, r3
    4f28:	4152      	adcs	r2, r2
    4f2a:	0a43      	lsrs	r3, r0, #9
    4f2c:	428b      	cmp	r3, r1
    4f2e:	d301      	bcc.n	4f34 <__divsi3+0x94>
    4f30:	024b      	lsls	r3, r1, #9
    4f32:	1ac0      	subs	r0, r0, r3
    4f34:	4152      	adcs	r2, r2
    4f36:	0a03      	lsrs	r3, r0, #8
    4f38:	428b      	cmp	r3, r1
    4f3a:	d301      	bcc.n	4f40 <__divsi3+0xa0>
    4f3c:	020b      	lsls	r3, r1, #8
    4f3e:	1ac0      	subs	r0, r0, r3
    4f40:	4152      	adcs	r2, r2
    4f42:	d2cd      	bcs.n	4ee0 <__divsi3+0x40>
    4f44:	09c3      	lsrs	r3, r0, #7
    4f46:	428b      	cmp	r3, r1
    4f48:	d301      	bcc.n	4f4e <__divsi3+0xae>
    4f4a:	01cb      	lsls	r3, r1, #7
    4f4c:	1ac0      	subs	r0, r0, r3
    4f4e:	4152      	adcs	r2, r2
    4f50:	0983      	lsrs	r3, r0, #6
    4f52:	428b      	cmp	r3, r1
    4f54:	d301      	bcc.n	4f5a <__divsi3+0xba>
    4f56:	018b      	lsls	r3, r1, #6
    4f58:	1ac0      	subs	r0, r0, r3
    4f5a:	4152      	adcs	r2, r2
    4f5c:	0943      	lsrs	r3, r0, #5
    4f5e:	428b      	cmp	r3, r1
    4f60:	d301      	bcc.n	4f66 <__divsi3+0xc6>
    4f62:	014b      	lsls	r3, r1, #5
    4f64:	1ac0      	subs	r0, r0, r3
    4f66:	4152      	adcs	r2, r2
    4f68:	0903      	lsrs	r3, r0, #4
    4f6a:	428b      	cmp	r3, r1
    4f6c:	d301      	bcc.n	4f72 <__divsi3+0xd2>
    4f6e:	010b      	lsls	r3, r1, #4
    4f70:	1ac0      	subs	r0, r0, r3
    4f72:	4152      	adcs	r2, r2
    4f74:	08c3      	lsrs	r3, r0, #3
    4f76:	428b      	cmp	r3, r1
    4f78:	d301      	bcc.n	4f7e <__divsi3+0xde>
    4f7a:	00cb      	lsls	r3, r1, #3
    4f7c:	1ac0      	subs	r0, r0, r3
    4f7e:	4152      	adcs	r2, r2
    4f80:	0883      	lsrs	r3, r0, #2
    4f82:	428b      	cmp	r3, r1
    4f84:	d301      	bcc.n	4f8a <__divsi3+0xea>
    4f86:	008b      	lsls	r3, r1, #2
    4f88:	1ac0      	subs	r0, r0, r3
    4f8a:	4152      	adcs	r2, r2
    4f8c:	0843      	lsrs	r3, r0, #1
    4f8e:	428b      	cmp	r3, r1
    4f90:	d301      	bcc.n	4f96 <__divsi3+0xf6>
    4f92:	004b      	lsls	r3, r1, #1
    4f94:	1ac0      	subs	r0, r0, r3
    4f96:	4152      	adcs	r2, r2
    4f98:	1a41      	subs	r1, r0, r1
    4f9a:	d200      	bcs.n	4f9e <__divsi3+0xfe>
    4f9c:	4601      	mov	r1, r0
    4f9e:	4152      	adcs	r2, r2
    4fa0:	4610      	mov	r0, r2
    4fa2:	4770      	bx	lr
    4fa4:	e05d      	b.n	5062 <__divsi3+0x1c2>
    4fa6:	0fca      	lsrs	r2, r1, #31
    4fa8:	d000      	beq.n	4fac <__divsi3+0x10c>
    4faa:	4249      	negs	r1, r1
    4fac:	1003      	asrs	r3, r0, #32
    4fae:	d300      	bcc.n	4fb2 <__divsi3+0x112>
    4fb0:	4240      	negs	r0, r0
    4fb2:	4053      	eors	r3, r2
    4fb4:	2200      	movs	r2, #0
    4fb6:	469c      	mov	ip, r3
    4fb8:	0903      	lsrs	r3, r0, #4
    4fba:	428b      	cmp	r3, r1
    4fbc:	d32d      	bcc.n	501a <__divsi3+0x17a>
    4fbe:	0a03      	lsrs	r3, r0, #8
    4fc0:	428b      	cmp	r3, r1
    4fc2:	d312      	bcc.n	4fea <__divsi3+0x14a>
    4fc4:	22fc      	movs	r2, #252	; 0xfc
    4fc6:	0189      	lsls	r1, r1, #6
    4fc8:	ba12      	rev	r2, r2
    4fca:	0a03      	lsrs	r3, r0, #8
    4fcc:	428b      	cmp	r3, r1
    4fce:	d30c      	bcc.n	4fea <__divsi3+0x14a>
    4fd0:	0189      	lsls	r1, r1, #6
    4fd2:	1192      	asrs	r2, r2, #6
    4fd4:	428b      	cmp	r3, r1
    4fd6:	d308      	bcc.n	4fea <__divsi3+0x14a>
    4fd8:	0189      	lsls	r1, r1, #6
    4fda:	1192      	asrs	r2, r2, #6
    4fdc:	428b      	cmp	r3, r1
    4fde:	d304      	bcc.n	4fea <__divsi3+0x14a>
    4fe0:	0189      	lsls	r1, r1, #6
    4fe2:	d03a      	beq.n	505a <__divsi3+0x1ba>
    4fe4:	1192      	asrs	r2, r2, #6
    4fe6:	e000      	b.n	4fea <__divsi3+0x14a>
    4fe8:	0989      	lsrs	r1, r1, #6
    4fea:	09c3      	lsrs	r3, r0, #7
    4fec:	428b      	cmp	r3, r1
    4fee:	d301      	bcc.n	4ff4 <__divsi3+0x154>
    4ff0:	01cb      	lsls	r3, r1, #7
    4ff2:	1ac0      	subs	r0, r0, r3
    4ff4:	4152      	adcs	r2, r2
    4ff6:	0983      	lsrs	r3, r0, #6
    4ff8:	428b      	cmp	r3, r1
    4ffa:	d301      	bcc.n	5000 <__divsi3+0x160>
    4ffc:	018b      	lsls	r3, r1, #6
    4ffe:	1ac0      	subs	r0, r0, r3
    5000:	4152      	adcs	r2, r2
    5002:	0943      	lsrs	r3, r0, #5
    5004:	428b      	cmp	r3, r1
    5006:	d301      	bcc.n	500c <__divsi3+0x16c>
    5008:	014b      	lsls	r3, r1, #5
    500a:	1ac0      	subs	r0, r0, r3
    500c:	4152      	adcs	r2, r2
    500e:	0903      	lsrs	r3, r0, #4
    5010:	428b      	cmp	r3, r1
    5012:	d301      	bcc.n	5018 <__divsi3+0x178>
    5014:	010b      	lsls	r3, r1, #4
    5016:	1ac0      	subs	r0, r0, r3
    5018:	4152      	adcs	r2, r2
    501a:	08c3      	lsrs	r3, r0, #3
    501c:	428b      	cmp	r3, r1
    501e:	d301      	bcc.n	5024 <__divsi3+0x184>
    5020:	00cb      	lsls	r3, r1, #3
    5022:	1ac0      	subs	r0, r0, r3
    5024:	4152      	adcs	r2, r2
    5026:	0883      	lsrs	r3, r0, #2
    5028:	428b      	cmp	r3, r1
    502a:	d301      	bcc.n	5030 <__divsi3+0x190>
    502c:	008b      	lsls	r3, r1, #2
    502e:	1ac0      	subs	r0, r0, r3
    5030:	4152      	adcs	r2, r2
    5032:	d2d9      	bcs.n	4fe8 <__divsi3+0x148>
    5034:	0843      	lsrs	r3, r0, #1
    5036:	428b      	cmp	r3, r1
    5038:	d301      	bcc.n	503e <__divsi3+0x19e>
    503a:	004b      	lsls	r3, r1, #1
    503c:	1ac0      	subs	r0, r0, r3
    503e:	4152      	adcs	r2, r2
    5040:	1a41      	subs	r1, r0, r1
    5042:	d200      	bcs.n	5046 <__divsi3+0x1a6>
    5044:	4601      	mov	r1, r0
    5046:	4663      	mov	r3, ip
    5048:	4152      	adcs	r2, r2
    504a:	105b      	asrs	r3, r3, #1
    504c:	4610      	mov	r0, r2
    504e:	d301      	bcc.n	5054 <__divsi3+0x1b4>
    5050:	4240      	negs	r0, r0
    5052:	2b00      	cmp	r3, #0
    5054:	d500      	bpl.n	5058 <__divsi3+0x1b8>
    5056:	4249      	negs	r1, r1
    5058:	4770      	bx	lr
    505a:	4663      	mov	r3, ip
    505c:	105b      	asrs	r3, r3, #1
    505e:	d300      	bcc.n	5062 <__divsi3+0x1c2>
    5060:	4240      	negs	r0, r0
    5062:	b501      	push	{r0, lr}
    5064:	2000      	movs	r0, #0
    5066:	f000 f805 	bl	5074 <__aeabi_idiv0>
    506a:	bd02      	pop	{r1, pc}

0000506c <__aeabi_idivmod>:
    506c:	2900      	cmp	r1, #0
    506e:	d0f8      	beq.n	5062 <__divsi3+0x1c2>
    5070:	e716      	b.n	4ea0 <__divsi3>
    5072:	4770      	bx	lr

00005074 <__aeabi_idiv0>:
    5074:	4770      	bx	lr
    5076:	46c0      	nop			; (mov r8, r8)

00005078 <__aeabi_cdrcmple>:
    5078:	4684      	mov	ip, r0
    507a:	1c10      	adds	r0, r2, #0
    507c:	4662      	mov	r2, ip
    507e:	468c      	mov	ip, r1
    5080:	1c19      	adds	r1, r3, #0
    5082:	4663      	mov	r3, ip
    5084:	e000      	b.n	5088 <__aeabi_cdcmpeq>
    5086:	46c0      	nop			; (mov r8, r8)

00005088 <__aeabi_cdcmpeq>:
    5088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    508a:	f000 ff15 	bl	5eb8 <__ledf2>
    508e:	2800      	cmp	r0, #0
    5090:	d401      	bmi.n	5096 <__aeabi_cdcmpeq+0xe>
    5092:	2100      	movs	r1, #0
    5094:	42c8      	cmn	r0, r1
    5096:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00005098 <__aeabi_dcmpeq>:
    5098:	b510      	push	{r4, lr}
    509a:	f000 fe6f 	bl	5d7c <__eqdf2>
    509e:	4240      	negs	r0, r0
    50a0:	3001      	adds	r0, #1
    50a2:	bd10      	pop	{r4, pc}

000050a4 <__aeabi_dcmplt>:
    50a4:	b510      	push	{r4, lr}
    50a6:	f000 ff07 	bl	5eb8 <__ledf2>
    50aa:	2800      	cmp	r0, #0
    50ac:	db01      	blt.n	50b2 <__aeabi_dcmplt+0xe>
    50ae:	2000      	movs	r0, #0
    50b0:	bd10      	pop	{r4, pc}
    50b2:	2001      	movs	r0, #1
    50b4:	bd10      	pop	{r4, pc}
    50b6:	46c0      	nop			; (mov r8, r8)

000050b8 <__aeabi_dcmple>:
    50b8:	b510      	push	{r4, lr}
    50ba:	f000 fefd 	bl	5eb8 <__ledf2>
    50be:	2800      	cmp	r0, #0
    50c0:	dd01      	ble.n	50c6 <__aeabi_dcmple+0xe>
    50c2:	2000      	movs	r0, #0
    50c4:	bd10      	pop	{r4, pc}
    50c6:	2001      	movs	r0, #1
    50c8:	bd10      	pop	{r4, pc}
    50ca:	46c0      	nop			; (mov r8, r8)

000050cc <__aeabi_dcmpgt>:
    50cc:	b510      	push	{r4, lr}
    50ce:	f000 fe8f 	bl	5df0 <__gedf2>
    50d2:	2800      	cmp	r0, #0
    50d4:	dc01      	bgt.n	50da <__aeabi_dcmpgt+0xe>
    50d6:	2000      	movs	r0, #0
    50d8:	bd10      	pop	{r4, pc}
    50da:	2001      	movs	r0, #1
    50dc:	bd10      	pop	{r4, pc}
    50de:	46c0      	nop			; (mov r8, r8)

000050e0 <__aeabi_dcmpge>:
    50e0:	b510      	push	{r4, lr}
    50e2:	f000 fe85 	bl	5df0 <__gedf2>
    50e6:	2800      	cmp	r0, #0
    50e8:	da01      	bge.n	50ee <__aeabi_dcmpge+0xe>
    50ea:	2000      	movs	r0, #0
    50ec:	bd10      	pop	{r4, pc}
    50ee:	2001      	movs	r0, #1
    50f0:	bd10      	pop	{r4, pc}
    50f2:	46c0      	nop			; (mov r8, r8)

000050f4 <__aeabi_dadd>:
    50f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50f6:	4645      	mov	r5, r8
    50f8:	46de      	mov	lr, fp
    50fa:	4657      	mov	r7, sl
    50fc:	464e      	mov	r6, r9
    50fe:	030c      	lsls	r4, r1, #12
    5100:	b5e0      	push	{r5, r6, r7, lr}
    5102:	004e      	lsls	r6, r1, #1
    5104:	0fc9      	lsrs	r1, r1, #31
    5106:	4688      	mov	r8, r1
    5108:	000d      	movs	r5, r1
    510a:	0a61      	lsrs	r1, r4, #9
    510c:	0f44      	lsrs	r4, r0, #29
    510e:	430c      	orrs	r4, r1
    5110:	00c7      	lsls	r7, r0, #3
    5112:	0319      	lsls	r1, r3, #12
    5114:	0058      	lsls	r0, r3, #1
    5116:	0fdb      	lsrs	r3, r3, #31
    5118:	469b      	mov	fp, r3
    511a:	0a4b      	lsrs	r3, r1, #9
    511c:	0f51      	lsrs	r1, r2, #29
    511e:	430b      	orrs	r3, r1
    5120:	0d76      	lsrs	r6, r6, #21
    5122:	0d40      	lsrs	r0, r0, #21
    5124:	0019      	movs	r1, r3
    5126:	00d2      	lsls	r2, r2, #3
    5128:	45d8      	cmp	r8, fp
    512a:	d100      	bne.n	512e <__aeabi_dadd+0x3a>
    512c:	e0ae      	b.n	528c <__aeabi_dadd+0x198>
    512e:	1a35      	subs	r5, r6, r0
    5130:	2d00      	cmp	r5, #0
    5132:	dc00      	bgt.n	5136 <__aeabi_dadd+0x42>
    5134:	e0f6      	b.n	5324 <__aeabi_dadd+0x230>
    5136:	2800      	cmp	r0, #0
    5138:	d10f      	bne.n	515a <__aeabi_dadd+0x66>
    513a:	4313      	orrs	r3, r2
    513c:	d100      	bne.n	5140 <__aeabi_dadd+0x4c>
    513e:	e0db      	b.n	52f8 <__aeabi_dadd+0x204>
    5140:	1e6b      	subs	r3, r5, #1
    5142:	2b00      	cmp	r3, #0
    5144:	d000      	beq.n	5148 <__aeabi_dadd+0x54>
    5146:	e137      	b.n	53b8 <__aeabi_dadd+0x2c4>
    5148:	1aba      	subs	r2, r7, r2
    514a:	4297      	cmp	r7, r2
    514c:	41bf      	sbcs	r7, r7
    514e:	1a64      	subs	r4, r4, r1
    5150:	427f      	negs	r7, r7
    5152:	1be4      	subs	r4, r4, r7
    5154:	2601      	movs	r6, #1
    5156:	0017      	movs	r7, r2
    5158:	e024      	b.n	51a4 <__aeabi_dadd+0xb0>
    515a:	4bc6      	ldr	r3, [pc, #792]	; (5474 <__aeabi_dadd+0x380>)
    515c:	429e      	cmp	r6, r3
    515e:	d04d      	beq.n	51fc <__aeabi_dadd+0x108>
    5160:	2380      	movs	r3, #128	; 0x80
    5162:	041b      	lsls	r3, r3, #16
    5164:	4319      	orrs	r1, r3
    5166:	2d38      	cmp	r5, #56	; 0x38
    5168:	dd00      	ble.n	516c <__aeabi_dadd+0x78>
    516a:	e107      	b.n	537c <__aeabi_dadd+0x288>
    516c:	2d1f      	cmp	r5, #31
    516e:	dd00      	ble.n	5172 <__aeabi_dadd+0x7e>
    5170:	e138      	b.n	53e4 <__aeabi_dadd+0x2f0>
    5172:	2020      	movs	r0, #32
    5174:	1b43      	subs	r3, r0, r5
    5176:	469a      	mov	sl, r3
    5178:	000b      	movs	r3, r1
    517a:	4650      	mov	r0, sl
    517c:	4083      	lsls	r3, r0
    517e:	4699      	mov	r9, r3
    5180:	0013      	movs	r3, r2
    5182:	4648      	mov	r0, r9
    5184:	40eb      	lsrs	r3, r5
    5186:	4318      	orrs	r0, r3
    5188:	0003      	movs	r3, r0
    518a:	4650      	mov	r0, sl
    518c:	4082      	lsls	r2, r0
    518e:	1e50      	subs	r0, r2, #1
    5190:	4182      	sbcs	r2, r0
    5192:	40e9      	lsrs	r1, r5
    5194:	431a      	orrs	r2, r3
    5196:	1aba      	subs	r2, r7, r2
    5198:	1a61      	subs	r1, r4, r1
    519a:	4297      	cmp	r7, r2
    519c:	41a4      	sbcs	r4, r4
    519e:	0017      	movs	r7, r2
    51a0:	4264      	negs	r4, r4
    51a2:	1b0c      	subs	r4, r1, r4
    51a4:	0223      	lsls	r3, r4, #8
    51a6:	d562      	bpl.n	526e <__aeabi_dadd+0x17a>
    51a8:	0264      	lsls	r4, r4, #9
    51aa:	0a65      	lsrs	r5, r4, #9
    51ac:	2d00      	cmp	r5, #0
    51ae:	d100      	bne.n	51b2 <__aeabi_dadd+0xbe>
    51b0:	e0df      	b.n	5372 <__aeabi_dadd+0x27e>
    51b2:	0028      	movs	r0, r5
    51b4:	f001 fd12 	bl	6bdc <__clzsi2>
    51b8:	0003      	movs	r3, r0
    51ba:	3b08      	subs	r3, #8
    51bc:	2b1f      	cmp	r3, #31
    51be:	dd00      	ble.n	51c2 <__aeabi_dadd+0xce>
    51c0:	e0d2      	b.n	5368 <__aeabi_dadd+0x274>
    51c2:	2220      	movs	r2, #32
    51c4:	003c      	movs	r4, r7
    51c6:	1ad2      	subs	r2, r2, r3
    51c8:	409d      	lsls	r5, r3
    51ca:	40d4      	lsrs	r4, r2
    51cc:	409f      	lsls	r7, r3
    51ce:	4325      	orrs	r5, r4
    51d0:	429e      	cmp	r6, r3
    51d2:	dd00      	ble.n	51d6 <__aeabi_dadd+0xe2>
    51d4:	e0c4      	b.n	5360 <__aeabi_dadd+0x26c>
    51d6:	1b9e      	subs	r6, r3, r6
    51d8:	1c73      	adds	r3, r6, #1
    51da:	2b1f      	cmp	r3, #31
    51dc:	dd00      	ble.n	51e0 <__aeabi_dadd+0xec>
    51de:	e0f1      	b.n	53c4 <__aeabi_dadd+0x2d0>
    51e0:	2220      	movs	r2, #32
    51e2:	0038      	movs	r0, r7
    51e4:	0029      	movs	r1, r5
    51e6:	1ad2      	subs	r2, r2, r3
    51e8:	40d8      	lsrs	r0, r3
    51ea:	4091      	lsls	r1, r2
    51ec:	4097      	lsls	r7, r2
    51ee:	002c      	movs	r4, r5
    51f0:	4301      	orrs	r1, r0
    51f2:	1e78      	subs	r0, r7, #1
    51f4:	4187      	sbcs	r7, r0
    51f6:	40dc      	lsrs	r4, r3
    51f8:	2600      	movs	r6, #0
    51fa:	430f      	orrs	r7, r1
    51fc:	077b      	lsls	r3, r7, #29
    51fe:	d009      	beq.n	5214 <__aeabi_dadd+0x120>
    5200:	230f      	movs	r3, #15
    5202:	403b      	ands	r3, r7
    5204:	2b04      	cmp	r3, #4
    5206:	d005      	beq.n	5214 <__aeabi_dadd+0x120>
    5208:	1d3b      	adds	r3, r7, #4
    520a:	42bb      	cmp	r3, r7
    520c:	41bf      	sbcs	r7, r7
    520e:	427f      	negs	r7, r7
    5210:	19e4      	adds	r4, r4, r7
    5212:	001f      	movs	r7, r3
    5214:	0223      	lsls	r3, r4, #8
    5216:	d52c      	bpl.n	5272 <__aeabi_dadd+0x17e>
    5218:	4b96      	ldr	r3, [pc, #600]	; (5474 <__aeabi_dadd+0x380>)
    521a:	3601      	adds	r6, #1
    521c:	429e      	cmp	r6, r3
    521e:	d100      	bne.n	5222 <__aeabi_dadd+0x12e>
    5220:	e09a      	b.n	5358 <__aeabi_dadd+0x264>
    5222:	4645      	mov	r5, r8
    5224:	4b94      	ldr	r3, [pc, #592]	; (5478 <__aeabi_dadd+0x384>)
    5226:	08ff      	lsrs	r7, r7, #3
    5228:	401c      	ands	r4, r3
    522a:	0760      	lsls	r0, r4, #29
    522c:	0576      	lsls	r6, r6, #21
    522e:	0264      	lsls	r4, r4, #9
    5230:	4307      	orrs	r7, r0
    5232:	0b24      	lsrs	r4, r4, #12
    5234:	0d76      	lsrs	r6, r6, #21
    5236:	2100      	movs	r1, #0
    5238:	0324      	lsls	r4, r4, #12
    523a:	0b23      	lsrs	r3, r4, #12
    523c:	0d0c      	lsrs	r4, r1, #20
    523e:	4a8f      	ldr	r2, [pc, #572]	; (547c <__aeabi_dadd+0x388>)
    5240:	0524      	lsls	r4, r4, #20
    5242:	431c      	orrs	r4, r3
    5244:	4014      	ands	r4, r2
    5246:	0533      	lsls	r3, r6, #20
    5248:	4323      	orrs	r3, r4
    524a:	005b      	lsls	r3, r3, #1
    524c:	07ed      	lsls	r5, r5, #31
    524e:	085b      	lsrs	r3, r3, #1
    5250:	432b      	orrs	r3, r5
    5252:	0038      	movs	r0, r7
    5254:	0019      	movs	r1, r3
    5256:	bc3c      	pop	{r2, r3, r4, r5}
    5258:	4690      	mov	r8, r2
    525a:	4699      	mov	r9, r3
    525c:	46a2      	mov	sl, r4
    525e:	46ab      	mov	fp, r5
    5260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5262:	4664      	mov	r4, ip
    5264:	4304      	orrs	r4, r0
    5266:	d100      	bne.n	526a <__aeabi_dadd+0x176>
    5268:	e211      	b.n	568e <__aeabi_dadd+0x59a>
    526a:	0004      	movs	r4, r0
    526c:	4667      	mov	r7, ip
    526e:	077b      	lsls	r3, r7, #29
    5270:	d1c6      	bne.n	5200 <__aeabi_dadd+0x10c>
    5272:	4645      	mov	r5, r8
    5274:	0760      	lsls	r0, r4, #29
    5276:	08ff      	lsrs	r7, r7, #3
    5278:	4307      	orrs	r7, r0
    527a:	08e4      	lsrs	r4, r4, #3
    527c:	4b7d      	ldr	r3, [pc, #500]	; (5474 <__aeabi_dadd+0x380>)
    527e:	429e      	cmp	r6, r3
    5280:	d030      	beq.n	52e4 <__aeabi_dadd+0x1f0>
    5282:	0324      	lsls	r4, r4, #12
    5284:	0576      	lsls	r6, r6, #21
    5286:	0b24      	lsrs	r4, r4, #12
    5288:	0d76      	lsrs	r6, r6, #21
    528a:	e7d4      	b.n	5236 <__aeabi_dadd+0x142>
    528c:	1a33      	subs	r3, r6, r0
    528e:	469a      	mov	sl, r3
    5290:	2b00      	cmp	r3, #0
    5292:	dd78      	ble.n	5386 <__aeabi_dadd+0x292>
    5294:	2800      	cmp	r0, #0
    5296:	d031      	beq.n	52fc <__aeabi_dadd+0x208>
    5298:	4876      	ldr	r0, [pc, #472]	; (5474 <__aeabi_dadd+0x380>)
    529a:	4286      	cmp	r6, r0
    529c:	d0ae      	beq.n	51fc <__aeabi_dadd+0x108>
    529e:	2080      	movs	r0, #128	; 0x80
    52a0:	0400      	lsls	r0, r0, #16
    52a2:	4301      	orrs	r1, r0
    52a4:	4653      	mov	r3, sl
    52a6:	2b38      	cmp	r3, #56	; 0x38
    52a8:	dc00      	bgt.n	52ac <__aeabi_dadd+0x1b8>
    52aa:	e0e9      	b.n	5480 <__aeabi_dadd+0x38c>
    52ac:	430a      	orrs	r2, r1
    52ae:	1e51      	subs	r1, r2, #1
    52b0:	418a      	sbcs	r2, r1
    52b2:	2100      	movs	r1, #0
    52b4:	19d2      	adds	r2, r2, r7
    52b6:	42ba      	cmp	r2, r7
    52b8:	41bf      	sbcs	r7, r7
    52ba:	1909      	adds	r1, r1, r4
    52bc:	427c      	negs	r4, r7
    52be:	0017      	movs	r7, r2
    52c0:	190c      	adds	r4, r1, r4
    52c2:	0223      	lsls	r3, r4, #8
    52c4:	d5d3      	bpl.n	526e <__aeabi_dadd+0x17a>
    52c6:	4b6b      	ldr	r3, [pc, #428]	; (5474 <__aeabi_dadd+0x380>)
    52c8:	3601      	adds	r6, #1
    52ca:	429e      	cmp	r6, r3
    52cc:	d100      	bne.n	52d0 <__aeabi_dadd+0x1dc>
    52ce:	e13a      	b.n	5546 <__aeabi_dadd+0x452>
    52d0:	2001      	movs	r0, #1
    52d2:	4b69      	ldr	r3, [pc, #420]	; (5478 <__aeabi_dadd+0x384>)
    52d4:	401c      	ands	r4, r3
    52d6:	087b      	lsrs	r3, r7, #1
    52d8:	4007      	ands	r7, r0
    52da:	431f      	orrs	r7, r3
    52dc:	07e0      	lsls	r0, r4, #31
    52de:	4307      	orrs	r7, r0
    52e0:	0864      	lsrs	r4, r4, #1
    52e2:	e78b      	b.n	51fc <__aeabi_dadd+0x108>
    52e4:	0023      	movs	r3, r4
    52e6:	433b      	orrs	r3, r7
    52e8:	d100      	bne.n	52ec <__aeabi_dadd+0x1f8>
    52ea:	e1cb      	b.n	5684 <__aeabi_dadd+0x590>
    52ec:	2280      	movs	r2, #128	; 0x80
    52ee:	0312      	lsls	r2, r2, #12
    52f0:	4314      	orrs	r4, r2
    52f2:	0324      	lsls	r4, r4, #12
    52f4:	0b24      	lsrs	r4, r4, #12
    52f6:	e79e      	b.n	5236 <__aeabi_dadd+0x142>
    52f8:	002e      	movs	r6, r5
    52fa:	e77f      	b.n	51fc <__aeabi_dadd+0x108>
    52fc:	0008      	movs	r0, r1
    52fe:	4310      	orrs	r0, r2
    5300:	d100      	bne.n	5304 <__aeabi_dadd+0x210>
    5302:	e0b4      	b.n	546e <__aeabi_dadd+0x37a>
    5304:	1e58      	subs	r0, r3, #1
    5306:	2800      	cmp	r0, #0
    5308:	d000      	beq.n	530c <__aeabi_dadd+0x218>
    530a:	e0de      	b.n	54ca <__aeabi_dadd+0x3d6>
    530c:	18ba      	adds	r2, r7, r2
    530e:	42ba      	cmp	r2, r7
    5310:	419b      	sbcs	r3, r3
    5312:	1864      	adds	r4, r4, r1
    5314:	425b      	negs	r3, r3
    5316:	18e4      	adds	r4, r4, r3
    5318:	0017      	movs	r7, r2
    531a:	2601      	movs	r6, #1
    531c:	0223      	lsls	r3, r4, #8
    531e:	d5a6      	bpl.n	526e <__aeabi_dadd+0x17a>
    5320:	2602      	movs	r6, #2
    5322:	e7d5      	b.n	52d0 <__aeabi_dadd+0x1dc>
    5324:	2d00      	cmp	r5, #0
    5326:	d16e      	bne.n	5406 <__aeabi_dadd+0x312>
    5328:	1c70      	adds	r0, r6, #1
    532a:	0540      	lsls	r0, r0, #21
    532c:	0d40      	lsrs	r0, r0, #21
    532e:	2801      	cmp	r0, #1
    5330:	dc00      	bgt.n	5334 <__aeabi_dadd+0x240>
    5332:	e0f9      	b.n	5528 <__aeabi_dadd+0x434>
    5334:	1ab8      	subs	r0, r7, r2
    5336:	4684      	mov	ip, r0
    5338:	4287      	cmp	r7, r0
    533a:	4180      	sbcs	r0, r0
    533c:	1ae5      	subs	r5, r4, r3
    533e:	4240      	negs	r0, r0
    5340:	1a2d      	subs	r5, r5, r0
    5342:	0228      	lsls	r0, r5, #8
    5344:	d400      	bmi.n	5348 <__aeabi_dadd+0x254>
    5346:	e089      	b.n	545c <__aeabi_dadd+0x368>
    5348:	1bd7      	subs	r7, r2, r7
    534a:	42ba      	cmp	r2, r7
    534c:	4192      	sbcs	r2, r2
    534e:	1b1c      	subs	r4, r3, r4
    5350:	4252      	negs	r2, r2
    5352:	1aa5      	subs	r5, r4, r2
    5354:	46d8      	mov	r8, fp
    5356:	e729      	b.n	51ac <__aeabi_dadd+0xb8>
    5358:	4645      	mov	r5, r8
    535a:	2400      	movs	r4, #0
    535c:	2700      	movs	r7, #0
    535e:	e76a      	b.n	5236 <__aeabi_dadd+0x142>
    5360:	4c45      	ldr	r4, [pc, #276]	; (5478 <__aeabi_dadd+0x384>)
    5362:	1af6      	subs	r6, r6, r3
    5364:	402c      	ands	r4, r5
    5366:	e749      	b.n	51fc <__aeabi_dadd+0x108>
    5368:	003d      	movs	r5, r7
    536a:	3828      	subs	r0, #40	; 0x28
    536c:	4085      	lsls	r5, r0
    536e:	2700      	movs	r7, #0
    5370:	e72e      	b.n	51d0 <__aeabi_dadd+0xdc>
    5372:	0038      	movs	r0, r7
    5374:	f001 fc32 	bl	6bdc <__clzsi2>
    5378:	3020      	adds	r0, #32
    537a:	e71d      	b.n	51b8 <__aeabi_dadd+0xc4>
    537c:	430a      	orrs	r2, r1
    537e:	1e51      	subs	r1, r2, #1
    5380:	418a      	sbcs	r2, r1
    5382:	2100      	movs	r1, #0
    5384:	e707      	b.n	5196 <__aeabi_dadd+0xa2>
    5386:	2b00      	cmp	r3, #0
    5388:	d000      	beq.n	538c <__aeabi_dadd+0x298>
    538a:	e0f3      	b.n	5574 <__aeabi_dadd+0x480>
    538c:	1c70      	adds	r0, r6, #1
    538e:	0543      	lsls	r3, r0, #21
    5390:	0d5b      	lsrs	r3, r3, #21
    5392:	2b01      	cmp	r3, #1
    5394:	dc00      	bgt.n	5398 <__aeabi_dadd+0x2a4>
    5396:	e0ad      	b.n	54f4 <__aeabi_dadd+0x400>
    5398:	4b36      	ldr	r3, [pc, #216]	; (5474 <__aeabi_dadd+0x380>)
    539a:	4298      	cmp	r0, r3
    539c:	d100      	bne.n	53a0 <__aeabi_dadd+0x2ac>
    539e:	e0d1      	b.n	5544 <__aeabi_dadd+0x450>
    53a0:	18ba      	adds	r2, r7, r2
    53a2:	42ba      	cmp	r2, r7
    53a4:	41bf      	sbcs	r7, r7
    53a6:	1864      	adds	r4, r4, r1
    53a8:	427f      	negs	r7, r7
    53aa:	19e4      	adds	r4, r4, r7
    53ac:	07e7      	lsls	r7, r4, #31
    53ae:	0852      	lsrs	r2, r2, #1
    53b0:	4317      	orrs	r7, r2
    53b2:	0864      	lsrs	r4, r4, #1
    53b4:	0006      	movs	r6, r0
    53b6:	e721      	b.n	51fc <__aeabi_dadd+0x108>
    53b8:	482e      	ldr	r0, [pc, #184]	; (5474 <__aeabi_dadd+0x380>)
    53ba:	4285      	cmp	r5, r0
    53bc:	d100      	bne.n	53c0 <__aeabi_dadd+0x2cc>
    53be:	e093      	b.n	54e8 <__aeabi_dadd+0x3f4>
    53c0:	001d      	movs	r5, r3
    53c2:	e6d0      	b.n	5166 <__aeabi_dadd+0x72>
    53c4:	0029      	movs	r1, r5
    53c6:	3e1f      	subs	r6, #31
    53c8:	40f1      	lsrs	r1, r6
    53ca:	2b20      	cmp	r3, #32
    53cc:	d100      	bne.n	53d0 <__aeabi_dadd+0x2dc>
    53ce:	e08d      	b.n	54ec <__aeabi_dadd+0x3f8>
    53d0:	2240      	movs	r2, #64	; 0x40
    53d2:	1ad3      	subs	r3, r2, r3
    53d4:	409d      	lsls	r5, r3
    53d6:	432f      	orrs	r7, r5
    53d8:	1e7d      	subs	r5, r7, #1
    53da:	41af      	sbcs	r7, r5
    53dc:	2400      	movs	r4, #0
    53de:	430f      	orrs	r7, r1
    53e0:	2600      	movs	r6, #0
    53e2:	e744      	b.n	526e <__aeabi_dadd+0x17a>
    53e4:	002b      	movs	r3, r5
    53e6:	0008      	movs	r0, r1
    53e8:	3b20      	subs	r3, #32
    53ea:	40d8      	lsrs	r0, r3
    53ec:	0003      	movs	r3, r0
    53ee:	2d20      	cmp	r5, #32
    53f0:	d100      	bne.n	53f4 <__aeabi_dadd+0x300>
    53f2:	e07d      	b.n	54f0 <__aeabi_dadd+0x3fc>
    53f4:	2040      	movs	r0, #64	; 0x40
    53f6:	1b45      	subs	r5, r0, r5
    53f8:	40a9      	lsls	r1, r5
    53fa:	430a      	orrs	r2, r1
    53fc:	1e51      	subs	r1, r2, #1
    53fe:	418a      	sbcs	r2, r1
    5400:	2100      	movs	r1, #0
    5402:	431a      	orrs	r2, r3
    5404:	e6c7      	b.n	5196 <__aeabi_dadd+0xa2>
    5406:	2e00      	cmp	r6, #0
    5408:	d050      	beq.n	54ac <__aeabi_dadd+0x3b8>
    540a:	4e1a      	ldr	r6, [pc, #104]	; (5474 <__aeabi_dadd+0x380>)
    540c:	42b0      	cmp	r0, r6
    540e:	d057      	beq.n	54c0 <__aeabi_dadd+0x3cc>
    5410:	2680      	movs	r6, #128	; 0x80
    5412:	426b      	negs	r3, r5
    5414:	4699      	mov	r9, r3
    5416:	0436      	lsls	r6, r6, #16
    5418:	4334      	orrs	r4, r6
    541a:	464b      	mov	r3, r9
    541c:	2b38      	cmp	r3, #56	; 0x38
    541e:	dd00      	ble.n	5422 <__aeabi_dadd+0x32e>
    5420:	e0d6      	b.n	55d0 <__aeabi_dadd+0x4dc>
    5422:	2b1f      	cmp	r3, #31
    5424:	dd00      	ble.n	5428 <__aeabi_dadd+0x334>
    5426:	e135      	b.n	5694 <__aeabi_dadd+0x5a0>
    5428:	2620      	movs	r6, #32
    542a:	1af5      	subs	r5, r6, r3
    542c:	0026      	movs	r6, r4
    542e:	40ae      	lsls	r6, r5
    5430:	46b2      	mov	sl, r6
    5432:	003e      	movs	r6, r7
    5434:	40de      	lsrs	r6, r3
    5436:	46ac      	mov	ip, r5
    5438:	0035      	movs	r5, r6
    543a:	4656      	mov	r6, sl
    543c:	432e      	orrs	r6, r5
    543e:	4665      	mov	r5, ip
    5440:	40af      	lsls	r7, r5
    5442:	1e7d      	subs	r5, r7, #1
    5444:	41af      	sbcs	r7, r5
    5446:	40dc      	lsrs	r4, r3
    5448:	4337      	orrs	r7, r6
    544a:	1bd7      	subs	r7, r2, r7
    544c:	42ba      	cmp	r2, r7
    544e:	4192      	sbcs	r2, r2
    5450:	1b0c      	subs	r4, r1, r4
    5452:	4252      	negs	r2, r2
    5454:	1aa4      	subs	r4, r4, r2
    5456:	0006      	movs	r6, r0
    5458:	46d8      	mov	r8, fp
    545a:	e6a3      	b.n	51a4 <__aeabi_dadd+0xb0>
    545c:	4664      	mov	r4, ip
    545e:	4667      	mov	r7, ip
    5460:	432c      	orrs	r4, r5
    5462:	d000      	beq.n	5466 <__aeabi_dadd+0x372>
    5464:	e6a2      	b.n	51ac <__aeabi_dadd+0xb8>
    5466:	2500      	movs	r5, #0
    5468:	2600      	movs	r6, #0
    546a:	2700      	movs	r7, #0
    546c:	e706      	b.n	527c <__aeabi_dadd+0x188>
    546e:	001e      	movs	r6, r3
    5470:	e6c4      	b.n	51fc <__aeabi_dadd+0x108>
    5472:	46c0      	nop			; (mov r8, r8)
    5474:	000007ff 	.word	0x000007ff
    5478:	ff7fffff 	.word	0xff7fffff
    547c:	800fffff 	.word	0x800fffff
    5480:	2b1f      	cmp	r3, #31
    5482:	dc63      	bgt.n	554c <__aeabi_dadd+0x458>
    5484:	2020      	movs	r0, #32
    5486:	1ac3      	subs	r3, r0, r3
    5488:	0008      	movs	r0, r1
    548a:	4098      	lsls	r0, r3
    548c:	469c      	mov	ip, r3
    548e:	4683      	mov	fp, r0
    5490:	4653      	mov	r3, sl
    5492:	0010      	movs	r0, r2
    5494:	40d8      	lsrs	r0, r3
    5496:	0003      	movs	r3, r0
    5498:	4658      	mov	r0, fp
    549a:	4318      	orrs	r0, r3
    549c:	4663      	mov	r3, ip
    549e:	409a      	lsls	r2, r3
    54a0:	1e53      	subs	r3, r2, #1
    54a2:	419a      	sbcs	r2, r3
    54a4:	4653      	mov	r3, sl
    54a6:	4302      	orrs	r2, r0
    54a8:	40d9      	lsrs	r1, r3
    54aa:	e703      	b.n	52b4 <__aeabi_dadd+0x1c0>
    54ac:	0026      	movs	r6, r4
    54ae:	433e      	orrs	r6, r7
    54b0:	d006      	beq.n	54c0 <__aeabi_dadd+0x3cc>
    54b2:	43eb      	mvns	r3, r5
    54b4:	4699      	mov	r9, r3
    54b6:	2b00      	cmp	r3, #0
    54b8:	d0c7      	beq.n	544a <__aeabi_dadd+0x356>
    54ba:	4e94      	ldr	r6, [pc, #592]	; (570c <__aeabi_dadd+0x618>)
    54bc:	42b0      	cmp	r0, r6
    54be:	d1ac      	bne.n	541a <__aeabi_dadd+0x326>
    54c0:	000c      	movs	r4, r1
    54c2:	0017      	movs	r7, r2
    54c4:	0006      	movs	r6, r0
    54c6:	46d8      	mov	r8, fp
    54c8:	e698      	b.n	51fc <__aeabi_dadd+0x108>
    54ca:	4b90      	ldr	r3, [pc, #576]	; (570c <__aeabi_dadd+0x618>)
    54cc:	459a      	cmp	sl, r3
    54ce:	d00b      	beq.n	54e8 <__aeabi_dadd+0x3f4>
    54d0:	4682      	mov	sl, r0
    54d2:	e6e7      	b.n	52a4 <__aeabi_dadd+0x1b0>
    54d4:	2800      	cmp	r0, #0
    54d6:	d000      	beq.n	54da <__aeabi_dadd+0x3e6>
    54d8:	e09e      	b.n	5618 <__aeabi_dadd+0x524>
    54da:	0018      	movs	r0, r3
    54dc:	4310      	orrs	r0, r2
    54de:	d100      	bne.n	54e2 <__aeabi_dadd+0x3ee>
    54e0:	e0e9      	b.n	56b6 <__aeabi_dadd+0x5c2>
    54e2:	001c      	movs	r4, r3
    54e4:	0017      	movs	r7, r2
    54e6:	46d8      	mov	r8, fp
    54e8:	4e88      	ldr	r6, [pc, #544]	; (570c <__aeabi_dadd+0x618>)
    54ea:	e687      	b.n	51fc <__aeabi_dadd+0x108>
    54ec:	2500      	movs	r5, #0
    54ee:	e772      	b.n	53d6 <__aeabi_dadd+0x2e2>
    54f0:	2100      	movs	r1, #0
    54f2:	e782      	b.n	53fa <__aeabi_dadd+0x306>
    54f4:	0023      	movs	r3, r4
    54f6:	433b      	orrs	r3, r7
    54f8:	2e00      	cmp	r6, #0
    54fa:	d000      	beq.n	54fe <__aeabi_dadd+0x40a>
    54fc:	e0ab      	b.n	5656 <__aeabi_dadd+0x562>
    54fe:	2b00      	cmp	r3, #0
    5500:	d100      	bne.n	5504 <__aeabi_dadd+0x410>
    5502:	e0e7      	b.n	56d4 <__aeabi_dadd+0x5e0>
    5504:	000b      	movs	r3, r1
    5506:	4313      	orrs	r3, r2
    5508:	d100      	bne.n	550c <__aeabi_dadd+0x418>
    550a:	e677      	b.n	51fc <__aeabi_dadd+0x108>
    550c:	18ba      	adds	r2, r7, r2
    550e:	42ba      	cmp	r2, r7
    5510:	41bf      	sbcs	r7, r7
    5512:	1864      	adds	r4, r4, r1
    5514:	427f      	negs	r7, r7
    5516:	19e4      	adds	r4, r4, r7
    5518:	0223      	lsls	r3, r4, #8
    551a:	d400      	bmi.n	551e <__aeabi_dadd+0x42a>
    551c:	e0f2      	b.n	5704 <__aeabi_dadd+0x610>
    551e:	4b7c      	ldr	r3, [pc, #496]	; (5710 <__aeabi_dadd+0x61c>)
    5520:	0017      	movs	r7, r2
    5522:	401c      	ands	r4, r3
    5524:	0006      	movs	r6, r0
    5526:	e669      	b.n	51fc <__aeabi_dadd+0x108>
    5528:	0020      	movs	r0, r4
    552a:	4338      	orrs	r0, r7
    552c:	2e00      	cmp	r6, #0
    552e:	d1d1      	bne.n	54d4 <__aeabi_dadd+0x3e0>
    5530:	2800      	cmp	r0, #0
    5532:	d15b      	bne.n	55ec <__aeabi_dadd+0x4f8>
    5534:	001c      	movs	r4, r3
    5536:	4314      	orrs	r4, r2
    5538:	d100      	bne.n	553c <__aeabi_dadd+0x448>
    553a:	e0a8      	b.n	568e <__aeabi_dadd+0x59a>
    553c:	001c      	movs	r4, r3
    553e:	0017      	movs	r7, r2
    5540:	46d8      	mov	r8, fp
    5542:	e65b      	b.n	51fc <__aeabi_dadd+0x108>
    5544:	0006      	movs	r6, r0
    5546:	2400      	movs	r4, #0
    5548:	2700      	movs	r7, #0
    554a:	e697      	b.n	527c <__aeabi_dadd+0x188>
    554c:	4650      	mov	r0, sl
    554e:	000b      	movs	r3, r1
    5550:	3820      	subs	r0, #32
    5552:	40c3      	lsrs	r3, r0
    5554:	4699      	mov	r9, r3
    5556:	4653      	mov	r3, sl
    5558:	2b20      	cmp	r3, #32
    555a:	d100      	bne.n	555e <__aeabi_dadd+0x46a>
    555c:	e095      	b.n	568a <__aeabi_dadd+0x596>
    555e:	2340      	movs	r3, #64	; 0x40
    5560:	4650      	mov	r0, sl
    5562:	1a1b      	subs	r3, r3, r0
    5564:	4099      	lsls	r1, r3
    5566:	430a      	orrs	r2, r1
    5568:	1e51      	subs	r1, r2, #1
    556a:	418a      	sbcs	r2, r1
    556c:	464b      	mov	r3, r9
    556e:	2100      	movs	r1, #0
    5570:	431a      	orrs	r2, r3
    5572:	e69f      	b.n	52b4 <__aeabi_dadd+0x1c0>
    5574:	2e00      	cmp	r6, #0
    5576:	d130      	bne.n	55da <__aeabi_dadd+0x4e6>
    5578:	0026      	movs	r6, r4
    557a:	433e      	orrs	r6, r7
    557c:	d067      	beq.n	564e <__aeabi_dadd+0x55a>
    557e:	43db      	mvns	r3, r3
    5580:	469a      	mov	sl, r3
    5582:	2b00      	cmp	r3, #0
    5584:	d01c      	beq.n	55c0 <__aeabi_dadd+0x4cc>
    5586:	4e61      	ldr	r6, [pc, #388]	; (570c <__aeabi_dadd+0x618>)
    5588:	42b0      	cmp	r0, r6
    558a:	d060      	beq.n	564e <__aeabi_dadd+0x55a>
    558c:	4653      	mov	r3, sl
    558e:	2b38      	cmp	r3, #56	; 0x38
    5590:	dd00      	ble.n	5594 <__aeabi_dadd+0x4a0>
    5592:	e096      	b.n	56c2 <__aeabi_dadd+0x5ce>
    5594:	2b1f      	cmp	r3, #31
    5596:	dd00      	ble.n	559a <__aeabi_dadd+0x4a6>
    5598:	e09f      	b.n	56da <__aeabi_dadd+0x5e6>
    559a:	2620      	movs	r6, #32
    559c:	1af3      	subs	r3, r6, r3
    559e:	0026      	movs	r6, r4
    55a0:	409e      	lsls	r6, r3
    55a2:	469c      	mov	ip, r3
    55a4:	46b3      	mov	fp, r6
    55a6:	4653      	mov	r3, sl
    55a8:	003e      	movs	r6, r7
    55aa:	40de      	lsrs	r6, r3
    55ac:	0033      	movs	r3, r6
    55ae:	465e      	mov	r6, fp
    55b0:	431e      	orrs	r6, r3
    55b2:	4663      	mov	r3, ip
    55b4:	409f      	lsls	r7, r3
    55b6:	1e7b      	subs	r3, r7, #1
    55b8:	419f      	sbcs	r7, r3
    55ba:	4653      	mov	r3, sl
    55bc:	40dc      	lsrs	r4, r3
    55be:	4337      	orrs	r7, r6
    55c0:	18bf      	adds	r7, r7, r2
    55c2:	4297      	cmp	r7, r2
    55c4:	4192      	sbcs	r2, r2
    55c6:	1864      	adds	r4, r4, r1
    55c8:	4252      	negs	r2, r2
    55ca:	18a4      	adds	r4, r4, r2
    55cc:	0006      	movs	r6, r0
    55ce:	e678      	b.n	52c2 <__aeabi_dadd+0x1ce>
    55d0:	4327      	orrs	r7, r4
    55d2:	1e7c      	subs	r4, r7, #1
    55d4:	41a7      	sbcs	r7, r4
    55d6:	2400      	movs	r4, #0
    55d8:	e737      	b.n	544a <__aeabi_dadd+0x356>
    55da:	4e4c      	ldr	r6, [pc, #304]	; (570c <__aeabi_dadd+0x618>)
    55dc:	42b0      	cmp	r0, r6
    55de:	d036      	beq.n	564e <__aeabi_dadd+0x55a>
    55e0:	2680      	movs	r6, #128	; 0x80
    55e2:	425b      	negs	r3, r3
    55e4:	0436      	lsls	r6, r6, #16
    55e6:	469a      	mov	sl, r3
    55e8:	4334      	orrs	r4, r6
    55ea:	e7cf      	b.n	558c <__aeabi_dadd+0x498>
    55ec:	0018      	movs	r0, r3
    55ee:	4310      	orrs	r0, r2
    55f0:	d100      	bne.n	55f4 <__aeabi_dadd+0x500>
    55f2:	e603      	b.n	51fc <__aeabi_dadd+0x108>
    55f4:	1ab8      	subs	r0, r7, r2
    55f6:	4684      	mov	ip, r0
    55f8:	4567      	cmp	r7, ip
    55fa:	41ad      	sbcs	r5, r5
    55fc:	1ae0      	subs	r0, r4, r3
    55fe:	426d      	negs	r5, r5
    5600:	1b40      	subs	r0, r0, r5
    5602:	0205      	lsls	r5, r0, #8
    5604:	d400      	bmi.n	5608 <__aeabi_dadd+0x514>
    5606:	e62c      	b.n	5262 <__aeabi_dadd+0x16e>
    5608:	1bd7      	subs	r7, r2, r7
    560a:	42ba      	cmp	r2, r7
    560c:	4192      	sbcs	r2, r2
    560e:	1b1c      	subs	r4, r3, r4
    5610:	4252      	negs	r2, r2
    5612:	1aa4      	subs	r4, r4, r2
    5614:	46d8      	mov	r8, fp
    5616:	e5f1      	b.n	51fc <__aeabi_dadd+0x108>
    5618:	0018      	movs	r0, r3
    561a:	4310      	orrs	r0, r2
    561c:	d100      	bne.n	5620 <__aeabi_dadd+0x52c>
    561e:	e763      	b.n	54e8 <__aeabi_dadd+0x3f4>
    5620:	08f8      	lsrs	r0, r7, #3
    5622:	0767      	lsls	r7, r4, #29
    5624:	4307      	orrs	r7, r0
    5626:	2080      	movs	r0, #128	; 0x80
    5628:	08e4      	lsrs	r4, r4, #3
    562a:	0300      	lsls	r0, r0, #12
    562c:	4204      	tst	r4, r0
    562e:	d008      	beq.n	5642 <__aeabi_dadd+0x54e>
    5630:	08dd      	lsrs	r5, r3, #3
    5632:	4205      	tst	r5, r0
    5634:	d105      	bne.n	5642 <__aeabi_dadd+0x54e>
    5636:	08d2      	lsrs	r2, r2, #3
    5638:	0759      	lsls	r1, r3, #29
    563a:	4311      	orrs	r1, r2
    563c:	000f      	movs	r7, r1
    563e:	002c      	movs	r4, r5
    5640:	46d8      	mov	r8, fp
    5642:	0f7b      	lsrs	r3, r7, #29
    5644:	00e4      	lsls	r4, r4, #3
    5646:	431c      	orrs	r4, r3
    5648:	00ff      	lsls	r7, r7, #3
    564a:	4e30      	ldr	r6, [pc, #192]	; (570c <__aeabi_dadd+0x618>)
    564c:	e5d6      	b.n	51fc <__aeabi_dadd+0x108>
    564e:	000c      	movs	r4, r1
    5650:	0017      	movs	r7, r2
    5652:	0006      	movs	r6, r0
    5654:	e5d2      	b.n	51fc <__aeabi_dadd+0x108>
    5656:	2b00      	cmp	r3, #0
    5658:	d038      	beq.n	56cc <__aeabi_dadd+0x5d8>
    565a:	000b      	movs	r3, r1
    565c:	4313      	orrs	r3, r2
    565e:	d100      	bne.n	5662 <__aeabi_dadd+0x56e>
    5660:	e742      	b.n	54e8 <__aeabi_dadd+0x3f4>
    5662:	08f8      	lsrs	r0, r7, #3
    5664:	0767      	lsls	r7, r4, #29
    5666:	4307      	orrs	r7, r0
    5668:	2080      	movs	r0, #128	; 0x80
    566a:	08e4      	lsrs	r4, r4, #3
    566c:	0300      	lsls	r0, r0, #12
    566e:	4204      	tst	r4, r0
    5670:	d0e7      	beq.n	5642 <__aeabi_dadd+0x54e>
    5672:	08cb      	lsrs	r3, r1, #3
    5674:	4203      	tst	r3, r0
    5676:	d1e4      	bne.n	5642 <__aeabi_dadd+0x54e>
    5678:	08d2      	lsrs	r2, r2, #3
    567a:	0749      	lsls	r1, r1, #29
    567c:	4311      	orrs	r1, r2
    567e:	000f      	movs	r7, r1
    5680:	001c      	movs	r4, r3
    5682:	e7de      	b.n	5642 <__aeabi_dadd+0x54e>
    5684:	2700      	movs	r7, #0
    5686:	2400      	movs	r4, #0
    5688:	e5d5      	b.n	5236 <__aeabi_dadd+0x142>
    568a:	2100      	movs	r1, #0
    568c:	e76b      	b.n	5566 <__aeabi_dadd+0x472>
    568e:	2500      	movs	r5, #0
    5690:	2700      	movs	r7, #0
    5692:	e5f3      	b.n	527c <__aeabi_dadd+0x188>
    5694:	464e      	mov	r6, r9
    5696:	0025      	movs	r5, r4
    5698:	3e20      	subs	r6, #32
    569a:	40f5      	lsrs	r5, r6
    569c:	464b      	mov	r3, r9
    569e:	002e      	movs	r6, r5
    56a0:	2b20      	cmp	r3, #32
    56a2:	d02d      	beq.n	5700 <__aeabi_dadd+0x60c>
    56a4:	2540      	movs	r5, #64	; 0x40
    56a6:	1aed      	subs	r5, r5, r3
    56a8:	40ac      	lsls	r4, r5
    56aa:	4327      	orrs	r7, r4
    56ac:	1e7c      	subs	r4, r7, #1
    56ae:	41a7      	sbcs	r7, r4
    56b0:	2400      	movs	r4, #0
    56b2:	4337      	orrs	r7, r6
    56b4:	e6c9      	b.n	544a <__aeabi_dadd+0x356>
    56b6:	2480      	movs	r4, #128	; 0x80
    56b8:	2500      	movs	r5, #0
    56ba:	0324      	lsls	r4, r4, #12
    56bc:	4e13      	ldr	r6, [pc, #76]	; (570c <__aeabi_dadd+0x618>)
    56be:	2700      	movs	r7, #0
    56c0:	e5dc      	b.n	527c <__aeabi_dadd+0x188>
    56c2:	4327      	orrs	r7, r4
    56c4:	1e7c      	subs	r4, r7, #1
    56c6:	41a7      	sbcs	r7, r4
    56c8:	2400      	movs	r4, #0
    56ca:	e779      	b.n	55c0 <__aeabi_dadd+0x4cc>
    56cc:	000c      	movs	r4, r1
    56ce:	0017      	movs	r7, r2
    56d0:	4e0e      	ldr	r6, [pc, #56]	; (570c <__aeabi_dadd+0x618>)
    56d2:	e593      	b.n	51fc <__aeabi_dadd+0x108>
    56d4:	000c      	movs	r4, r1
    56d6:	0017      	movs	r7, r2
    56d8:	e590      	b.n	51fc <__aeabi_dadd+0x108>
    56da:	4656      	mov	r6, sl
    56dc:	0023      	movs	r3, r4
    56de:	3e20      	subs	r6, #32
    56e0:	40f3      	lsrs	r3, r6
    56e2:	4699      	mov	r9, r3
    56e4:	4653      	mov	r3, sl
    56e6:	2b20      	cmp	r3, #32
    56e8:	d00e      	beq.n	5708 <__aeabi_dadd+0x614>
    56ea:	2340      	movs	r3, #64	; 0x40
    56ec:	4656      	mov	r6, sl
    56ee:	1b9b      	subs	r3, r3, r6
    56f0:	409c      	lsls	r4, r3
    56f2:	4327      	orrs	r7, r4
    56f4:	1e7c      	subs	r4, r7, #1
    56f6:	41a7      	sbcs	r7, r4
    56f8:	464b      	mov	r3, r9
    56fa:	2400      	movs	r4, #0
    56fc:	431f      	orrs	r7, r3
    56fe:	e75f      	b.n	55c0 <__aeabi_dadd+0x4cc>
    5700:	2400      	movs	r4, #0
    5702:	e7d2      	b.n	56aa <__aeabi_dadd+0x5b6>
    5704:	0017      	movs	r7, r2
    5706:	e5b2      	b.n	526e <__aeabi_dadd+0x17a>
    5708:	2400      	movs	r4, #0
    570a:	e7f2      	b.n	56f2 <__aeabi_dadd+0x5fe>
    570c:	000007ff 	.word	0x000007ff
    5710:	ff7fffff 	.word	0xff7fffff

00005714 <__aeabi_ddiv>:
    5714:	b5f0      	push	{r4, r5, r6, r7, lr}
    5716:	4657      	mov	r7, sl
    5718:	4645      	mov	r5, r8
    571a:	46de      	mov	lr, fp
    571c:	464e      	mov	r6, r9
    571e:	b5e0      	push	{r5, r6, r7, lr}
    5720:	004c      	lsls	r4, r1, #1
    5722:	030e      	lsls	r6, r1, #12
    5724:	b087      	sub	sp, #28
    5726:	4683      	mov	fp, r0
    5728:	4692      	mov	sl, r2
    572a:	001d      	movs	r5, r3
    572c:	4680      	mov	r8, r0
    572e:	0b36      	lsrs	r6, r6, #12
    5730:	0d64      	lsrs	r4, r4, #21
    5732:	0fcf      	lsrs	r7, r1, #31
    5734:	2c00      	cmp	r4, #0
    5736:	d04f      	beq.n	57d8 <__aeabi_ddiv+0xc4>
    5738:	4b6f      	ldr	r3, [pc, #444]	; (58f8 <__aeabi_ddiv+0x1e4>)
    573a:	429c      	cmp	r4, r3
    573c:	d035      	beq.n	57aa <__aeabi_ddiv+0x96>
    573e:	2380      	movs	r3, #128	; 0x80
    5740:	0f42      	lsrs	r2, r0, #29
    5742:	041b      	lsls	r3, r3, #16
    5744:	00f6      	lsls	r6, r6, #3
    5746:	4313      	orrs	r3, r2
    5748:	4333      	orrs	r3, r6
    574a:	4699      	mov	r9, r3
    574c:	00c3      	lsls	r3, r0, #3
    574e:	4698      	mov	r8, r3
    5750:	4b6a      	ldr	r3, [pc, #424]	; (58fc <__aeabi_ddiv+0x1e8>)
    5752:	2600      	movs	r6, #0
    5754:	469c      	mov	ip, r3
    5756:	2300      	movs	r3, #0
    5758:	4464      	add	r4, ip
    575a:	9303      	str	r3, [sp, #12]
    575c:	032b      	lsls	r3, r5, #12
    575e:	0b1b      	lsrs	r3, r3, #12
    5760:	469b      	mov	fp, r3
    5762:	006b      	lsls	r3, r5, #1
    5764:	0fed      	lsrs	r5, r5, #31
    5766:	4650      	mov	r0, sl
    5768:	0d5b      	lsrs	r3, r3, #21
    576a:	9501      	str	r5, [sp, #4]
    576c:	d05e      	beq.n	582c <__aeabi_ddiv+0x118>
    576e:	4a62      	ldr	r2, [pc, #392]	; (58f8 <__aeabi_ddiv+0x1e4>)
    5770:	4293      	cmp	r3, r2
    5772:	d053      	beq.n	581c <__aeabi_ddiv+0x108>
    5774:	465a      	mov	r2, fp
    5776:	00d1      	lsls	r1, r2, #3
    5778:	2280      	movs	r2, #128	; 0x80
    577a:	0f40      	lsrs	r0, r0, #29
    577c:	0412      	lsls	r2, r2, #16
    577e:	4302      	orrs	r2, r0
    5780:	430a      	orrs	r2, r1
    5782:	4693      	mov	fp, r2
    5784:	4652      	mov	r2, sl
    5786:	00d1      	lsls	r1, r2, #3
    5788:	4a5c      	ldr	r2, [pc, #368]	; (58fc <__aeabi_ddiv+0x1e8>)
    578a:	4694      	mov	ip, r2
    578c:	2200      	movs	r2, #0
    578e:	4463      	add	r3, ip
    5790:	0038      	movs	r0, r7
    5792:	4068      	eors	r0, r5
    5794:	4684      	mov	ip, r0
    5796:	9002      	str	r0, [sp, #8]
    5798:	1ae4      	subs	r4, r4, r3
    579a:	4316      	orrs	r6, r2
    579c:	2e0f      	cmp	r6, #15
    579e:	d900      	bls.n	57a2 <__aeabi_ddiv+0x8e>
    57a0:	e0b4      	b.n	590c <__aeabi_ddiv+0x1f8>
    57a2:	4b57      	ldr	r3, [pc, #348]	; (5900 <__aeabi_ddiv+0x1ec>)
    57a4:	00b6      	lsls	r6, r6, #2
    57a6:	599b      	ldr	r3, [r3, r6]
    57a8:	469f      	mov	pc, r3
    57aa:	0003      	movs	r3, r0
    57ac:	4333      	orrs	r3, r6
    57ae:	4699      	mov	r9, r3
    57b0:	d16c      	bne.n	588c <__aeabi_ddiv+0x178>
    57b2:	2300      	movs	r3, #0
    57b4:	4698      	mov	r8, r3
    57b6:	3302      	adds	r3, #2
    57b8:	2608      	movs	r6, #8
    57ba:	9303      	str	r3, [sp, #12]
    57bc:	e7ce      	b.n	575c <__aeabi_ddiv+0x48>
    57be:	46cb      	mov	fp, r9
    57c0:	4641      	mov	r1, r8
    57c2:	9a03      	ldr	r2, [sp, #12]
    57c4:	9701      	str	r7, [sp, #4]
    57c6:	2a02      	cmp	r2, #2
    57c8:	d165      	bne.n	5896 <__aeabi_ddiv+0x182>
    57ca:	9b01      	ldr	r3, [sp, #4]
    57cc:	4c4a      	ldr	r4, [pc, #296]	; (58f8 <__aeabi_ddiv+0x1e4>)
    57ce:	469c      	mov	ip, r3
    57d0:	2300      	movs	r3, #0
    57d2:	2200      	movs	r2, #0
    57d4:	4698      	mov	r8, r3
    57d6:	e06b      	b.n	58b0 <__aeabi_ddiv+0x19c>
    57d8:	0003      	movs	r3, r0
    57da:	4333      	orrs	r3, r6
    57dc:	4699      	mov	r9, r3
    57de:	d04e      	beq.n	587e <__aeabi_ddiv+0x16a>
    57e0:	2e00      	cmp	r6, #0
    57e2:	d100      	bne.n	57e6 <__aeabi_ddiv+0xd2>
    57e4:	e1bc      	b.n	5b60 <__aeabi_ddiv+0x44c>
    57e6:	0030      	movs	r0, r6
    57e8:	f001 f9f8 	bl	6bdc <__clzsi2>
    57ec:	0003      	movs	r3, r0
    57ee:	3b0b      	subs	r3, #11
    57f0:	2b1c      	cmp	r3, #28
    57f2:	dd00      	ble.n	57f6 <__aeabi_ddiv+0xe2>
    57f4:	e1ac      	b.n	5b50 <__aeabi_ddiv+0x43c>
    57f6:	221d      	movs	r2, #29
    57f8:	1ad3      	subs	r3, r2, r3
    57fa:	465a      	mov	r2, fp
    57fc:	0001      	movs	r1, r0
    57fe:	40da      	lsrs	r2, r3
    5800:	3908      	subs	r1, #8
    5802:	408e      	lsls	r6, r1
    5804:	0013      	movs	r3, r2
    5806:	4333      	orrs	r3, r6
    5808:	4699      	mov	r9, r3
    580a:	465b      	mov	r3, fp
    580c:	408b      	lsls	r3, r1
    580e:	4698      	mov	r8, r3
    5810:	2300      	movs	r3, #0
    5812:	4c3c      	ldr	r4, [pc, #240]	; (5904 <__aeabi_ddiv+0x1f0>)
    5814:	2600      	movs	r6, #0
    5816:	1a24      	subs	r4, r4, r0
    5818:	9303      	str	r3, [sp, #12]
    581a:	e79f      	b.n	575c <__aeabi_ddiv+0x48>
    581c:	4651      	mov	r1, sl
    581e:	465a      	mov	r2, fp
    5820:	4311      	orrs	r1, r2
    5822:	d129      	bne.n	5878 <__aeabi_ddiv+0x164>
    5824:	2200      	movs	r2, #0
    5826:	4693      	mov	fp, r2
    5828:	3202      	adds	r2, #2
    582a:	e7b1      	b.n	5790 <__aeabi_ddiv+0x7c>
    582c:	4659      	mov	r1, fp
    582e:	4301      	orrs	r1, r0
    5830:	d01e      	beq.n	5870 <__aeabi_ddiv+0x15c>
    5832:	465b      	mov	r3, fp
    5834:	2b00      	cmp	r3, #0
    5836:	d100      	bne.n	583a <__aeabi_ddiv+0x126>
    5838:	e19e      	b.n	5b78 <__aeabi_ddiv+0x464>
    583a:	4658      	mov	r0, fp
    583c:	f001 f9ce 	bl	6bdc <__clzsi2>
    5840:	0003      	movs	r3, r0
    5842:	3b0b      	subs	r3, #11
    5844:	2b1c      	cmp	r3, #28
    5846:	dd00      	ble.n	584a <__aeabi_ddiv+0x136>
    5848:	e18f      	b.n	5b6a <__aeabi_ddiv+0x456>
    584a:	0002      	movs	r2, r0
    584c:	4659      	mov	r1, fp
    584e:	3a08      	subs	r2, #8
    5850:	4091      	lsls	r1, r2
    5852:	468b      	mov	fp, r1
    5854:	211d      	movs	r1, #29
    5856:	1acb      	subs	r3, r1, r3
    5858:	4651      	mov	r1, sl
    585a:	40d9      	lsrs	r1, r3
    585c:	000b      	movs	r3, r1
    585e:	4659      	mov	r1, fp
    5860:	430b      	orrs	r3, r1
    5862:	4651      	mov	r1, sl
    5864:	469b      	mov	fp, r3
    5866:	4091      	lsls	r1, r2
    5868:	4b26      	ldr	r3, [pc, #152]	; (5904 <__aeabi_ddiv+0x1f0>)
    586a:	2200      	movs	r2, #0
    586c:	1a1b      	subs	r3, r3, r0
    586e:	e78f      	b.n	5790 <__aeabi_ddiv+0x7c>
    5870:	2300      	movs	r3, #0
    5872:	2201      	movs	r2, #1
    5874:	469b      	mov	fp, r3
    5876:	e78b      	b.n	5790 <__aeabi_ddiv+0x7c>
    5878:	4651      	mov	r1, sl
    587a:	2203      	movs	r2, #3
    587c:	e788      	b.n	5790 <__aeabi_ddiv+0x7c>
    587e:	2300      	movs	r3, #0
    5880:	4698      	mov	r8, r3
    5882:	3301      	adds	r3, #1
    5884:	2604      	movs	r6, #4
    5886:	2400      	movs	r4, #0
    5888:	9303      	str	r3, [sp, #12]
    588a:	e767      	b.n	575c <__aeabi_ddiv+0x48>
    588c:	2303      	movs	r3, #3
    588e:	46b1      	mov	r9, r6
    5890:	9303      	str	r3, [sp, #12]
    5892:	260c      	movs	r6, #12
    5894:	e762      	b.n	575c <__aeabi_ddiv+0x48>
    5896:	2a03      	cmp	r2, #3
    5898:	d100      	bne.n	589c <__aeabi_ddiv+0x188>
    589a:	e25c      	b.n	5d56 <__aeabi_ddiv+0x642>
    589c:	9b01      	ldr	r3, [sp, #4]
    589e:	2a01      	cmp	r2, #1
    58a0:	d000      	beq.n	58a4 <__aeabi_ddiv+0x190>
    58a2:	e1e4      	b.n	5c6e <__aeabi_ddiv+0x55a>
    58a4:	4013      	ands	r3, r2
    58a6:	469c      	mov	ip, r3
    58a8:	2300      	movs	r3, #0
    58aa:	2400      	movs	r4, #0
    58ac:	2200      	movs	r2, #0
    58ae:	4698      	mov	r8, r3
    58b0:	2100      	movs	r1, #0
    58b2:	0312      	lsls	r2, r2, #12
    58b4:	0b13      	lsrs	r3, r2, #12
    58b6:	0d0a      	lsrs	r2, r1, #20
    58b8:	0512      	lsls	r2, r2, #20
    58ba:	431a      	orrs	r2, r3
    58bc:	0523      	lsls	r3, r4, #20
    58be:	4c12      	ldr	r4, [pc, #72]	; (5908 <__aeabi_ddiv+0x1f4>)
    58c0:	4640      	mov	r0, r8
    58c2:	4022      	ands	r2, r4
    58c4:	4313      	orrs	r3, r2
    58c6:	4662      	mov	r2, ip
    58c8:	005b      	lsls	r3, r3, #1
    58ca:	07d2      	lsls	r2, r2, #31
    58cc:	085b      	lsrs	r3, r3, #1
    58ce:	4313      	orrs	r3, r2
    58d0:	0019      	movs	r1, r3
    58d2:	b007      	add	sp, #28
    58d4:	bc3c      	pop	{r2, r3, r4, r5}
    58d6:	4690      	mov	r8, r2
    58d8:	4699      	mov	r9, r3
    58da:	46a2      	mov	sl, r4
    58dc:	46ab      	mov	fp, r5
    58de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58e0:	2300      	movs	r3, #0
    58e2:	2280      	movs	r2, #128	; 0x80
    58e4:	469c      	mov	ip, r3
    58e6:	0312      	lsls	r2, r2, #12
    58e8:	4698      	mov	r8, r3
    58ea:	4c03      	ldr	r4, [pc, #12]	; (58f8 <__aeabi_ddiv+0x1e4>)
    58ec:	e7e0      	b.n	58b0 <__aeabi_ddiv+0x19c>
    58ee:	2300      	movs	r3, #0
    58f0:	4c01      	ldr	r4, [pc, #4]	; (58f8 <__aeabi_ddiv+0x1e4>)
    58f2:	2200      	movs	r2, #0
    58f4:	4698      	mov	r8, r3
    58f6:	e7db      	b.n	58b0 <__aeabi_ddiv+0x19c>
    58f8:	000007ff 	.word	0x000007ff
    58fc:	fffffc01 	.word	0xfffffc01
    5900:	00006d00 	.word	0x00006d00
    5904:	fffffc0d 	.word	0xfffffc0d
    5908:	800fffff 	.word	0x800fffff
    590c:	45d9      	cmp	r9, fp
    590e:	d900      	bls.n	5912 <__aeabi_ddiv+0x1fe>
    5910:	e139      	b.n	5b86 <__aeabi_ddiv+0x472>
    5912:	d100      	bne.n	5916 <__aeabi_ddiv+0x202>
    5914:	e134      	b.n	5b80 <__aeabi_ddiv+0x46c>
    5916:	2300      	movs	r3, #0
    5918:	4646      	mov	r6, r8
    591a:	464d      	mov	r5, r9
    591c:	469a      	mov	sl, r3
    591e:	3c01      	subs	r4, #1
    5920:	465b      	mov	r3, fp
    5922:	0e0a      	lsrs	r2, r1, #24
    5924:	021b      	lsls	r3, r3, #8
    5926:	431a      	orrs	r2, r3
    5928:	020b      	lsls	r3, r1, #8
    592a:	0c17      	lsrs	r7, r2, #16
    592c:	9303      	str	r3, [sp, #12]
    592e:	0413      	lsls	r3, r2, #16
    5930:	0c1b      	lsrs	r3, r3, #16
    5932:	0039      	movs	r1, r7
    5934:	0028      	movs	r0, r5
    5936:	4690      	mov	r8, r2
    5938:	9301      	str	r3, [sp, #4]
    593a:	f7ff fa27 	bl	4d8c <__udivsi3>
    593e:	0002      	movs	r2, r0
    5940:	9b01      	ldr	r3, [sp, #4]
    5942:	4683      	mov	fp, r0
    5944:	435a      	muls	r2, r3
    5946:	0028      	movs	r0, r5
    5948:	0039      	movs	r1, r7
    594a:	4691      	mov	r9, r2
    594c:	f7ff faa4 	bl	4e98 <__aeabi_uidivmod>
    5950:	0c35      	lsrs	r5, r6, #16
    5952:	0409      	lsls	r1, r1, #16
    5954:	430d      	orrs	r5, r1
    5956:	45a9      	cmp	r9, r5
    5958:	d90d      	bls.n	5976 <__aeabi_ddiv+0x262>
    595a:	465b      	mov	r3, fp
    595c:	4445      	add	r5, r8
    595e:	3b01      	subs	r3, #1
    5960:	45a8      	cmp	r8, r5
    5962:	d900      	bls.n	5966 <__aeabi_ddiv+0x252>
    5964:	e13a      	b.n	5bdc <__aeabi_ddiv+0x4c8>
    5966:	45a9      	cmp	r9, r5
    5968:	d800      	bhi.n	596c <__aeabi_ddiv+0x258>
    596a:	e137      	b.n	5bdc <__aeabi_ddiv+0x4c8>
    596c:	2302      	movs	r3, #2
    596e:	425b      	negs	r3, r3
    5970:	469c      	mov	ip, r3
    5972:	4445      	add	r5, r8
    5974:	44e3      	add	fp, ip
    5976:	464b      	mov	r3, r9
    5978:	1aeb      	subs	r3, r5, r3
    597a:	0039      	movs	r1, r7
    597c:	0018      	movs	r0, r3
    597e:	9304      	str	r3, [sp, #16]
    5980:	f7ff fa04 	bl	4d8c <__udivsi3>
    5984:	9b01      	ldr	r3, [sp, #4]
    5986:	0005      	movs	r5, r0
    5988:	4343      	muls	r3, r0
    598a:	0039      	movs	r1, r7
    598c:	9804      	ldr	r0, [sp, #16]
    598e:	4699      	mov	r9, r3
    5990:	f7ff fa82 	bl	4e98 <__aeabi_uidivmod>
    5994:	0433      	lsls	r3, r6, #16
    5996:	0409      	lsls	r1, r1, #16
    5998:	0c1b      	lsrs	r3, r3, #16
    599a:	430b      	orrs	r3, r1
    599c:	4599      	cmp	r9, r3
    599e:	d909      	bls.n	59b4 <__aeabi_ddiv+0x2a0>
    59a0:	4443      	add	r3, r8
    59a2:	1e6a      	subs	r2, r5, #1
    59a4:	4598      	cmp	r8, r3
    59a6:	d900      	bls.n	59aa <__aeabi_ddiv+0x296>
    59a8:	e11a      	b.n	5be0 <__aeabi_ddiv+0x4cc>
    59aa:	4599      	cmp	r9, r3
    59ac:	d800      	bhi.n	59b0 <__aeabi_ddiv+0x29c>
    59ae:	e117      	b.n	5be0 <__aeabi_ddiv+0x4cc>
    59b0:	3d02      	subs	r5, #2
    59b2:	4443      	add	r3, r8
    59b4:	464a      	mov	r2, r9
    59b6:	1a9b      	subs	r3, r3, r2
    59b8:	465a      	mov	r2, fp
    59ba:	0412      	lsls	r2, r2, #16
    59bc:	432a      	orrs	r2, r5
    59be:	9903      	ldr	r1, [sp, #12]
    59c0:	4693      	mov	fp, r2
    59c2:	0c10      	lsrs	r0, r2, #16
    59c4:	0c0a      	lsrs	r2, r1, #16
    59c6:	4691      	mov	r9, r2
    59c8:	0409      	lsls	r1, r1, #16
    59ca:	465a      	mov	r2, fp
    59cc:	0c09      	lsrs	r1, r1, #16
    59ce:	464e      	mov	r6, r9
    59d0:	000d      	movs	r5, r1
    59d2:	0412      	lsls	r2, r2, #16
    59d4:	0c12      	lsrs	r2, r2, #16
    59d6:	4345      	muls	r5, r0
    59d8:	9105      	str	r1, [sp, #20]
    59da:	4351      	muls	r1, r2
    59dc:	4372      	muls	r2, r6
    59de:	4370      	muls	r0, r6
    59e0:	1952      	adds	r2, r2, r5
    59e2:	0c0e      	lsrs	r6, r1, #16
    59e4:	18b2      	adds	r2, r6, r2
    59e6:	4295      	cmp	r5, r2
    59e8:	d903      	bls.n	59f2 <__aeabi_ddiv+0x2de>
    59ea:	2580      	movs	r5, #128	; 0x80
    59ec:	026d      	lsls	r5, r5, #9
    59ee:	46ac      	mov	ip, r5
    59f0:	4460      	add	r0, ip
    59f2:	0c15      	lsrs	r5, r2, #16
    59f4:	0409      	lsls	r1, r1, #16
    59f6:	0412      	lsls	r2, r2, #16
    59f8:	0c09      	lsrs	r1, r1, #16
    59fa:	1828      	adds	r0, r5, r0
    59fc:	1852      	adds	r2, r2, r1
    59fe:	4283      	cmp	r3, r0
    5a00:	d200      	bcs.n	5a04 <__aeabi_ddiv+0x2f0>
    5a02:	e0ce      	b.n	5ba2 <__aeabi_ddiv+0x48e>
    5a04:	d100      	bne.n	5a08 <__aeabi_ddiv+0x2f4>
    5a06:	e0c8      	b.n	5b9a <__aeabi_ddiv+0x486>
    5a08:	1a1d      	subs	r5, r3, r0
    5a0a:	4653      	mov	r3, sl
    5a0c:	1a9e      	subs	r6, r3, r2
    5a0e:	45b2      	cmp	sl, r6
    5a10:	4192      	sbcs	r2, r2
    5a12:	4252      	negs	r2, r2
    5a14:	1aab      	subs	r3, r5, r2
    5a16:	469a      	mov	sl, r3
    5a18:	4598      	cmp	r8, r3
    5a1a:	d100      	bne.n	5a1e <__aeabi_ddiv+0x30a>
    5a1c:	e117      	b.n	5c4e <__aeabi_ddiv+0x53a>
    5a1e:	0039      	movs	r1, r7
    5a20:	0018      	movs	r0, r3
    5a22:	f7ff f9b3 	bl	4d8c <__udivsi3>
    5a26:	9b01      	ldr	r3, [sp, #4]
    5a28:	0005      	movs	r5, r0
    5a2a:	4343      	muls	r3, r0
    5a2c:	0039      	movs	r1, r7
    5a2e:	4650      	mov	r0, sl
    5a30:	9304      	str	r3, [sp, #16]
    5a32:	f7ff fa31 	bl	4e98 <__aeabi_uidivmod>
    5a36:	9804      	ldr	r0, [sp, #16]
    5a38:	040b      	lsls	r3, r1, #16
    5a3a:	0c31      	lsrs	r1, r6, #16
    5a3c:	4319      	orrs	r1, r3
    5a3e:	4288      	cmp	r0, r1
    5a40:	d909      	bls.n	5a56 <__aeabi_ddiv+0x342>
    5a42:	4441      	add	r1, r8
    5a44:	1e6b      	subs	r3, r5, #1
    5a46:	4588      	cmp	r8, r1
    5a48:	d900      	bls.n	5a4c <__aeabi_ddiv+0x338>
    5a4a:	e107      	b.n	5c5c <__aeabi_ddiv+0x548>
    5a4c:	4288      	cmp	r0, r1
    5a4e:	d800      	bhi.n	5a52 <__aeabi_ddiv+0x33e>
    5a50:	e104      	b.n	5c5c <__aeabi_ddiv+0x548>
    5a52:	3d02      	subs	r5, #2
    5a54:	4441      	add	r1, r8
    5a56:	9b04      	ldr	r3, [sp, #16]
    5a58:	1acb      	subs	r3, r1, r3
    5a5a:	0018      	movs	r0, r3
    5a5c:	0039      	movs	r1, r7
    5a5e:	9304      	str	r3, [sp, #16]
    5a60:	f7ff f994 	bl	4d8c <__udivsi3>
    5a64:	9b01      	ldr	r3, [sp, #4]
    5a66:	4682      	mov	sl, r0
    5a68:	4343      	muls	r3, r0
    5a6a:	0039      	movs	r1, r7
    5a6c:	9804      	ldr	r0, [sp, #16]
    5a6e:	9301      	str	r3, [sp, #4]
    5a70:	f7ff fa12 	bl	4e98 <__aeabi_uidivmod>
    5a74:	9801      	ldr	r0, [sp, #4]
    5a76:	040b      	lsls	r3, r1, #16
    5a78:	0431      	lsls	r1, r6, #16
    5a7a:	0c09      	lsrs	r1, r1, #16
    5a7c:	4319      	orrs	r1, r3
    5a7e:	4288      	cmp	r0, r1
    5a80:	d90d      	bls.n	5a9e <__aeabi_ddiv+0x38a>
    5a82:	4653      	mov	r3, sl
    5a84:	4441      	add	r1, r8
    5a86:	3b01      	subs	r3, #1
    5a88:	4588      	cmp	r8, r1
    5a8a:	d900      	bls.n	5a8e <__aeabi_ddiv+0x37a>
    5a8c:	e0e8      	b.n	5c60 <__aeabi_ddiv+0x54c>
    5a8e:	4288      	cmp	r0, r1
    5a90:	d800      	bhi.n	5a94 <__aeabi_ddiv+0x380>
    5a92:	e0e5      	b.n	5c60 <__aeabi_ddiv+0x54c>
    5a94:	2302      	movs	r3, #2
    5a96:	425b      	negs	r3, r3
    5a98:	469c      	mov	ip, r3
    5a9a:	4441      	add	r1, r8
    5a9c:	44e2      	add	sl, ip
    5a9e:	9b01      	ldr	r3, [sp, #4]
    5aa0:	042d      	lsls	r5, r5, #16
    5aa2:	1ace      	subs	r6, r1, r3
    5aa4:	4651      	mov	r1, sl
    5aa6:	4329      	orrs	r1, r5
    5aa8:	9d05      	ldr	r5, [sp, #20]
    5aaa:	464f      	mov	r7, r9
    5aac:	002a      	movs	r2, r5
    5aae:	040b      	lsls	r3, r1, #16
    5ab0:	0c08      	lsrs	r0, r1, #16
    5ab2:	0c1b      	lsrs	r3, r3, #16
    5ab4:	435a      	muls	r2, r3
    5ab6:	4345      	muls	r5, r0
    5ab8:	437b      	muls	r3, r7
    5aba:	4378      	muls	r0, r7
    5abc:	195b      	adds	r3, r3, r5
    5abe:	0c17      	lsrs	r7, r2, #16
    5ac0:	18fb      	adds	r3, r7, r3
    5ac2:	429d      	cmp	r5, r3
    5ac4:	d903      	bls.n	5ace <__aeabi_ddiv+0x3ba>
    5ac6:	2580      	movs	r5, #128	; 0x80
    5ac8:	026d      	lsls	r5, r5, #9
    5aca:	46ac      	mov	ip, r5
    5acc:	4460      	add	r0, ip
    5ace:	0c1d      	lsrs	r5, r3, #16
    5ad0:	0412      	lsls	r2, r2, #16
    5ad2:	041b      	lsls	r3, r3, #16
    5ad4:	0c12      	lsrs	r2, r2, #16
    5ad6:	1828      	adds	r0, r5, r0
    5ad8:	189b      	adds	r3, r3, r2
    5ada:	4286      	cmp	r6, r0
    5adc:	d200      	bcs.n	5ae0 <__aeabi_ddiv+0x3cc>
    5ade:	e093      	b.n	5c08 <__aeabi_ddiv+0x4f4>
    5ae0:	d100      	bne.n	5ae4 <__aeabi_ddiv+0x3d0>
    5ae2:	e08e      	b.n	5c02 <__aeabi_ddiv+0x4ee>
    5ae4:	2301      	movs	r3, #1
    5ae6:	4319      	orrs	r1, r3
    5ae8:	4ba0      	ldr	r3, [pc, #640]	; (5d6c <__aeabi_ddiv+0x658>)
    5aea:	18e3      	adds	r3, r4, r3
    5aec:	2b00      	cmp	r3, #0
    5aee:	dc00      	bgt.n	5af2 <__aeabi_ddiv+0x3de>
    5af0:	e099      	b.n	5c26 <__aeabi_ddiv+0x512>
    5af2:	074a      	lsls	r2, r1, #29
    5af4:	d000      	beq.n	5af8 <__aeabi_ddiv+0x3e4>
    5af6:	e09e      	b.n	5c36 <__aeabi_ddiv+0x522>
    5af8:	465a      	mov	r2, fp
    5afa:	01d2      	lsls	r2, r2, #7
    5afc:	d506      	bpl.n	5b0c <__aeabi_ddiv+0x3f8>
    5afe:	465a      	mov	r2, fp
    5b00:	4b9b      	ldr	r3, [pc, #620]	; (5d70 <__aeabi_ddiv+0x65c>)
    5b02:	401a      	ands	r2, r3
    5b04:	2380      	movs	r3, #128	; 0x80
    5b06:	4693      	mov	fp, r2
    5b08:	00db      	lsls	r3, r3, #3
    5b0a:	18e3      	adds	r3, r4, r3
    5b0c:	4a99      	ldr	r2, [pc, #612]	; (5d74 <__aeabi_ddiv+0x660>)
    5b0e:	4293      	cmp	r3, r2
    5b10:	dd68      	ble.n	5be4 <__aeabi_ddiv+0x4d0>
    5b12:	2301      	movs	r3, #1
    5b14:	9a02      	ldr	r2, [sp, #8]
    5b16:	4c98      	ldr	r4, [pc, #608]	; (5d78 <__aeabi_ddiv+0x664>)
    5b18:	401a      	ands	r2, r3
    5b1a:	2300      	movs	r3, #0
    5b1c:	4694      	mov	ip, r2
    5b1e:	4698      	mov	r8, r3
    5b20:	2200      	movs	r2, #0
    5b22:	e6c5      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5b24:	2280      	movs	r2, #128	; 0x80
    5b26:	464b      	mov	r3, r9
    5b28:	0312      	lsls	r2, r2, #12
    5b2a:	4213      	tst	r3, r2
    5b2c:	d00a      	beq.n	5b44 <__aeabi_ddiv+0x430>
    5b2e:	465b      	mov	r3, fp
    5b30:	4213      	tst	r3, r2
    5b32:	d106      	bne.n	5b42 <__aeabi_ddiv+0x42e>
    5b34:	431a      	orrs	r2, r3
    5b36:	0312      	lsls	r2, r2, #12
    5b38:	0b12      	lsrs	r2, r2, #12
    5b3a:	46ac      	mov	ip, r5
    5b3c:	4688      	mov	r8, r1
    5b3e:	4c8e      	ldr	r4, [pc, #568]	; (5d78 <__aeabi_ddiv+0x664>)
    5b40:	e6b6      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5b42:	464b      	mov	r3, r9
    5b44:	431a      	orrs	r2, r3
    5b46:	0312      	lsls	r2, r2, #12
    5b48:	0b12      	lsrs	r2, r2, #12
    5b4a:	46bc      	mov	ip, r7
    5b4c:	4c8a      	ldr	r4, [pc, #552]	; (5d78 <__aeabi_ddiv+0x664>)
    5b4e:	e6af      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5b50:	0003      	movs	r3, r0
    5b52:	465a      	mov	r2, fp
    5b54:	3b28      	subs	r3, #40	; 0x28
    5b56:	409a      	lsls	r2, r3
    5b58:	2300      	movs	r3, #0
    5b5a:	4691      	mov	r9, r2
    5b5c:	4698      	mov	r8, r3
    5b5e:	e657      	b.n	5810 <__aeabi_ddiv+0xfc>
    5b60:	4658      	mov	r0, fp
    5b62:	f001 f83b 	bl	6bdc <__clzsi2>
    5b66:	3020      	adds	r0, #32
    5b68:	e640      	b.n	57ec <__aeabi_ddiv+0xd8>
    5b6a:	0003      	movs	r3, r0
    5b6c:	4652      	mov	r2, sl
    5b6e:	3b28      	subs	r3, #40	; 0x28
    5b70:	409a      	lsls	r2, r3
    5b72:	2100      	movs	r1, #0
    5b74:	4693      	mov	fp, r2
    5b76:	e677      	b.n	5868 <__aeabi_ddiv+0x154>
    5b78:	f001 f830 	bl	6bdc <__clzsi2>
    5b7c:	3020      	adds	r0, #32
    5b7e:	e65f      	b.n	5840 <__aeabi_ddiv+0x12c>
    5b80:	4588      	cmp	r8, r1
    5b82:	d200      	bcs.n	5b86 <__aeabi_ddiv+0x472>
    5b84:	e6c7      	b.n	5916 <__aeabi_ddiv+0x202>
    5b86:	464b      	mov	r3, r9
    5b88:	07de      	lsls	r6, r3, #31
    5b8a:	085d      	lsrs	r5, r3, #1
    5b8c:	4643      	mov	r3, r8
    5b8e:	085b      	lsrs	r3, r3, #1
    5b90:	431e      	orrs	r6, r3
    5b92:	4643      	mov	r3, r8
    5b94:	07db      	lsls	r3, r3, #31
    5b96:	469a      	mov	sl, r3
    5b98:	e6c2      	b.n	5920 <__aeabi_ddiv+0x20c>
    5b9a:	2500      	movs	r5, #0
    5b9c:	4592      	cmp	sl, r2
    5b9e:	d300      	bcc.n	5ba2 <__aeabi_ddiv+0x48e>
    5ba0:	e733      	b.n	5a0a <__aeabi_ddiv+0x2f6>
    5ba2:	9e03      	ldr	r6, [sp, #12]
    5ba4:	4659      	mov	r1, fp
    5ba6:	46b4      	mov	ip, r6
    5ba8:	44e2      	add	sl, ip
    5baa:	45b2      	cmp	sl, r6
    5bac:	41ad      	sbcs	r5, r5
    5bae:	426d      	negs	r5, r5
    5bb0:	4445      	add	r5, r8
    5bb2:	18eb      	adds	r3, r5, r3
    5bb4:	3901      	subs	r1, #1
    5bb6:	4598      	cmp	r8, r3
    5bb8:	d207      	bcs.n	5bca <__aeabi_ddiv+0x4b6>
    5bba:	4298      	cmp	r0, r3
    5bbc:	d900      	bls.n	5bc0 <__aeabi_ddiv+0x4ac>
    5bbe:	e07f      	b.n	5cc0 <__aeabi_ddiv+0x5ac>
    5bc0:	d100      	bne.n	5bc4 <__aeabi_ddiv+0x4b0>
    5bc2:	e0bc      	b.n	5d3e <__aeabi_ddiv+0x62a>
    5bc4:	1a1d      	subs	r5, r3, r0
    5bc6:	468b      	mov	fp, r1
    5bc8:	e71f      	b.n	5a0a <__aeabi_ddiv+0x2f6>
    5bca:	4598      	cmp	r8, r3
    5bcc:	d1fa      	bne.n	5bc4 <__aeabi_ddiv+0x4b0>
    5bce:	9d03      	ldr	r5, [sp, #12]
    5bd0:	4555      	cmp	r5, sl
    5bd2:	d9f2      	bls.n	5bba <__aeabi_ddiv+0x4a6>
    5bd4:	4643      	mov	r3, r8
    5bd6:	468b      	mov	fp, r1
    5bd8:	1a1d      	subs	r5, r3, r0
    5bda:	e716      	b.n	5a0a <__aeabi_ddiv+0x2f6>
    5bdc:	469b      	mov	fp, r3
    5bde:	e6ca      	b.n	5976 <__aeabi_ddiv+0x262>
    5be0:	0015      	movs	r5, r2
    5be2:	e6e7      	b.n	59b4 <__aeabi_ddiv+0x2a0>
    5be4:	465a      	mov	r2, fp
    5be6:	08c9      	lsrs	r1, r1, #3
    5be8:	0752      	lsls	r2, r2, #29
    5bea:	430a      	orrs	r2, r1
    5bec:	055b      	lsls	r3, r3, #21
    5bee:	4690      	mov	r8, r2
    5bf0:	0d5c      	lsrs	r4, r3, #21
    5bf2:	465a      	mov	r2, fp
    5bf4:	2301      	movs	r3, #1
    5bf6:	9902      	ldr	r1, [sp, #8]
    5bf8:	0252      	lsls	r2, r2, #9
    5bfa:	4019      	ands	r1, r3
    5bfc:	0b12      	lsrs	r2, r2, #12
    5bfe:	468c      	mov	ip, r1
    5c00:	e656      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5c02:	2b00      	cmp	r3, #0
    5c04:	d100      	bne.n	5c08 <__aeabi_ddiv+0x4f4>
    5c06:	e76f      	b.n	5ae8 <__aeabi_ddiv+0x3d4>
    5c08:	4446      	add	r6, r8
    5c0a:	1e4a      	subs	r2, r1, #1
    5c0c:	45b0      	cmp	r8, r6
    5c0e:	d929      	bls.n	5c64 <__aeabi_ddiv+0x550>
    5c10:	0011      	movs	r1, r2
    5c12:	4286      	cmp	r6, r0
    5c14:	d000      	beq.n	5c18 <__aeabi_ddiv+0x504>
    5c16:	e765      	b.n	5ae4 <__aeabi_ddiv+0x3d0>
    5c18:	9a03      	ldr	r2, [sp, #12]
    5c1a:	4293      	cmp	r3, r2
    5c1c:	d000      	beq.n	5c20 <__aeabi_ddiv+0x50c>
    5c1e:	e761      	b.n	5ae4 <__aeabi_ddiv+0x3d0>
    5c20:	e762      	b.n	5ae8 <__aeabi_ddiv+0x3d4>
    5c22:	2101      	movs	r1, #1
    5c24:	4249      	negs	r1, r1
    5c26:	2001      	movs	r0, #1
    5c28:	1ac2      	subs	r2, r0, r3
    5c2a:	2a38      	cmp	r2, #56	; 0x38
    5c2c:	dd21      	ble.n	5c72 <__aeabi_ddiv+0x55e>
    5c2e:	9b02      	ldr	r3, [sp, #8]
    5c30:	4003      	ands	r3, r0
    5c32:	469c      	mov	ip, r3
    5c34:	e638      	b.n	58a8 <__aeabi_ddiv+0x194>
    5c36:	220f      	movs	r2, #15
    5c38:	400a      	ands	r2, r1
    5c3a:	2a04      	cmp	r2, #4
    5c3c:	d100      	bne.n	5c40 <__aeabi_ddiv+0x52c>
    5c3e:	e75b      	b.n	5af8 <__aeabi_ddiv+0x3e4>
    5c40:	000a      	movs	r2, r1
    5c42:	1d11      	adds	r1, r2, #4
    5c44:	4291      	cmp	r1, r2
    5c46:	4192      	sbcs	r2, r2
    5c48:	4252      	negs	r2, r2
    5c4a:	4493      	add	fp, r2
    5c4c:	e754      	b.n	5af8 <__aeabi_ddiv+0x3e4>
    5c4e:	4b47      	ldr	r3, [pc, #284]	; (5d6c <__aeabi_ddiv+0x658>)
    5c50:	18e3      	adds	r3, r4, r3
    5c52:	2b00      	cmp	r3, #0
    5c54:	dde5      	ble.n	5c22 <__aeabi_ddiv+0x50e>
    5c56:	2201      	movs	r2, #1
    5c58:	4252      	negs	r2, r2
    5c5a:	e7f2      	b.n	5c42 <__aeabi_ddiv+0x52e>
    5c5c:	001d      	movs	r5, r3
    5c5e:	e6fa      	b.n	5a56 <__aeabi_ddiv+0x342>
    5c60:	469a      	mov	sl, r3
    5c62:	e71c      	b.n	5a9e <__aeabi_ddiv+0x38a>
    5c64:	42b0      	cmp	r0, r6
    5c66:	d839      	bhi.n	5cdc <__aeabi_ddiv+0x5c8>
    5c68:	d06e      	beq.n	5d48 <__aeabi_ddiv+0x634>
    5c6a:	0011      	movs	r1, r2
    5c6c:	e73a      	b.n	5ae4 <__aeabi_ddiv+0x3d0>
    5c6e:	9302      	str	r3, [sp, #8]
    5c70:	e73a      	b.n	5ae8 <__aeabi_ddiv+0x3d4>
    5c72:	2a1f      	cmp	r2, #31
    5c74:	dc3c      	bgt.n	5cf0 <__aeabi_ddiv+0x5dc>
    5c76:	2320      	movs	r3, #32
    5c78:	1a9b      	subs	r3, r3, r2
    5c7a:	000c      	movs	r4, r1
    5c7c:	4658      	mov	r0, fp
    5c7e:	4099      	lsls	r1, r3
    5c80:	4098      	lsls	r0, r3
    5c82:	1e4b      	subs	r3, r1, #1
    5c84:	4199      	sbcs	r1, r3
    5c86:	465b      	mov	r3, fp
    5c88:	40d4      	lsrs	r4, r2
    5c8a:	40d3      	lsrs	r3, r2
    5c8c:	4320      	orrs	r0, r4
    5c8e:	4308      	orrs	r0, r1
    5c90:	001a      	movs	r2, r3
    5c92:	0743      	lsls	r3, r0, #29
    5c94:	d009      	beq.n	5caa <__aeabi_ddiv+0x596>
    5c96:	230f      	movs	r3, #15
    5c98:	4003      	ands	r3, r0
    5c9a:	2b04      	cmp	r3, #4
    5c9c:	d005      	beq.n	5caa <__aeabi_ddiv+0x596>
    5c9e:	0001      	movs	r1, r0
    5ca0:	1d08      	adds	r0, r1, #4
    5ca2:	4288      	cmp	r0, r1
    5ca4:	419b      	sbcs	r3, r3
    5ca6:	425b      	negs	r3, r3
    5ca8:	18d2      	adds	r2, r2, r3
    5caa:	0213      	lsls	r3, r2, #8
    5cac:	d53a      	bpl.n	5d24 <__aeabi_ddiv+0x610>
    5cae:	2301      	movs	r3, #1
    5cb0:	9a02      	ldr	r2, [sp, #8]
    5cb2:	2401      	movs	r4, #1
    5cb4:	401a      	ands	r2, r3
    5cb6:	2300      	movs	r3, #0
    5cb8:	4694      	mov	ip, r2
    5cba:	4698      	mov	r8, r3
    5cbc:	2200      	movs	r2, #0
    5cbe:	e5f7      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5cc0:	2102      	movs	r1, #2
    5cc2:	4249      	negs	r1, r1
    5cc4:	468c      	mov	ip, r1
    5cc6:	9d03      	ldr	r5, [sp, #12]
    5cc8:	44e3      	add	fp, ip
    5cca:	46ac      	mov	ip, r5
    5ccc:	44e2      	add	sl, ip
    5cce:	45aa      	cmp	sl, r5
    5cd0:	41ad      	sbcs	r5, r5
    5cd2:	426d      	negs	r5, r5
    5cd4:	4445      	add	r5, r8
    5cd6:	18ed      	adds	r5, r5, r3
    5cd8:	1a2d      	subs	r5, r5, r0
    5cda:	e696      	b.n	5a0a <__aeabi_ddiv+0x2f6>
    5cdc:	1e8a      	subs	r2, r1, #2
    5cde:	9903      	ldr	r1, [sp, #12]
    5ce0:	004d      	lsls	r5, r1, #1
    5ce2:	428d      	cmp	r5, r1
    5ce4:	4189      	sbcs	r1, r1
    5ce6:	4249      	negs	r1, r1
    5ce8:	4441      	add	r1, r8
    5cea:	1876      	adds	r6, r6, r1
    5cec:	9503      	str	r5, [sp, #12]
    5cee:	e78f      	b.n	5c10 <__aeabi_ddiv+0x4fc>
    5cf0:	201f      	movs	r0, #31
    5cf2:	4240      	negs	r0, r0
    5cf4:	1ac3      	subs	r3, r0, r3
    5cf6:	4658      	mov	r0, fp
    5cf8:	40d8      	lsrs	r0, r3
    5cfa:	0003      	movs	r3, r0
    5cfc:	2a20      	cmp	r2, #32
    5cfe:	d028      	beq.n	5d52 <__aeabi_ddiv+0x63e>
    5d00:	2040      	movs	r0, #64	; 0x40
    5d02:	465d      	mov	r5, fp
    5d04:	1a82      	subs	r2, r0, r2
    5d06:	4095      	lsls	r5, r2
    5d08:	4329      	orrs	r1, r5
    5d0a:	1e4a      	subs	r2, r1, #1
    5d0c:	4191      	sbcs	r1, r2
    5d0e:	4319      	orrs	r1, r3
    5d10:	2307      	movs	r3, #7
    5d12:	2200      	movs	r2, #0
    5d14:	400b      	ands	r3, r1
    5d16:	d009      	beq.n	5d2c <__aeabi_ddiv+0x618>
    5d18:	230f      	movs	r3, #15
    5d1a:	2200      	movs	r2, #0
    5d1c:	400b      	ands	r3, r1
    5d1e:	0008      	movs	r0, r1
    5d20:	2b04      	cmp	r3, #4
    5d22:	d1bd      	bne.n	5ca0 <__aeabi_ddiv+0x58c>
    5d24:	0001      	movs	r1, r0
    5d26:	0753      	lsls	r3, r2, #29
    5d28:	0252      	lsls	r2, r2, #9
    5d2a:	0b12      	lsrs	r2, r2, #12
    5d2c:	08c9      	lsrs	r1, r1, #3
    5d2e:	4319      	orrs	r1, r3
    5d30:	2301      	movs	r3, #1
    5d32:	4688      	mov	r8, r1
    5d34:	9902      	ldr	r1, [sp, #8]
    5d36:	2400      	movs	r4, #0
    5d38:	4019      	ands	r1, r3
    5d3a:	468c      	mov	ip, r1
    5d3c:	e5b8      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5d3e:	4552      	cmp	r2, sl
    5d40:	d8be      	bhi.n	5cc0 <__aeabi_ddiv+0x5ac>
    5d42:	468b      	mov	fp, r1
    5d44:	2500      	movs	r5, #0
    5d46:	e660      	b.n	5a0a <__aeabi_ddiv+0x2f6>
    5d48:	9d03      	ldr	r5, [sp, #12]
    5d4a:	429d      	cmp	r5, r3
    5d4c:	d3c6      	bcc.n	5cdc <__aeabi_ddiv+0x5c8>
    5d4e:	0011      	movs	r1, r2
    5d50:	e762      	b.n	5c18 <__aeabi_ddiv+0x504>
    5d52:	2500      	movs	r5, #0
    5d54:	e7d8      	b.n	5d08 <__aeabi_ddiv+0x5f4>
    5d56:	2280      	movs	r2, #128	; 0x80
    5d58:	465b      	mov	r3, fp
    5d5a:	0312      	lsls	r2, r2, #12
    5d5c:	431a      	orrs	r2, r3
    5d5e:	9b01      	ldr	r3, [sp, #4]
    5d60:	0312      	lsls	r2, r2, #12
    5d62:	0b12      	lsrs	r2, r2, #12
    5d64:	469c      	mov	ip, r3
    5d66:	4688      	mov	r8, r1
    5d68:	4c03      	ldr	r4, [pc, #12]	; (5d78 <__aeabi_ddiv+0x664>)
    5d6a:	e5a1      	b.n	58b0 <__aeabi_ddiv+0x19c>
    5d6c:	000003ff 	.word	0x000003ff
    5d70:	feffffff 	.word	0xfeffffff
    5d74:	000007fe 	.word	0x000007fe
    5d78:	000007ff 	.word	0x000007ff

00005d7c <__eqdf2>:
    5d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d7e:	464f      	mov	r7, r9
    5d80:	4646      	mov	r6, r8
    5d82:	46d6      	mov	lr, sl
    5d84:	005c      	lsls	r4, r3, #1
    5d86:	b5c0      	push	{r6, r7, lr}
    5d88:	031f      	lsls	r7, r3, #12
    5d8a:	0fdb      	lsrs	r3, r3, #31
    5d8c:	469a      	mov	sl, r3
    5d8e:	4b17      	ldr	r3, [pc, #92]	; (5dec <__eqdf2+0x70>)
    5d90:	030e      	lsls	r6, r1, #12
    5d92:	004d      	lsls	r5, r1, #1
    5d94:	4684      	mov	ip, r0
    5d96:	4680      	mov	r8, r0
    5d98:	0b36      	lsrs	r6, r6, #12
    5d9a:	0d6d      	lsrs	r5, r5, #21
    5d9c:	0fc9      	lsrs	r1, r1, #31
    5d9e:	4691      	mov	r9, r2
    5da0:	0b3f      	lsrs	r7, r7, #12
    5da2:	0d64      	lsrs	r4, r4, #21
    5da4:	2001      	movs	r0, #1
    5da6:	429d      	cmp	r5, r3
    5da8:	d008      	beq.n	5dbc <__eqdf2+0x40>
    5daa:	429c      	cmp	r4, r3
    5dac:	d001      	beq.n	5db2 <__eqdf2+0x36>
    5dae:	42a5      	cmp	r5, r4
    5db0:	d00b      	beq.n	5dca <__eqdf2+0x4e>
    5db2:	bc1c      	pop	{r2, r3, r4}
    5db4:	4690      	mov	r8, r2
    5db6:	4699      	mov	r9, r3
    5db8:	46a2      	mov	sl, r4
    5dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5dbc:	4663      	mov	r3, ip
    5dbe:	4333      	orrs	r3, r6
    5dc0:	d1f7      	bne.n	5db2 <__eqdf2+0x36>
    5dc2:	42ac      	cmp	r4, r5
    5dc4:	d1f5      	bne.n	5db2 <__eqdf2+0x36>
    5dc6:	433a      	orrs	r2, r7
    5dc8:	d1f3      	bne.n	5db2 <__eqdf2+0x36>
    5dca:	2001      	movs	r0, #1
    5dcc:	42be      	cmp	r6, r7
    5dce:	d1f0      	bne.n	5db2 <__eqdf2+0x36>
    5dd0:	45c8      	cmp	r8, r9
    5dd2:	d1ee      	bne.n	5db2 <__eqdf2+0x36>
    5dd4:	4551      	cmp	r1, sl
    5dd6:	d007      	beq.n	5de8 <__eqdf2+0x6c>
    5dd8:	2d00      	cmp	r5, #0
    5dda:	d1ea      	bne.n	5db2 <__eqdf2+0x36>
    5ddc:	4663      	mov	r3, ip
    5dde:	431e      	orrs	r6, r3
    5de0:	0030      	movs	r0, r6
    5de2:	1e46      	subs	r6, r0, #1
    5de4:	41b0      	sbcs	r0, r6
    5de6:	e7e4      	b.n	5db2 <__eqdf2+0x36>
    5de8:	2000      	movs	r0, #0
    5dea:	e7e2      	b.n	5db2 <__eqdf2+0x36>
    5dec:	000007ff 	.word	0x000007ff

00005df0 <__gedf2>:
    5df0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5df2:	4645      	mov	r5, r8
    5df4:	46de      	mov	lr, fp
    5df6:	4657      	mov	r7, sl
    5df8:	464e      	mov	r6, r9
    5dfa:	b5e0      	push	{r5, r6, r7, lr}
    5dfc:	031f      	lsls	r7, r3, #12
    5dfe:	0b3d      	lsrs	r5, r7, #12
    5e00:	4f2c      	ldr	r7, [pc, #176]	; (5eb4 <__gedf2+0xc4>)
    5e02:	030e      	lsls	r6, r1, #12
    5e04:	004c      	lsls	r4, r1, #1
    5e06:	46ab      	mov	fp, r5
    5e08:	005d      	lsls	r5, r3, #1
    5e0a:	4684      	mov	ip, r0
    5e0c:	0b36      	lsrs	r6, r6, #12
    5e0e:	0d64      	lsrs	r4, r4, #21
    5e10:	0fc9      	lsrs	r1, r1, #31
    5e12:	4690      	mov	r8, r2
    5e14:	0d6d      	lsrs	r5, r5, #21
    5e16:	0fdb      	lsrs	r3, r3, #31
    5e18:	42bc      	cmp	r4, r7
    5e1a:	d02a      	beq.n	5e72 <__gedf2+0x82>
    5e1c:	4f25      	ldr	r7, [pc, #148]	; (5eb4 <__gedf2+0xc4>)
    5e1e:	42bd      	cmp	r5, r7
    5e20:	d02d      	beq.n	5e7e <__gedf2+0x8e>
    5e22:	2c00      	cmp	r4, #0
    5e24:	d10f      	bne.n	5e46 <__gedf2+0x56>
    5e26:	4330      	orrs	r0, r6
    5e28:	0007      	movs	r7, r0
    5e2a:	4681      	mov	r9, r0
    5e2c:	4278      	negs	r0, r7
    5e2e:	4178      	adcs	r0, r7
    5e30:	b2c0      	uxtb	r0, r0
    5e32:	2d00      	cmp	r5, #0
    5e34:	d117      	bne.n	5e66 <__gedf2+0x76>
    5e36:	465f      	mov	r7, fp
    5e38:	433a      	orrs	r2, r7
    5e3a:	d114      	bne.n	5e66 <__gedf2+0x76>
    5e3c:	464b      	mov	r3, r9
    5e3e:	2000      	movs	r0, #0
    5e40:	2b00      	cmp	r3, #0
    5e42:	d00a      	beq.n	5e5a <__gedf2+0x6a>
    5e44:	e006      	b.n	5e54 <__gedf2+0x64>
    5e46:	2d00      	cmp	r5, #0
    5e48:	d102      	bne.n	5e50 <__gedf2+0x60>
    5e4a:	4658      	mov	r0, fp
    5e4c:	4302      	orrs	r2, r0
    5e4e:	d001      	beq.n	5e54 <__gedf2+0x64>
    5e50:	4299      	cmp	r1, r3
    5e52:	d018      	beq.n	5e86 <__gedf2+0x96>
    5e54:	4248      	negs	r0, r1
    5e56:	2101      	movs	r1, #1
    5e58:	4308      	orrs	r0, r1
    5e5a:	bc3c      	pop	{r2, r3, r4, r5}
    5e5c:	4690      	mov	r8, r2
    5e5e:	4699      	mov	r9, r3
    5e60:	46a2      	mov	sl, r4
    5e62:	46ab      	mov	fp, r5
    5e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e66:	2800      	cmp	r0, #0
    5e68:	d0f2      	beq.n	5e50 <__gedf2+0x60>
    5e6a:	2001      	movs	r0, #1
    5e6c:	3b01      	subs	r3, #1
    5e6e:	4318      	orrs	r0, r3
    5e70:	e7f3      	b.n	5e5a <__gedf2+0x6a>
    5e72:	0037      	movs	r7, r6
    5e74:	4307      	orrs	r7, r0
    5e76:	d0d1      	beq.n	5e1c <__gedf2+0x2c>
    5e78:	2002      	movs	r0, #2
    5e7a:	4240      	negs	r0, r0
    5e7c:	e7ed      	b.n	5e5a <__gedf2+0x6a>
    5e7e:	465f      	mov	r7, fp
    5e80:	4317      	orrs	r7, r2
    5e82:	d0ce      	beq.n	5e22 <__gedf2+0x32>
    5e84:	e7f8      	b.n	5e78 <__gedf2+0x88>
    5e86:	42ac      	cmp	r4, r5
    5e88:	dce4      	bgt.n	5e54 <__gedf2+0x64>
    5e8a:	da03      	bge.n	5e94 <__gedf2+0xa4>
    5e8c:	1e48      	subs	r0, r1, #1
    5e8e:	2101      	movs	r1, #1
    5e90:	4308      	orrs	r0, r1
    5e92:	e7e2      	b.n	5e5a <__gedf2+0x6a>
    5e94:	455e      	cmp	r6, fp
    5e96:	d8dd      	bhi.n	5e54 <__gedf2+0x64>
    5e98:	d006      	beq.n	5ea8 <__gedf2+0xb8>
    5e9a:	2000      	movs	r0, #0
    5e9c:	455e      	cmp	r6, fp
    5e9e:	d2dc      	bcs.n	5e5a <__gedf2+0x6a>
    5ea0:	2301      	movs	r3, #1
    5ea2:	1e48      	subs	r0, r1, #1
    5ea4:	4318      	orrs	r0, r3
    5ea6:	e7d8      	b.n	5e5a <__gedf2+0x6a>
    5ea8:	45c4      	cmp	ip, r8
    5eaa:	d8d3      	bhi.n	5e54 <__gedf2+0x64>
    5eac:	2000      	movs	r0, #0
    5eae:	45c4      	cmp	ip, r8
    5eb0:	d3f6      	bcc.n	5ea0 <__gedf2+0xb0>
    5eb2:	e7d2      	b.n	5e5a <__gedf2+0x6a>
    5eb4:	000007ff 	.word	0x000007ff

00005eb8 <__ledf2>:
    5eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5eba:	464e      	mov	r6, r9
    5ebc:	4645      	mov	r5, r8
    5ebe:	46de      	mov	lr, fp
    5ec0:	4657      	mov	r7, sl
    5ec2:	005c      	lsls	r4, r3, #1
    5ec4:	b5e0      	push	{r5, r6, r7, lr}
    5ec6:	031f      	lsls	r7, r3, #12
    5ec8:	0fdb      	lsrs	r3, r3, #31
    5eca:	4699      	mov	r9, r3
    5ecc:	4b2a      	ldr	r3, [pc, #168]	; (5f78 <__ledf2+0xc0>)
    5ece:	030e      	lsls	r6, r1, #12
    5ed0:	004d      	lsls	r5, r1, #1
    5ed2:	0fc9      	lsrs	r1, r1, #31
    5ed4:	4684      	mov	ip, r0
    5ed6:	0b36      	lsrs	r6, r6, #12
    5ed8:	0d6d      	lsrs	r5, r5, #21
    5eda:	468b      	mov	fp, r1
    5edc:	4690      	mov	r8, r2
    5ede:	0b3f      	lsrs	r7, r7, #12
    5ee0:	0d64      	lsrs	r4, r4, #21
    5ee2:	429d      	cmp	r5, r3
    5ee4:	d020      	beq.n	5f28 <__ledf2+0x70>
    5ee6:	4b24      	ldr	r3, [pc, #144]	; (5f78 <__ledf2+0xc0>)
    5ee8:	429c      	cmp	r4, r3
    5eea:	d022      	beq.n	5f32 <__ledf2+0x7a>
    5eec:	2d00      	cmp	r5, #0
    5eee:	d112      	bne.n	5f16 <__ledf2+0x5e>
    5ef0:	4330      	orrs	r0, r6
    5ef2:	4243      	negs	r3, r0
    5ef4:	4143      	adcs	r3, r0
    5ef6:	b2db      	uxtb	r3, r3
    5ef8:	2c00      	cmp	r4, #0
    5efa:	d01f      	beq.n	5f3c <__ledf2+0x84>
    5efc:	2b00      	cmp	r3, #0
    5efe:	d00c      	beq.n	5f1a <__ledf2+0x62>
    5f00:	464b      	mov	r3, r9
    5f02:	2001      	movs	r0, #1
    5f04:	3b01      	subs	r3, #1
    5f06:	4303      	orrs	r3, r0
    5f08:	0018      	movs	r0, r3
    5f0a:	bc3c      	pop	{r2, r3, r4, r5}
    5f0c:	4690      	mov	r8, r2
    5f0e:	4699      	mov	r9, r3
    5f10:	46a2      	mov	sl, r4
    5f12:	46ab      	mov	fp, r5
    5f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f16:	2c00      	cmp	r4, #0
    5f18:	d016      	beq.n	5f48 <__ledf2+0x90>
    5f1a:	45cb      	cmp	fp, r9
    5f1c:	d017      	beq.n	5f4e <__ledf2+0x96>
    5f1e:	465b      	mov	r3, fp
    5f20:	4259      	negs	r1, r3
    5f22:	2301      	movs	r3, #1
    5f24:	430b      	orrs	r3, r1
    5f26:	e7ef      	b.n	5f08 <__ledf2+0x50>
    5f28:	0031      	movs	r1, r6
    5f2a:	2302      	movs	r3, #2
    5f2c:	4301      	orrs	r1, r0
    5f2e:	d1eb      	bne.n	5f08 <__ledf2+0x50>
    5f30:	e7d9      	b.n	5ee6 <__ledf2+0x2e>
    5f32:	0039      	movs	r1, r7
    5f34:	2302      	movs	r3, #2
    5f36:	4311      	orrs	r1, r2
    5f38:	d1e6      	bne.n	5f08 <__ledf2+0x50>
    5f3a:	e7d7      	b.n	5eec <__ledf2+0x34>
    5f3c:	433a      	orrs	r2, r7
    5f3e:	d1dd      	bne.n	5efc <__ledf2+0x44>
    5f40:	2300      	movs	r3, #0
    5f42:	2800      	cmp	r0, #0
    5f44:	d0e0      	beq.n	5f08 <__ledf2+0x50>
    5f46:	e7ea      	b.n	5f1e <__ledf2+0x66>
    5f48:	433a      	orrs	r2, r7
    5f4a:	d1e6      	bne.n	5f1a <__ledf2+0x62>
    5f4c:	e7e7      	b.n	5f1e <__ledf2+0x66>
    5f4e:	42a5      	cmp	r5, r4
    5f50:	dce5      	bgt.n	5f1e <__ledf2+0x66>
    5f52:	db05      	blt.n	5f60 <__ledf2+0xa8>
    5f54:	42be      	cmp	r6, r7
    5f56:	d8e2      	bhi.n	5f1e <__ledf2+0x66>
    5f58:	d007      	beq.n	5f6a <__ledf2+0xb2>
    5f5a:	2300      	movs	r3, #0
    5f5c:	42be      	cmp	r6, r7
    5f5e:	d2d3      	bcs.n	5f08 <__ledf2+0x50>
    5f60:	4659      	mov	r1, fp
    5f62:	2301      	movs	r3, #1
    5f64:	3901      	subs	r1, #1
    5f66:	430b      	orrs	r3, r1
    5f68:	e7ce      	b.n	5f08 <__ledf2+0x50>
    5f6a:	45c4      	cmp	ip, r8
    5f6c:	d8d7      	bhi.n	5f1e <__ledf2+0x66>
    5f6e:	2300      	movs	r3, #0
    5f70:	45c4      	cmp	ip, r8
    5f72:	d3f5      	bcc.n	5f60 <__ledf2+0xa8>
    5f74:	e7c8      	b.n	5f08 <__ledf2+0x50>
    5f76:	46c0      	nop			; (mov r8, r8)
    5f78:	000007ff 	.word	0x000007ff

00005f7c <__aeabi_dmul>:
    5f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f7e:	4657      	mov	r7, sl
    5f80:	4645      	mov	r5, r8
    5f82:	46de      	mov	lr, fp
    5f84:	464e      	mov	r6, r9
    5f86:	b5e0      	push	{r5, r6, r7, lr}
    5f88:	030c      	lsls	r4, r1, #12
    5f8a:	4698      	mov	r8, r3
    5f8c:	004e      	lsls	r6, r1, #1
    5f8e:	0b23      	lsrs	r3, r4, #12
    5f90:	b087      	sub	sp, #28
    5f92:	0007      	movs	r7, r0
    5f94:	4692      	mov	sl, r2
    5f96:	469b      	mov	fp, r3
    5f98:	0d76      	lsrs	r6, r6, #21
    5f9a:	0fcd      	lsrs	r5, r1, #31
    5f9c:	2e00      	cmp	r6, #0
    5f9e:	d06b      	beq.n	6078 <__aeabi_dmul+0xfc>
    5fa0:	4b6d      	ldr	r3, [pc, #436]	; (6158 <__aeabi_dmul+0x1dc>)
    5fa2:	429e      	cmp	r6, r3
    5fa4:	d035      	beq.n	6012 <__aeabi_dmul+0x96>
    5fa6:	2480      	movs	r4, #128	; 0x80
    5fa8:	465b      	mov	r3, fp
    5faa:	0f42      	lsrs	r2, r0, #29
    5fac:	0424      	lsls	r4, r4, #16
    5fae:	00db      	lsls	r3, r3, #3
    5fb0:	4314      	orrs	r4, r2
    5fb2:	431c      	orrs	r4, r3
    5fb4:	00c3      	lsls	r3, r0, #3
    5fb6:	4699      	mov	r9, r3
    5fb8:	4b68      	ldr	r3, [pc, #416]	; (615c <__aeabi_dmul+0x1e0>)
    5fba:	46a3      	mov	fp, r4
    5fbc:	469c      	mov	ip, r3
    5fbe:	2300      	movs	r3, #0
    5fc0:	2700      	movs	r7, #0
    5fc2:	4466      	add	r6, ip
    5fc4:	9302      	str	r3, [sp, #8]
    5fc6:	4643      	mov	r3, r8
    5fc8:	031c      	lsls	r4, r3, #12
    5fca:	005a      	lsls	r2, r3, #1
    5fcc:	0fdb      	lsrs	r3, r3, #31
    5fce:	4650      	mov	r0, sl
    5fd0:	0b24      	lsrs	r4, r4, #12
    5fd2:	0d52      	lsrs	r2, r2, #21
    5fd4:	4698      	mov	r8, r3
    5fd6:	d100      	bne.n	5fda <__aeabi_dmul+0x5e>
    5fd8:	e076      	b.n	60c8 <__aeabi_dmul+0x14c>
    5fda:	4b5f      	ldr	r3, [pc, #380]	; (6158 <__aeabi_dmul+0x1dc>)
    5fdc:	429a      	cmp	r2, r3
    5fde:	d06d      	beq.n	60bc <__aeabi_dmul+0x140>
    5fe0:	2380      	movs	r3, #128	; 0x80
    5fe2:	0f41      	lsrs	r1, r0, #29
    5fe4:	041b      	lsls	r3, r3, #16
    5fe6:	430b      	orrs	r3, r1
    5fe8:	495c      	ldr	r1, [pc, #368]	; (615c <__aeabi_dmul+0x1e0>)
    5fea:	00e4      	lsls	r4, r4, #3
    5fec:	468c      	mov	ip, r1
    5fee:	431c      	orrs	r4, r3
    5ff0:	00c3      	lsls	r3, r0, #3
    5ff2:	2000      	movs	r0, #0
    5ff4:	4462      	add	r2, ip
    5ff6:	4641      	mov	r1, r8
    5ff8:	18b6      	adds	r6, r6, r2
    5ffa:	4069      	eors	r1, r5
    5ffc:	1c72      	adds	r2, r6, #1
    5ffe:	9101      	str	r1, [sp, #4]
    6000:	4694      	mov	ip, r2
    6002:	4307      	orrs	r7, r0
    6004:	2f0f      	cmp	r7, #15
    6006:	d900      	bls.n	600a <__aeabi_dmul+0x8e>
    6008:	e0b0      	b.n	616c <__aeabi_dmul+0x1f0>
    600a:	4a55      	ldr	r2, [pc, #340]	; (6160 <__aeabi_dmul+0x1e4>)
    600c:	00bf      	lsls	r7, r7, #2
    600e:	59d2      	ldr	r2, [r2, r7]
    6010:	4697      	mov	pc, r2
    6012:	465b      	mov	r3, fp
    6014:	4303      	orrs	r3, r0
    6016:	4699      	mov	r9, r3
    6018:	d000      	beq.n	601c <__aeabi_dmul+0xa0>
    601a:	e087      	b.n	612c <__aeabi_dmul+0x1b0>
    601c:	2300      	movs	r3, #0
    601e:	469b      	mov	fp, r3
    6020:	3302      	adds	r3, #2
    6022:	2708      	movs	r7, #8
    6024:	9302      	str	r3, [sp, #8]
    6026:	e7ce      	b.n	5fc6 <__aeabi_dmul+0x4a>
    6028:	4642      	mov	r2, r8
    602a:	9201      	str	r2, [sp, #4]
    602c:	2802      	cmp	r0, #2
    602e:	d067      	beq.n	6100 <__aeabi_dmul+0x184>
    6030:	2803      	cmp	r0, #3
    6032:	d100      	bne.n	6036 <__aeabi_dmul+0xba>
    6034:	e20e      	b.n	6454 <__aeabi_dmul+0x4d8>
    6036:	2801      	cmp	r0, #1
    6038:	d000      	beq.n	603c <__aeabi_dmul+0xc0>
    603a:	e162      	b.n	6302 <__aeabi_dmul+0x386>
    603c:	2300      	movs	r3, #0
    603e:	2400      	movs	r4, #0
    6040:	2200      	movs	r2, #0
    6042:	4699      	mov	r9, r3
    6044:	9901      	ldr	r1, [sp, #4]
    6046:	4001      	ands	r1, r0
    6048:	b2cd      	uxtb	r5, r1
    604a:	2100      	movs	r1, #0
    604c:	0312      	lsls	r2, r2, #12
    604e:	0d0b      	lsrs	r3, r1, #20
    6050:	0b12      	lsrs	r2, r2, #12
    6052:	051b      	lsls	r3, r3, #20
    6054:	4313      	orrs	r3, r2
    6056:	4a43      	ldr	r2, [pc, #268]	; (6164 <__aeabi_dmul+0x1e8>)
    6058:	0524      	lsls	r4, r4, #20
    605a:	4013      	ands	r3, r2
    605c:	431c      	orrs	r4, r3
    605e:	0064      	lsls	r4, r4, #1
    6060:	07ed      	lsls	r5, r5, #31
    6062:	0864      	lsrs	r4, r4, #1
    6064:	432c      	orrs	r4, r5
    6066:	4648      	mov	r0, r9
    6068:	0021      	movs	r1, r4
    606a:	b007      	add	sp, #28
    606c:	bc3c      	pop	{r2, r3, r4, r5}
    606e:	4690      	mov	r8, r2
    6070:	4699      	mov	r9, r3
    6072:	46a2      	mov	sl, r4
    6074:	46ab      	mov	fp, r5
    6076:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6078:	4303      	orrs	r3, r0
    607a:	4699      	mov	r9, r3
    607c:	d04f      	beq.n	611e <__aeabi_dmul+0x1a2>
    607e:	465b      	mov	r3, fp
    6080:	2b00      	cmp	r3, #0
    6082:	d100      	bne.n	6086 <__aeabi_dmul+0x10a>
    6084:	e189      	b.n	639a <__aeabi_dmul+0x41e>
    6086:	4658      	mov	r0, fp
    6088:	f000 fda8 	bl	6bdc <__clzsi2>
    608c:	0003      	movs	r3, r0
    608e:	3b0b      	subs	r3, #11
    6090:	2b1c      	cmp	r3, #28
    6092:	dd00      	ble.n	6096 <__aeabi_dmul+0x11a>
    6094:	e17a      	b.n	638c <__aeabi_dmul+0x410>
    6096:	221d      	movs	r2, #29
    6098:	1ad3      	subs	r3, r2, r3
    609a:	003a      	movs	r2, r7
    609c:	0001      	movs	r1, r0
    609e:	465c      	mov	r4, fp
    60a0:	40da      	lsrs	r2, r3
    60a2:	3908      	subs	r1, #8
    60a4:	408c      	lsls	r4, r1
    60a6:	0013      	movs	r3, r2
    60a8:	408f      	lsls	r7, r1
    60aa:	4323      	orrs	r3, r4
    60ac:	469b      	mov	fp, r3
    60ae:	46b9      	mov	r9, r7
    60b0:	2300      	movs	r3, #0
    60b2:	4e2d      	ldr	r6, [pc, #180]	; (6168 <__aeabi_dmul+0x1ec>)
    60b4:	2700      	movs	r7, #0
    60b6:	1a36      	subs	r6, r6, r0
    60b8:	9302      	str	r3, [sp, #8]
    60ba:	e784      	b.n	5fc6 <__aeabi_dmul+0x4a>
    60bc:	4653      	mov	r3, sl
    60be:	4323      	orrs	r3, r4
    60c0:	d12a      	bne.n	6118 <__aeabi_dmul+0x19c>
    60c2:	2400      	movs	r4, #0
    60c4:	2002      	movs	r0, #2
    60c6:	e796      	b.n	5ff6 <__aeabi_dmul+0x7a>
    60c8:	4653      	mov	r3, sl
    60ca:	4323      	orrs	r3, r4
    60cc:	d020      	beq.n	6110 <__aeabi_dmul+0x194>
    60ce:	2c00      	cmp	r4, #0
    60d0:	d100      	bne.n	60d4 <__aeabi_dmul+0x158>
    60d2:	e157      	b.n	6384 <__aeabi_dmul+0x408>
    60d4:	0020      	movs	r0, r4
    60d6:	f000 fd81 	bl	6bdc <__clzsi2>
    60da:	0003      	movs	r3, r0
    60dc:	3b0b      	subs	r3, #11
    60de:	2b1c      	cmp	r3, #28
    60e0:	dd00      	ble.n	60e4 <__aeabi_dmul+0x168>
    60e2:	e149      	b.n	6378 <__aeabi_dmul+0x3fc>
    60e4:	211d      	movs	r1, #29
    60e6:	1acb      	subs	r3, r1, r3
    60e8:	4651      	mov	r1, sl
    60ea:	0002      	movs	r2, r0
    60ec:	40d9      	lsrs	r1, r3
    60ee:	4653      	mov	r3, sl
    60f0:	3a08      	subs	r2, #8
    60f2:	4094      	lsls	r4, r2
    60f4:	4093      	lsls	r3, r2
    60f6:	430c      	orrs	r4, r1
    60f8:	4a1b      	ldr	r2, [pc, #108]	; (6168 <__aeabi_dmul+0x1ec>)
    60fa:	1a12      	subs	r2, r2, r0
    60fc:	2000      	movs	r0, #0
    60fe:	e77a      	b.n	5ff6 <__aeabi_dmul+0x7a>
    6100:	2501      	movs	r5, #1
    6102:	9b01      	ldr	r3, [sp, #4]
    6104:	4c14      	ldr	r4, [pc, #80]	; (6158 <__aeabi_dmul+0x1dc>)
    6106:	401d      	ands	r5, r3
    6108:	2300      	movs	r3, #0
    610a:	2200      	movs	r2, #0
    610c:	4699      	mov	r9, r3
    610e:	e79c      	b.n	604a <__aeabi_dmul+0xce>
    6110:	2400      	movs	r4, #0
    6112:	2200      	movs	r2, #0
    6114:	2001      	movs	r0, #1
    6116:	e76e      	b.n	5ff6 <__aeabi_dmul+0x7a>
    6118:	4653      	mov	r3, sl
    611a:	2003      	movs	r0, #3
    611c:	e76b      	b.n	5ff6 <__aeabi_dmul+0x7a>
    611e:	2300      	movs	r3, #0
    6120:	469b      	mov	fp, r3
    6122:	3301      	adds	r3, #1
    6124:	2704      	movs	r7, #4
    6126:	2600      	movs	r6, #0
    6128:	9302      	str	r3, [sp, #8]
    612a:	e74c      	b.n	5fc6 <__aeabi_dmul+0x4a>
    612c:	2303      	movs	r3, #3
    612e:	4681      	mov	r9, r0
    6130:	270c      	movs	r7, #12
    6132:	9302      	str	r3, [sp, #8]
    6134:	e747      	b.n	5fc6 <__aeabi_dmul+0x4a>
    6136:	2280      	movs	r2, #128	; 0x80
    6138:	2300      	movs	r3, #0
    613a:	2500      	movs	r5, #0
    613c:	0312      	lsls	r2, r2, #12
    613e:	4699      	mov	r9, r3
    6140:	4c05      	ldr	r4, [pc, #20]	; (6158 <__aeabi_dmul+0x1dc>)
    6142:	e782      	b.n	604a <__aeabi_dmul+0xce>
    6144:	465c      	mov	r4, fp
    6146:	464b      	mov	r3, r9
    6148:	9802      	ldr	r0, [sp, #8]
    614a:	e76f      	b.n	602c <__aeabi_dmul+0xb0>
    614c:	465c      	mov	r4, fp
    614e:	464b      	mov	r3, r9
    6150:	9501      	str	r5, [sp, #4]
    6152:	9802      	ldr	r0, [sp, #8]
    6154:	e76a      	b.n	602c <__aeabi_dmul+0xb0>
    6156:	46c0      	nop			; (mov r8, r8)
    6158:	000007ff 	.word	0x000007ff
    615c:	fffffc01 	.word	0xfffffc01
    6160:	00006d40 	.word	0x00006d40
    6164:	800fffff 	.word	0x800fffff
    6168:	fffffc0d 	.word	0xfffffc0d
    616c:	464a      	mov	r2, r9
    616e:	4649      	mov	r1, r9
    6170:	0c17      	lsrs	r7, r2, #16
    6172:	0c1a      	lsrs	r2, r3, #16
    6174:	041b      	lsls	r3, r3, #16
    6176:	0c1b      	lsrs	r3, r3, #16
    6178:	0408      	lsls	r0, r1, #16
    617a:	0019      	movs	r1, r3
    617c:	0c00      	lsrs	r0, r0, #16
    617e:	4341      	muls	r1, r0
    6180:	0015      	movs	r5, r2
    6182:	4688      	mov	r8, r1
    6184:	0019      	movs	r1, r3
    6186:	437d      	muls	r5, r7
    6188:	4379      	muls	r1, r7
    618a:	9503      	str	r5, [sp, #12]
    618c:	4689      	mov	r9, r1
    618e:	0029      	movs	r1, r5
    6190:	0015      	movs	r5, r2
    6192:	4345      	muls	r5, r0
    6194:	444d      	add	r5, r9
    6196:	9502      	str	r5, [sp, #8]
    6198:	4645      	mov	r5, r8
    619a:	0c2d      	lsrs	r5, r5, #16
    619c:	46aa      	mov	sl, r5
    619e:	9d02      	ldr	r5, [sp, #8]
    61a0:	4455      	add	r5, sl
    61a2:	45a9      	cmp	r9, r5
    61a4:	d906      	bls.n	61b4 <__aeabi_dmul+0x238>
    61a6:	468a      	mov	sl, r1
    61a8:	2180      	movs	r1, #128	; 0x80
    61aa:	0249      	lsls	r1, r1, #9
    61ac:	4689      	mov	r9, r1
    61ae:	44ca      	add	sl, r9
    61b0:	4651      	mov	r1, sl
    61b2:	9103      	str	r1, [sp, #12]
    61b4:	0c29      	lsrs	r1, r5, #16
    61b6:	9104      	str	r1, [sp, #16]
    61b8:	4641      	mov	r1, r8
    61ba:	0409      	lsls	r1, r1, #16
    61bc:	042d      	lsls	r5, r5, #16
    61be:	0c09      	lsrs	r1, r1, #16
    61c0:	4688      	mov	r8, r1
    61c2:	0029      	movs	r1, r5
    61c4:	0c25      	lsrs	r5, r4, #16
    61c6:	0424      	lsls	r4, r4, #16
    61c8:	4441      	add	r1, r8
    61ca:	0c24      	lsrs	r4, r4, #16
    61cc:	9105      	str	r1, [sp, #20]
    61ce:	0021      	movs	r1, r4
    61d0:	4341      	muls	r1, r0
    61d2:	4688      	mov	r8, r1
    61d4:	0021      	movs	r1, r4
    61d6:	4379      	muls	r1, r7
    61d8:	468a      	mov	sl, r1
    61da:	4368      	muls	r0, r5
    61dc:	4641      	mov	r1, r8
    61de:	4450      	add	r0, sl
    61e0:	4681      	mov	r9, r0
    61e2:	0c08      	lsrs	r0, r1, #16
    61e4:	4448      	add	r0, r9
    61e6:	436f      	muls	r7, r5
    61e8:	4582      	cmp	sl, r0
    61ea:	d903      	bls.n	61f4 <__aeabi_dmul+0x278>
    61ec:	2180      	movs	r1, #128	; 0x80
    61ee:	0249      	lsls	r1, r1, #9
    61f0:	4689      	mov	r9, r1
    61f2:	444f      	add	r7, r9
    61f4:	0c01      	lsrs	r1, r0, #16
    61f6:	4689      	mov	r9, r1
    61f8:	0039      	movs	r1, r7
    61fa:	4449      	add	r1, r9
    61fc:	9102      	str	r1, [sp, #8]
    61fe:	4641      	mov	r1, r8
    6200:	040f      	lsls	r7, r1, #16
    6202:	9904      	ldr	r1, [sp, #16]
    6204:	0c3f      	lsrs	r7, r7, #16
    6206:	4688      	mov	r8, r1
    6208:	0400      	lsls	r0, r0, #16
    620a:	19c0      	adds	r0, r0, r7
    620c:	4480      	add	r8, r0
    620e:	4641      	mov	r1, r8
    6210:	9104      	str	r1, [sp, #16]
    6212:	4659      	mov	r1, fp
    6214:	0c0f      	lsrs	r7, r1, #16
    6216:	0409      	lsls	r1, r1, #16
    6218:	0c09      	lsrs	r1, r1, #16
    621a:	4688      	mov	r8, r1
    621c:	4359      	muls	r1, r3
    621e:	468a      	mov	sl, r1
    6220:	0039      	movs	r1, r7
    6222:	4351      	muls	r1, r2
    6224:	4689      	mov	r9, r1
    6226:	4641      	mov	r1, r8
    6228:	434a      	muls	r2, r1
    622a:	4651      	mov	r1, sl
    622c:	0c09      	lsrs	r1, r1, #16
    622e:	468b      	mov	fp, r1
    6230:	437b      	muls	r3, r7
    6232:	18d2      	adds	r2, r2, r3
    6234:	445a      	add	r2, fp
    6236:	4293      	cmp	r3, r2
    6238:	d903      	bls.n	6242 <__aeabi_dmul+0x2c6>
    623a:	2380      	movs	r3, #128	; 0x80
    623c:	025b      	lsls	r3, r3, #9
    623e:	469b      	mov	fp, r3
    6240:	44d9      	add	r9, fp
    6242:	4651      	mov	r1, sl
    6244:	0409      	lsls	r1, r1, #16
    6246:	0c09      	lsrs	r1, r1, #16
    6248:	468a      	mov	sl, r1
    624a:	4641      	mov	r1, r8
    624c:	4361      	muls	r1, r4
    624e:	437c      	muls	r4, r7
    6250:	0c13      	lsrs	r3, r2, #16
    6252:	0412      	lsls	r2, r2, #16
    6254:	444b      	add	r3, r9
    6256:	4452      	add	r2, sl
    6258:	46a1      	mov	r9, r4
    625a:	468a      	mov	sl, r1
    625c:	003c      	movs	r4, r7
    625e:	4641      	mov	r1, r8
    6260:	436c      	muls	r4, r5
    6262:	434d      	muls	r5, r1
    6264:	4651      	mov	r1, sl
    6266:	444d      	add	r5, r9
    6268:	0c0f      	lsrs	r7, r1, #16
    626a:	197d      	adds	r5, r7, r5
    626c:	45a9      	cmp	r9, r5
    626e:	d903      	bls.n	6278 <__aeabi_dmul+0x2fc>
    6270:	2180      	movs	r1, #128	; 0x80
    6272:	0249      	lsls	r1, r1, #9
    6274:	4688      	mov	r8, r1
    6276:	4444      	add	r4, r8
    6278:	9f04      	ldr	r7, [sp, #16]
    627a:	9903      	ldr	r1, [sp, #12]
    627c:	46b8      	mov	r8, r7
    627e:	4441      	add	r1, r8
    6280:	468b      	mov	fp, r1
    6282:	4583      	cmp	fp, r0
    6284:	4180      	sbcs	r0, r0
    6286:	4241      	negs	r1, r0
    6288:	4688      	mov	r8, r1
    628a:	4651      	mov	r1, sl
    628c:	0408      	lsls	r0, r1, #16
    628e:	042f      	lsls	r7, r5, #16
    6290:	0c00      	lsrs	r0, r0, #16
    6292:	183f      	adds	r7, r7, r0
    6294:	4658      	mov	r0, fp
    6296:	9902      	ldr	r1, [sp, #8]
    6298:	1810      	adds	r0, r2, r0
    629a:	4689      	mov	r9, r1
    629c:	4290      	cmp	r0, r2
    629e:	4192      	sbcs	r2, r2
    62a0:	444f      	add	r7, r9
    62a2:	46ba      	mov	sl, r7
    62a4:	4252      	negs	r2, r2
    62a6:	4699      	mov	r9, r3
    62a8:	4693      	mov	fp, r2
    62aa:	44c2      	add	sl, r8
    62ac:	44d1      	add	r9, sl
    62ae:	44cb      	add	fp, r9
    62b0:	428f      	cmp	r7, r1
    62b2:	41bf      	sbcs	r7, r7
    62b4:	45c2      	cmp	sl, r8
    62b6:	4189      	sbcs	r1, r1
    62b8:	4599      	cmp	r9, r3
    62ba:	419b      	sbcs	r3, r3
    62bc:	4593      	cmp	fp, r2
    62be:	4192      	sbcs	r2, r2
    62c0:	427f      	negs	r7, r7
    62c2:	4249      	negs	r1, r1
    62c4:	0c2d      	lsrs	r5, r5, #16
    62c6:	4252      	negs	r2, r2
    62c8:	430f      	orrs	r7, r1
    62ca:	425b      	negs	r3, r3
    62cc:	4313      	orrs	r3, r2
    62ce:	197f      	adds	r7, r7, r5
    62d0:	18ff      	adds	r7, r7, r3
    62d2:	465b      	mov	r3, fp
    62d4:	193c      	adds	r4, r7, r4
    62d6:	0ddb      	lsrs	r3, r3, #23
    62d8:	9a05      	ldr	r2, [sp, #20]
    62da:	0264      	lsls	r4, r4, #9
    62dc:	431c      	orrs	r4, r3
    62de:	0243      	lsls	r3, r0, #9
    62e0:	4313      	orrs	r3, r2
    62e2:	1e5d      	subs	r5, r3, #1
    62e4:	41ab      	sbcs	r3, r5
    62e6:	465a      	mov	r2, fp
    62e8:	0dc0      	lsrs	r0, r0, #23
    62ea:	4303      	orrs	r3, r0
    62ec:	0252      	lsls	r2, r2, #9
    62ee:	4313      	orrs	r3, r2
    62f0:	01e2      	lsls	r2, r4, #7
    62f2:	d556      	bpl.n	63a2 <__aeabi_dmul+0x426>
    62f4:	2001      	movs	r0, #1
    62f6:	085a      	lsrs	r2, r3, #1
    62f8:	4003      	ands	r3, r0
    62fa:	4313      	orrs	r3, r2
    62fc:	07e2      	lsls	r2, r4, #31
    62fe:	4313      	orrs	r3, r2
    6300:	0864      	lsrs	r4, r4, #1
    6302:	485a      	ldr	r0, [pc, #360]	; (646c <__aeabi_dmul+0x4f0>)
    6304:	4460      	add	r0, ip
    6306:	2800      	cmp	r0, #0
    6308:	dd4d      	ble.n	63a6 <__aeabi_dmul+0x42a>
    630a:	075a      	lsls	r2, r3, #29
    630c:	d009      	beq.n	6322 <__aeabi_dmul+0x3a6>
    630e:	220f      	movs	r2, #15
    6310:	401a      	ands	r2, r3
    6312:	2a04      	cmp	r2, #4
    6314:	d005      	beq.n	6322 <__aeabi_dmul+0x3a6>
    6316:	1d1a      	adds	r2, r3, #4
    6318:	429a      	cmp	r2, r3
    631a:	419b      	sbcs	r3, r3
    631c:	425b      	negs	r3, r3
    631e:	18e4      	adds	r4, r4, r3
    6320:	0013      	movs	r3, r2
    6322:	01e2      	lsls	r2, r4, #7
    6324:	d504      	bpl.n	6330 <__aeabi_dmul+0x3b4>
    6326:	2080      	movs	r0, #128	; 0x80
    6328:	4a51      	ldr	r2, [pc, #324]	; (6470 <__aeabi_dmul+0x4f4>)
    632a:	00c0      	lsls	r0, r0, #3
    632c:	4014      	ands	r4, r2
    632e:	4460      	add	r0, ip
    6330:	4a50      	ldr	r2, [pc, #320]	; (6474 <__aeabi_dmul+0x4f8>)
    6332:	4290      	cmp	r0, r2
    6334:	dd00      	ble.n	6338 <__aeabi_dmul+0x3bc>
    6336:	e6e3      	b.n	6100 <__aeabi_dmul+0x184>
    6338:	2501      	movs	r5, #1
    633a:	08db      	lsrs	r3, r3, #3
    633c:	0762      	lsls	r2, r4, #29
    633e:	431a      	orrs	r2, r3
    6340:	0264      	lsls	r4, r4, #9
    6342:	9b01      	ldr	r3, [sp, #4]
    6344:	4691      	mov	r9, r2
    6346:	0b22      	lsrs	r2, r4, #12
    6348:	0544      	lsls	r4, r0, #21
    634a:	0d64      	lsrs	r4, r4, #21
    634c:	401d      	ands	r5, r3
    634e:	e67c      	b.n	604a <__aeabi_dmul+0xce>
    6350:	2280      	movs	r2, #128	; 0x80
    6352:	4659      	mov	r1, fp
    6354:	0312      	lsls	r2, r2, #12
    6356:	4211      	tst	r1, r2
    6358:	d008      	beq.n	636c <__aeabi_dmul+0x3f0>
    635a:	4214      	tst	r4, r2
    635c:	d106      	bne.n	636c <__aeabi_dmul+0x3f0>
    635e:	4322      	orrs	r2, r4
    6360:	0312      	lsls	r2, r2, #12
    6362:	0b12      	lsrs	r2, r2, #12
    6364:	4645      	mov	r5, r8
    6366:	4699      	mov	r9, r3
    6368:	4c43      	ldr	r4, [pc, #268]	; (6478 <__aeabi_dmul+0x4fc>)
    636a:	e66e      	b.n	604a <__aeabi_dmul+0xce>
    636c:	465b      	mov	r3, fp
    636e:	431a      	orrs	r2, r3
    6370:	0312      	lsls	r2, r2, #12
    6372:	0b12      	lsrs	r2, r2, #12
    6374:	4c40      	ldr	r4, [pc, #256]	; (6478 <__aeabi_dmul+0x4fc>)
    6376:	e668      	b.n	604a <__aeabi_dmul+0xce>
    6378:	0003      	movs	r3, r0
    637a:	4654      	mov	r4, sl
    637c:	3b28      	subs	r3, #40	; 0x28
    637e:	409c      	lsls	r4, r3
    6380:	2300      	movs	r3, #0
    6382:	e6b9      	b.n	60f8 <__aeabi_dmul+0x17c>
    6384:	f000 fc2a 	bl	6bdc <__clzsi2>
    6388:	3020      	adds	r0, #32
    638a:	e6a6      	b.n	60da <__aeabi_dmul+0x15e>
    638c:	0003      	movs	r3, r0
    638e:	3b28      	subs	r3, #40	; 0x28
    6390:	409f      	lsls	r7, r3
    6392:	2300      	movs	r3, #0
    6394:	46bb      	mov	fp, r7
    6396:	4699      	mov	r9, r3
    6398:	e68a      	b.n	60b0 <__aeabi_dmul+0x134>
    639a:	f000 fc1f 	bl	6bdc <__clzsi2>
    639e:	3020      	adds	r0, #32
    63a0:	e674      	b.n	608c <__aeabi_dmul+0x110>
    63a2:	46b4      	mov	ip, r6
    63a4:	e7ad      	b.n	6302 <__aeabi_dmul+0x386>
    63a6:	2501      	movs	r5, #1
    63a8:	1a2a      	subs	r2, r5, r0
    63aa:	2a38      	cmp	r2, #56	; 0x38
    63ac:	dd06      	ble.n	63bc <__aeabi_dmul+0x440>
    63ae:	9b01      	ldr	r3, [sp, #4]
    63b0:	2400      	movs	r4, #0
    63b2:	401d      	ands	r5, r3
    63b4:	2300      	movs	r3, #0
    63b6:	2200      	movs	r2, #0
    63b8:	4699      	mov	r9, r3
    63ba:	e646      	b.n	604a <__aeabi_dmul+0xce>
    63bc:	2a1f      	cmp	r2, #31
    63be:	dc21      	bgt.n	6404 <__aeabi_dmul+0x488>
    63c0:	2520      	movs	r5, #32
    63c2:	0020      	movs	r0, r4
    63c4:	1aad      	subs	r5, r5, r2
    63c6:	001e      	movs	r6, r3
    63c8:	40ab      	lsls	r3, r5
    63ca:	40a8      	lsls	r0, r5
    63cc:	40d6      	lsrs	r6, r2
    63ce:	1e5d      	subs	r5, r3, #1
    63d0:	41ab      	sbcs	r3, r5
    63d2:	4330      	orrs	r0, r6
    63d4:	4318      	orrs	r0, r3
    63d6:	40d4      	lsrs	r4, r2
    63d8:	0743      	lsls	r3, r0, #29
    63da:	d009      	beq.n	63f0 <__aeabi_dmul+0x474>
    63dc:	230f      	movs	r3, #15
    63de:	4003      	ands	r3, r0
    63e0:	2b04      	cmp	r3, #4
    63e2:	d005      	beq.n	63f0 <__aeabi_dmul+0x474>
    63e4:	0003      	movs	r3, r0
    63e6:	1d18      	adds	r0, r3, #4
    63e8:	4298      	cmp	r0, r3
    63ea:	419b      	sbcs	r3, r3
    63ec:	425b      	negs	r3, r3
    63ee:	18e4      	adds	r4, r4, r3
    63f0:	0223      	lsls	r3, r4, #8
    63f2:	d521      	bpl.n	6438 <__aeabi_dmul+0x4bc>
    63f4:	2501      	movs	r5, #1
    63f6:	9b01      	ldr	r3, [sp, #4]
    63f8:	2401      	movs	r4, #1
    63fa:	401d      	ands	r5, r3
    63fc:	2300      	movs	r3, #0
    63fe:	2200      	movs	r2, #0
    6400:	4699      	mov	r9, r3
    6402:	e622      	b.n	604a <__aeabi_dmul+0xce>
    6404:	251f      	movs	r5, #31
    6406:	0021      	movs	r1, r4
    6408:	426d      	negs	r5, r5
    640a:	1a28      	subs	r0, r5, r0
    640c:	40c1      	lsrs	r1, r0
    640e:	0008      	movs	r0, r1
    6410:	2a20      	cmp	r2, #32
    6412:	d01d      	beq.n	6450 <__aeabi_dmul+0x4d4>
    6414:	355f      	adds	r5, #95	; 0x5f
    6416:	1aaa      	subs	r2, r5, r2
    6418:	4094      	lsls	r4, r2
    641a:	4323      	orrs	r3, r4
    641c:	1e5c      	subs	r4, r3, #1
    641e:	41a3      	sbcs	r3, r4
    6420:	2507      	movs	r5, #7
    6422:	4303      	orrs	r3, r0
    6424:	401d      	ands	r5, r3
    6426:	2200      	movs	r2, #0
    6428:	2d00      	cmp	r5, #0
    642a:	d009      	beq.n	6440 <__aeabi_dmul+0x4c4>
    642c:	220f      	movs	r2, #15
    642e:	2400      	movs	r4, #0
    6430:	401a      	ands	r2, r3
    6432:	0018      	movs	r0, r3
    6434:	2a04      	cmp	r2, #4
    6436:	d1d6      	bne.n	63e6 <__aeabi_dmul+0x46a>
    6438:	0003      	movs	r3, r0
    643a:	0765      	lsls	r5, r4, #29
    643c:	0264      	lsls	r4, r4, #9
    643e:	0b22      	lsrs	r2, r4, #12
    6440:	08db      	lsrs	r3, r3, #3
    6442:	432b      	orrs	r3, r5
    6444:	2501      	movs	r5, #1
    6446:	4699      	mov	r9, r3
    6448:	9b01      	ldr	r3, [sp, #4]
    644a:	2400      	movs	r4, #0
    644c:	401d      	ands	r5, r3
    644e:	e5fc      	b.n	604a <__aeabi_dmul+0xce>
    6450:	2400      	movs	r4, #0
    6452:	e7e2      	b.n	641a <__aeabi_dmul+0x49e>
    6454:	2280      	movs	r2, #128	; 0x80
    6456:	2501      	movs	r5, #1
    6458:	0312      	lsls	r2, r2, #12
    645a:	4322      	orrs	r2, r4
    645c:	9901      	ldr	r1, [sp, #4]
    645e:	0312      	lsls	r2, r2, #12
    6460:	0b12      	lsrs	r2, r2, #12
    6462:	400d      	ands	r5, r1
    6464:	4699      	mov	r9, r3
    6466:	4c04      	ldr	r4, [pc, #16]	; (6478 <__aeabi_dmul+0x4fc>)
    6468:	e5ef      	b.n	604a <__aeabi_dmul+0xce>
    646a:	46c0      	nop			; (mov r8, r8)
    646c:	000003ff 	.word	0x000003ff
    6470:	feffffff 	.word	0xfeffffff
    6474:	000007fe 	.word	0x000007fe
    6478:	000007ff 	.word	0x000007ff

0000647c <__aeabi_dsub>:
    647c:	b5f0      	push	{r4, r5, r6, r7, lr}
    647e:	4646      	mov	r6, r8
    6480:	46d6      	mov	lr, sl
    6482:	464f      	mov	r7, r9
    6484:	030c      	lsls	r4, r1, #12
    6486:	b5c0      	push	{r6, r7, lr}
    6488:	0fcd      	lsrs	r5, r1, #31
    648a:	004e      	lsls	r6, r1, #1
    648c:	0a61      	lsrs	r1, r4, #9
    648e:	0f44      	lsrs	r4, r0, #29
    6490:	430c      	orrs	r4, r1
    6492:	00c1      	lsls	r1, r0, #3
    6494:	0058      	lsls	r0, r3, #1
    6496:	0d40      	lsrs	r0, r0, #21
    6498:	4684      	mov	ip, r0
    649a:	468a      	mov	sl, r1
    649c:	000f      	movs	r7, r1
    649e:	0319      	lsls	r1, r3, #12
    64a0:	0f50      	lsrs	r0, r2, #29
    64a2:	0a49      	lsrs	r1, r1, #9
    64a4:	4301      	orrs	r1, r0
    64a6:	48c6      	ldr	r0, [pc, #792]	; (67c0 <__aeabi_dsub+0x344>)
    64a8:	0d76      	lsrs	r6, r6, #21
    64aa:	46a8      	mov	r8, r5
    64ac:	0fdb      	lsrs	r3, r3, #31
    64ae:	00d2      	lsls	r2, r2, #3
    64b0:	4584      	cmp	ip, r0
    64b2:	d100      	bne.n	64b6 <__aeabi_dsub+0x3a>
    64b4:	e0d8      	b.n	6668 <__aeabi_dsub+0x1ec>
    64b6:	2001      	movs	r0, #1
    64b8:	4043      	eors	r3, r0
    64ba:	42ab      	cmp	r3, r5
    64bc:	d100      	bne.n	64c0 <__aeabi_dsub+0x44>
    64be:	e0a6      	b.n	660e <__aeabi_dsub+0x192>
    64c0:	4660      	mov	r0, ip
    64c2:	1a35      	subs	r5, r6, r0
    64c4:	2d00      	cmp	r5, #0
    64c6:	dc00      	bgt.n	64ca <__aeabi_dsub+0x4e>
    64c8:	e105      	b.n	66d6 <__aeabi_dsub+0x25a>
    64ca:	2800      	cmp	r0, #0
    64cc:	d110      	bne.n	64f0 <__aeabi_dsub+0x74>
    64ce:	000b      	movs	r3, r1
    64d0:	4313      	orrs	r3, r2
    64d2:	d100      	bne.n	64d6 <__aeabi_dsub+0x5a>
    64d4:	e0d7      	b.n	6686 <__aeabi_dsub+0x20a>
    64d6:	1e6b      	subs	r3, r5, #1
    64d8:	2b00      	cmp	r3, #0
    64da:	d000      	beq.n	64de <__aeabi_dsub+0x62>
    64dc:	e14b      	b.n	6776 <__aeabi_dsub+0x2fa>
    64de:	4653      	mov	r3, sl
    64e0:	1a9f      	subs	r7, r3, r2
    64e2:	45ba      	cmp	sl, r7
    64e4:	4180      	sbcs	r0, r0
    64e6:	1a64      	subs	r4, r4, r1
    64e8:	4240      	negs	r0, r0
    64ea:	1a24      	subs	r4, r4, r0
    64ec:	2601      	movs	r6, #1
    64ee:	e01e      	b.n	652e <__aeabi_dsub+0xb2>
    64f0:	4bb3      	ldr	r3, [pc, #716]	; (67c0 <__aeabi_dsub+0x344>)
    64f2:	429e      	cmp	r6, r3
    64f4:	d048      	beq.n	6588 <__aeabi_dsub+0x10c>
    64f6:	2380      	movs	r3, #128	; 0x80
    64f8:	041b      	lsls	r3, r3, #16
    64fa:	4319      	orrs	r1, r3
    64fc:	2d38      	cmp	r5, #56	; 0x38
    64fe:	dd00      	ble.n	6502 <__aeabi_dsub+0x86>
    6500:	e119      	b.n	6736 <__aeabi_dsub+0x2ba>
    6502:	2d1f      	cmp	r5, #31
    6504:	dd00      	ble.n	6508 <__aeabi_dsub+0x8c>
    6506:	e14c      	b.n	67a2 <__aeabi_dsub+0x326>
    6508:	2320      	movs	r3, #32
    650a:	000f      	movs	r7, r1
    650c:	1b5b      	subs	r3, r3, r5
    650e:	0010      	movs	r0, r2
    6510:	409a      	lsls	r2, r3
    6512:	409f      	lsls	r7, r3
    6514:	40e8      	lsrs	r0, r5
    6516:	1e53      	subs	r3, r2, #1
    6518:	419a      	sbcs	r2, r3
    651a:	40e9      	lsrs	r1, r5
    651c:	4307      	orrs	r7, r0
    651e:	4317      	orrs	r7, r2
    6520:	4653      	mov	r3, sl
    6522:	1bdf      	subs	r7, r3, r7
    6524:	1a61      	subs	r1, r4, r1
    6526:	45ba      	cmp	sl, r7
    6528:	41a4      	sbcs	r4, r4
    652a:	4264      	negs	r4, r4
    652c:	1b0c      	subs	r4, r1, r4
    652e:	0223      	lsls	r3, r4, #8
    6530:	d400      	bmi.n	6534 <__aeabi_dsub+0xb8>
    6532:	e0c5      	b.n	66c0 <__aeabi_dsub+0x244>
    6534:	0264      	lsls	r4, r4, #9
    6536:	0a65      	lsrs	r5, r4, #9
    6538:	2d00      	cmp	r5, #0
    653a:	d100      	bne.n	653e <__aeabi_dsub+0xc2>
    653c:	e0f6      	b.n	672c <__aeabi_dsub+0x2b0>
    653e:	0028      	movs	r0, r5
    6540:	f000 fb4c 	bl	6bdc <__clzsi2>
    6544:	0003      	movs	r3, r0
    6546:	3b08      	subs	r3, #8
    6548:	2b1f      	cmp	r3, #31
    654a:	dd00      	ble.n	654e <__aeabi_dsub+0xd2>
    654c:	e0e9      	b.n	6722 <__aeabi_dsub+0x2a6>
    654e:	2220      	movs	r2, #32
    6550:	003c      	movs	r4, r7
    6552:	1ad2      	subs	r2, r2, r3
    6554:	409d      	lsls	r5, r3
    6556:	40d4      	lsrs	r4, r2
    6558:	409f      	lsls	r7, r3
    655a:	4325      	orrs	r5, r4
    655c:	429e      	cmp	r6, r3
    655e:	dd00      	ble.n	6562 <__aeabi_dsub+0xe6>
    6560:	e0db      	b.n	671a <__aeabi_dsub+0x29e>
    6562:	1b9e      	subs	r6, r3, r6
    6564:	1c73      	adds	r3, r6, #1
    6566:	2b1f      	cmp	r3, #31
    6568:	dd00      	ble.n	656c <__aeabi_dsub+0xf0>
    656a:	e10a      	b.n	6782 <__aeabi_dsub+0x306>
    656c:	2220      	movs	r2, #32
    656e:	0038      	movs	r0, r7
    6570:	1ad2      	subs	r2, r2, r3
    6572:	0029      	movs	r1, r5
    6574:	4097      	lsls	r7, r2
    6576:	002c      	movs	r4, r5
    6578:	4091      	lsls	r1, r2
    657a:	40d8      	lsrs	r0, r3
    657c:	1e7a      	subs	r2, r7, #1
    657e:	4197      	sbcs	r7, r2
    6580:	40dc      	lsrs	r4, r3
    6582:	2600      	movs	r6, #0
    6584:	4301      	orrs	r1, r0
    6586:	430f      	orrs	r7, r1
    6588:	077b      	lsls	r3, r7, #29
    658a:	d009      	beq.n	65a0 <__aeabi_dsub+0x124>
    658c:	230f      	movs	r3, #15
    658e:	403b      	ands	r3, r7
    6590:	2b04      	cmp	r3, #4
    6592:	d005      	beq.n	65a0 <__aeabi_dsub+0x124>
    6594:	1d3b      	adds	r3, r7, #4
    6596:	42bb      	cmp	r3, r7
    6598:	41bf      	sbcs	r7, r7
    659a:	427f      	negs	r7, r7
    659c:	19e4      	adds	r4, r4, r7
    659e:	001f      	movs	r7, r3
    65a0:	0223      	lsls	r3, r4, #8
    65a2:	d525      	bpl.n	65f0 <__aeabi_dsub+0x174>
    65a4:	4b86      	ldr	r3, [pc, #536]	; (67c0 <__aeabi_dsub+0x344>)
    65a6:	3601      	adds	r6, #1
    65a8:	429e      	cmp	r6, r3
    65aa:	d100      	bne.n	65ae <__aeabi_dsub+0x132>
    65ac:	e0af      	b.n	670e <__aeabi_dsub+0x292>
    65ae:	4b85      	ldr	r3, [pc, #532]	; (67c4 <__aeabi_dsub+0x348>)
    65b0:	2501      	movs	r5, #1
    65b2:	401c      	ands	r4, r3
    65b4:	4643      	mov	r3, r8
    65b6:	0762      	lsls	r2, r4, #29
    65b8:	08ff      	lsrs	r7, r7, #3
    65ba:	0264      	lsls	r4, r4, #9
    65bc:	0576      	lsls	r6, r6, #21
    65be:	4317      	orrs	r7, r2
    65c0:	0b24      	lsrs	r4, r4, #12
    65c2:	0d76      	lsrs	r6, r6, #21
    65c4:	401d      	ands	r5, r3
    65c6:	2100      	movs	r1, #0
    65c8:	0324      	lsls	r4, r4, #12
    65ca:	0b23      	lsrs	r3, r4, #12
    65cc:	0d0c      	lsrs	r4, r1, #20
    65ce:	4a7e      	ldr	r2, [pc, #504]	; (67c8 <__aeabi_dsub+0x34c>)
    65d0:	0524      	lsls	r4, r4, #20
    65d2:	431c      	orrs	r4, r3
    65d4:	4014      	ands	r4, r2
    65d6:	0533      	lsls	r3, r6, #20
    65d8:	4323      	orrs	r3, r4
    65da:	005b      	lsls	r3, r3, #1
    65dc:	07ed      	lsls	r5, r5, #31
    65de:	085b      	lsrs	r3, r3, #1
    65e0:	432b      	orrs	r3, r5
    65e2:	0038      	movs	r0, r7
    65e4:	0019      	movs	r1, r3
    65e6:	bc1c      	pop	{r2, r3, r4}
    65e8:	4690      	mov	r8, r2
    65ea:	4699      	mov	r9, r3
    65ec:	46a2      	mov	sl, r4
    65ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    65f0:	2501      	movs	r5, #1
    65f2:	4643      	mov	r3, r8
    65f4:	0762      	lsls	r2, r4, #29
    65f6:	08ff      	lsrs	r7, r7, #3
    65f8:	4317      	orrs	r7, r2
    65fa:	08e4      	lsrs	r4, r4, #3
    65fc:	401d      	ands	r5, r3
    65fe:	4b70      	ldr	r3, [pc, #448]	; (67c0 <__aeabi_dsub+0x344>)
    6600:	429e      	cmp	r6, r3
    6602:	d036      	beq.n	6672 <__aeabi_dsub+0x1f6>
    6604:	0324      	lsls	r4, r4, #12
    6606:	0576      	lsls	r6, r6, #21
    6608:	0b24      	lsrs	r4, r4, #12
    660a:	0d76      	lsrs	r6, r6, #21
    660c:	e7db      	b.n	65c6 <__aeabi_dsub+0x14a>
    660e:	4663      	mov	r3, ip
    6610:	1af3      	subs	r3, r6, r3
    6612:	2b00      	cmp	r3, #0
    6614:	dc00      	bgt.n	6618 <__aeabi_dsub+0x19c>
    6616:	e094      	b.n	6742 <__aeabi_dsub+0x2c6>
    6618:	4660      	mov	r0, ip
    661a:	2800      	cmp	r0, #0
    661c:	d035      	beq.n	668a <__aeabi_dsub+0x20e>
    661e:	4868      	ldr	r0, [pc, #416]	; (67c0 <__aeabi_dsub+0x344>)
    6620:	4286      	cmp	r6, r0
    6622:	d0b1      	beq.n	6588 <__aeabi_dsub+0x10c>
    6624:	2780      	movs	r7, #128	; 0x80
    6626:	043f      	lsls	r7, r7, #16
    6628:	4339      	orrs	r1, r7
    662a:	2b38      	cmp	r3, #56	; 0x38
    662c:	dc00      	bgt.n	6630 <__aeabi_dsub+0x1b4>
    662e:	e0fd      	b.n	682c <__aeabi_dsub+0x3b0>
    6630:	430a      	orrs	r2, r1
    6632:	0017      	movs	r7, r2
    6634:	2100      	movs	r1, #0
    6636:	1e7a      	subs	r2, r7, #1
    6638:	4197      	sbcs	r7, r2
    663a:	4457      	add	r7, sl
    663c:	4557      	cmp	r7, sl
    663e:	4180      	sbcs	r0, r0
    6640:	1909      	adds	r1, r1, r4
    6642:	4244      	negs	r4, r0
    6644:	190c      	adds	r4, r1, r4
    6646:	0223      	lsls	r3, r4, #8
    6648:	d53a      	bpl.n	66c0 <__aeabi_dsub+0x244>
    664a:	4b5d      	ldr	r3, [pc, #372]	; (67c0 <__aeabi_dsub+0x344>)
    664c:	3601      	adds	r6, #1
    664e:	429e      	cmp	r6, r3
    6650:	d100      	bne.n	6654 <__aeabi_dsub+0x1d8>
    6652:	e14b      	b.n	68ec <__aeabi_dsub+0x470>
    6654:	2201      	movs	r2, #1
    6656:	4b5b      	ldr	r3, [pc, #364]	; (67c4 <__aeabi_dsub+0x348>)
    6658:	401c      	ands	r4, r3
    665a:	087b      	lsrs	r3, r7, #1
    665c:	4017      	ands	r7, r2
    665e:	431f      	orrs	r7, r3
    6660:	07e2      	lsls	r2, r4, #31
    6662:	4317      	orrs	r7, r2
    6664:	0864      	lsrs	r4, r4, #1
    6666:	e78f      	b.n	6588 <__aeabi_dsub+0x10c>
    6668:	0008      	movs	r0, r1
    666a:	4310      	orrs	r0, r2
    666c:	d000      	beq.n	6670 <__aeabi_dsub+0x1f4>
    666e:	e724      	b.n	64ba <__aeabi_dsub+0x3e>
    6670:	e721      	b.n	64b6 <__aeabi_dsub+0x3a>
    6672:	0023      	movs	r3, r4
    6674:	433b      	orrs	r3, r7
    6676:	d100      	bne.n	667a <__aeabi_dsub+0x1fe>
    6678:	e1b9      	b.n	69ee <__aeabi_dsub+0x572>
    667a:	2280      	movs	r2, #128	; 0x80
    667c:	0312      	lsls	r2, r2, #12
    667e:	4314      	orrs	r4, r2
    6680:	0324      	lsls	r4, r4, #12
    6682:	0b24      	lsrs	r4, r4, #12
    6684:	e79f      	b.n	65c6 <__aeabi_dsub+0x14a>
    6686:	002e      	movs	r6, r5
    6688:	e77e      	b.n	6588 <__aeabi_dsub+0x10c>
    668a:	0008      	movs	r0, r1
    668c:	4310      	orrs	r0, r2
    668e:	d100      	bne.n	6692 <__aeabi_dsub+0x216>
    6690:	e0ca      	b.n	6828 <__aeabi_dsub+0x3ac>
    6692:	1e58      	subs	r0, r3, #1
    6694:	4684      	mov	ip, r0
    6696:	2800      	cmp	r0, #0
    6698:	d000      	beq.n	669c <__aeabi_dsub+0x220>
    669a:	e0e7      	b.n	686c <__aeabi_dsub+0x3f0>
    669c:	4452      	add	r2, sl
    669e:	4552      	cmp	r2, sl
    66a0:	4180      	sbcs	r0, r0
    66a2:	1864      	adds	r4, r4, r1
    66a4:	4240      	negs	r0, r0
    66a6:	1824      	adds	r4, r4, r0
    66a8:	0017      	movs	r7, r2
    66aa:	2601      	movs	r6, #1
    66ac:	0223      	lsls	r3, r4, #8
    66ae:	d507      	bpl.n	66c0 <__aeabi_dsub+0x244>
    66b0:	2602      	movs	r6, #2
    66b2:	e7cf      	b.n	6654 <__aeabi_dsub+0x1d8>
    66b4:	4664      	mov	r4, ip
    66b6:	432c      	orrs	r4, r5
    66b8:	d100      	bne.n	66bc <__aeabi_dsub+0x240>
    66ba:	e1b3      	b.n	6a24 <__aeabi_dsub+0x5a8>
    66bc:	002c      	movs	r4, r5
    66be:	4667      	mov	r7, ip
    66c0:	077b      	lsls	r3, r7, #29
    66c2:	d000      	beq.n	66c6 <__aeabi_dsub+0x24a>
    66c4:	e762      	b.n	658c <__aeabi_dsub+0x110>
    66c6:	0763      	lsls	r3, r4, #29
    66c8:	08ff      	lsrs	r7, r7, #3
    66ca:	431f      	orrs	r7, r3
    66cc:	2501      	movs	r5, #1
    66ce:	4643      	mov	r3, r8
    66d0:	08e4      	lsrs	r4, r4, #3
    66d2:	401d      	ands	r5, r3
    66d4:	e793      	b.n	65fe <__aeabi_dsub+0x182>
    66d6:	2d00      	cmp	r5, #0
    66d8:	d178      	bne.n	67cc <__aeabi_dsub+0x350>
    66da:	1c75      	adds	r5, r6, #1
    66dc:	056d      	lsls	r5, r5, #21
    66de:	0d6d      	lsrs	r5, r5, #21
    66e0:	2d01      	cmp	r5, #1
    66e2:	dc00      	bgt.n	66e6 <__aeabi_dsub+0x26a>
    66e4:	e0f2      	b.n	68cc <__aeabi_dsub+0x450>
    66e6:	4650      	mov	r0, sl
    66e8:	1a80      	subs	r0, r0, r2
    66ea:	4582      	cmp	sl, r0
    66ec:	41bf      	sbcs	r7, r7
    66ee:	1a65      	subs	r5, r4, r1
    66f0:	427f      	negs	r7, r7
    66f2:	1bed      	subs	r5, r5, r7
    66f4:	4684      	mov	ip, r0
    66f6:	0228      	lsls	r0, r5, #8
    66f8:	d400      	bmi.n	66fc <__aeabi_dsub+0x280>
    66fa:	e08c      	b.n	6816 <__aeabi_dsub+0x39a>
    66fc:	4650      	mov	r0, sl
    66fe:	1a17      	subs	r7, r2, r0
    6700:	42ba      	cmp	r2, r7
    6702:	4192      	sbcs	r2, r2
    6704:	1b0c      	subs	r4, r1, r4
    6706:	4255      	negs	r5, r2
    6708:	1b65      	subs	r5, r4, r5
    670a:	4698      	mov	r8, r3
    670c:	e714      	b.n	6538 <__aeabi_dsub+0xbc>
    670e:	2501      	movs	r5, #1
    6710:	4643      	mov	r3, r8
    6712:	2400      	movs	r4, #0
    6714:	401d      	ands	r5, r3
    6716:	2700      	movs	r7, #0
    6718:	e755      	b.n	65c6 <__aeabi_dsub+0x14a>
    671a:	4c2a      	ldr	r4, [pc, #168]	; (67c4 <__aeabi_dsub+0x348>)
    671c:	1af6      	subs	r6, r6, r3
    671e:	402c      	ands	r4, r5
    6720:	e732      	b.n	6588 <__aeabi_dsub+0x10c>
    6722:	003d      	movs	r5, r7
    6724:	3828      	subs	r0, #40	; 0x28
    6726:	4085      	lsls	r5, r0
    6728:	2700      	movs	r7, #0
    672a:	e717      	b.n	655c <__aeabi_dsub+0xe0>
    672c:	0038      	movs	r0, r7
    672e:	f000 fa55 	bl	6bdc <__clzsi2>
    6732:	3020      	adds	r0, #32
    6734:	e706      	b.n	6544 <__aeabi_dsub+0xc8>
    6736:	430a      	orrs	r2, r1
    6738:	0017      	movs	r7, r2
    673a:	2100      	movs	r1, #0
    673c:	1e7a      	subs	r2, r7, #1
    673e:	4197      	sbcs	r7, r2
    6740:	e6ee      	b.n	6520 <__aeabi_dsub+0xa4>
    6742:	2b00      	cmp	r3, #0
    6744:	d000      	beq.n	6748 <__aeabi_dsub+0x2cc>
    6746:	e0e5      	b.n	6914 <__aeabi_dsub+0x498>
    6748:	1c73      	adds	r3, r6, #1
    674a:	469c      	mov	ip, r3
    674c:	055b      	lsls	r3, r3, #21
    674e:	0d5b      	lsrs	r3, r3, #21
    6750:	2b01      	cmp	r3, #1
    6752:	dc00      	bgt.n	6756 <__aeabi_dsub+0x2da>
    6754:	e09f      	b.n	6896 <__aeabi_dsub+0x41a>
    6756:	4b1a      	ldr	r3, [pc, #104]	; (67c0 <__aeabi_dsub+0x344>)
    6758:	459c      	cmp	ip, r3
    675a:	d100      	bne.n	675e <__aeabi_dsub+0x2e2>
    675c:	e0c5      	b.n	68ea <__aeabi_dsub+0x46e>
    675e:	4452      	add	r2, sl
    6760:	4552      	cmp	r2, sl
    6762:	4180      	sbcs	r0, r0
    6764:	1864      	adds	r4, r4, r1
    6766:	4240      	negs	r0, r0
    6768:	1824      	adds	r4, r4, r0
    676a:	07e7      	lsls	r7, r4, #31
    676c:	0852      	lsrs	r2, r2, #1
    676e:	4317      	orrs	r7, r2
    6770:	0864      	lsrs	r4, r4, #1
    6772:	4666      	mov	r6, ip
    6774:	e708      	b.n	6588 <__aeabi_dsub+0x10c>
    6776:	4812      	ldr	r0, [pc, #72]	; (67c0 <__aeabi_dsub+0x344>)
    6778:	4285      	cmp	r5, r0
    677a:	d100      	bne.n	677e <__aeabi_dsub+0x302>
    677c:	e085      	b.n	688a <__aeabi_dsub+0x40e>
    677e:	001d      	movs	r5, r3
    6780:	e6bc      	b.n	64fc <__aeabi_dsub+0x80>
    6782:	0029      	movs	r1, r5
    6784:	3e1f      	subs	r6, #31
    6786:	40f1      	lsrs	r1, r6
    6788:	2b20      	cmp	r3, #32
    678a:	d100      	bne.n	678e <__aeabi_dsub+0x312>
    678c:	e07f      	b.n	688e <__aeabi_dsub+0x412>
    678e:	2240      	movs	r2, #64	; 0x40
    6790:	1ad3      	subs	r3, r2, r3
    6792:	409d      	lsls	r5, r3
    6794:	432f      	orrs	r7, r5
    6796:	1e7d      	subs	r5, r7, #1
    6798:	41af      	sbcs	r7, r5
    679a:	2400      	movs	r4, #0
    679c:	430f      	orrs	r7, r1
    679e:	2600      	movs	r6, #0
    67a0:	e78e      	b.n	66c0 <__aeabi_dsub+0x244>
    67a2:	002b      	movs	r3, r5
    67a4:	000f      	movs	r7, r1
    67a6:	3b20      	subs	r3, #32
    67a8:	40df      	lsrs	r7, r3
    67aa:	2d20      	cmp	r5, #32
    67ac:	d071      	beq.n	6892 <__aeabi_dsub+0x416>
    67ae:	2340      	movs	r3, #64	; 0x40
    67b0:	1b5d      	subs	r5, r3, r5
    67b2:	40a9      	lsls	r1, r5
    67b4:	430a      	orrs	r2, r1
    67b6:	1e51      	subs	r1, r2, #1
    67b8:	418a      	sbcs	r2, r1
    67ba:	2100      	movs	r1, #0
    67bc:	4317      	orrs	r7, r2
    67be:	e6af      	b.n	6520 <__aeabi_dsub+0xa4>
    67c0:	000007ff 	.word	0x000007ff
    67c4:	ff7fffff 	.word	0xff7fffff
    67c8:	800fffff 	.word	0x800fffff
    67cc:	2e00      	cmp	r6, #0
    67ce:	d03e      	beq.n	684e <__aeabi_dsub+0x3d2>
    67d0:	4eb3      	ldr	r6, [pc, #716]	; (6aa0 <__aeabi_dsub+0x624>)
    67d2:	45b4      	cmp	ip, r6
    67d4:	d045      	beq.n	6862 <__aeabi_dsub+0x3e6>
    67d6:	2680      	movs	r6, #128	; 0x80
    67d8:	0436      	lsls	r6, r6, #16
    67da:	426d      	negs	r5, r5
    67dc:	4334      	orrs	r4, r6
    67de:	2d38      	cmp	r5, #56	; 0x38
    67e0:	dd00      	ble.n	67e4 <__aeabi_dsub+0x368>
    67e2:	e0a8      	b.n	6936 <__aeabi_dsub+0x4ba>
    67e4:	2d1f      	cmp	r5, #31
    67e6:	dd00      	ble.n	67ea <__aeabi_dsub+0x36e>
    67e8:	e11f      	b.n	6a2a <__aeabi_dsub+0x5ae>
    67ea:	2620      	movs	r6, #32
    67ec:	0027      	movs	r7, r4
    67ee:	4650      	mov	r0, sl
    67f0:	1b76      	subs	r6, r6, r5
    67f2:	40b7      	lsls	r7, r6
    67f4:	40e8      	lsrs	r0, r5
    67f6:	4307      	orrs	r7, r0
    67f8:	4650      	mov	r0, sl
    67fa:	40b0      	lsls	r0, r6
    67fc:	1e46      	subs	r6, r0, #1
    67fe:	41b0      	sbcs	r0, r6
    6800:	40ec      	lsrs	r4, r5
    6802:	4338      	orrs	r0, r7
    6804:	1a17      	subs	r7, r2, r0
    6806:	42ba      	cmp	r2, r7
    6808:	4192      	sbcs	r2, r2
    680a:	1b0c      	subs	r4, r1, r4
    680c:	4252      	negs	r2, r2
    680e:	1aa4      	subs	r4, r4, r2
    6810:	4666      	mov	r6, ip
    6812:	4698      	mov	r8, r3
    6814:	e68b      	b.n	652e <__aeabi_dsub+0xb2>
    6816:	4664      	mov	r4, ip
    6818:	4667      	mov	r7, ip
    681a:	432c      	orrs	r4, r5
    681c:	d000      	beq.n	6820 <__aeabi_dsub+0x3a4>
    681e:	e68b      	b.n	6538 <__aeabi_dsub+0xbc>
    6820:	2500      	movs	r5, #0
    6822:	2600      	movs	r6, #0
    6824:	2700      	movs	r7, #0
    6826:	e6ea      	b.n	65fe <__aeabi_dsub+0x182>
    6828:	001e      	movs	r6, r3
    682a:	e6ad      	b.n	6588 <__aeabi_dsub+0x10c>
    682c:	2b1f      	cmp	r3, #31
    682e:	dc60      	bgt.n	68f2 <__aeabi_dsub+0x476>
    6830:	2720      	movs	r7, #32
    6832:	1af8      	subs	r0, r7, r3
    6834:	000f      	movs	r7, r1
    6836:	4684      	mov	ip, r0
    6838:	4087      	lsls	r7, r0
    683a:	0010      	movs	r0, r2
    683c:	40d8      	lsrs	r0, r3
    683e:	4307      	orrs	r7, r0
    6840:	4660      	mov	r0, ip
    6842:	4082      	lsls	r2, r0
    6844:	1e50      	subs	r0, r2, #1
    6846:	4182      	sbcs	r2, r0
    6848:	40d9      	lsrs	r1, r3
    684a:	4317      	orrs	r7, r2
    684c:	e6f5      	b.n	663a <__aeabi_dsub+0x1be>
    684e:	0026      	movs	r6, r4
    6850:	4650      	mov	r0, sl
    6852:	4306      	orrs	r6, r0
    6854:	d005      	beq.n	6862 <__aeabi_dsub+0x3e6>
    6856:	43ed      	mvns	r5, r5
    6858:	2d00      	cmp	r5, #0
    685a:	d0d3      	beq.n	6804 <__aeabi_dsub+0x388>
    685c:	4e90      	ldr	r6, [pc, #576]	; (6aa0 <__aeabi_dsub+0x624>)
    685e:	45b4      	cmp	ip, r6
    6860:	d1bd      	bne.n	67de <__aeabi_dsub+0x362>
    6862:	000c      	movs	r4, r1
    6864:	0017      	movs	r7, r2
    6866:	4666      	mov	r6, ip
    6868:	4698      	mov	r8, r3
    686a:	e68d      	b.n	6588 <__aeabi_dsub+0x10c>
    686c:	488c      	ldr	r0, [pc, #560]	; (6aa0 <__aeabi_dsub+0x624>)
    686e:	4283      	cmp	r3, r0
    6870:	d00b      	beq.n	688a <__aeabi_dsub+0x40e>
    6872:	4663      	mov	r3, ip
    6874:	e6d9      	b.n	662a <__aeabi_dsub+0x1ae>
    6876:	2d00      	cmp	r5, #0
    6878:	d000      	beq.n	687c <__aeabi_dsub+0x400>
    687a:	e096      	b.n	69aa <__aeabi_dsub+0x52e>
    687c:	0008      	movs	r0, r1
    687e:	4310      	orrs	r0, r2
    6880:	d100      	bne.n	6884 <__aeabi_dsub+0x408>
    6882:	e0e2      	b.n	6a4a <__aeabi_dsub+0x5ce>
    6884:	000c      	movs	r4, r1
    6886:	0017      	movs	r7, r2
    6888:	4698      	mov	r8, r3
    688a:	4e85      	ldr	r6, [pc, #532]	; (6aa0 <__aeabi_dsub+0x624>)
    688c:	e67c      	b.n	6588 <__aeabi_dsub+0x10c>
    688e:	2500      	movs	r5, #0
    6890:	e780      	b.n	6794 <__aeabi_dsub+0x318>
    6892:	2100      	movs	r1, #0
    6894:	e78e      	b.n	67b4 <__aeabi_dsub+0x338>
    6896:	0023      	movs	r3, r4
    6898:	4650      	mov	r0, sl
    689a:	4303      	orrs	r3, r0
    689c:	2e00      	cmp	r6, #0
    689e:	d000      	beq.n	68a2 <__aeabi_dsub+0x426>
    68a0:	e0a8      	b.n	69f4 <__aeabi_dsub+0x578>
    68a2:	2b00      	cmp	r3, #0
    68a4:	d100      	bne.n	68a8 <__aeabi_dsub+0x42c>
    68a6:	e0de      	b.n	6a66 <__aeabi_dsub+0x5ea>
    68a8:	000b      	movs	r3, r1
    68aa:	4313      	orrs	r3, r2
    68ac:	d100      	bne.n	68b0 <__aeabi_dsub+0x434>
    68ae:	e66b      	b.n	6588 <__aeabi_dsub+0x10c>
    68b0:	4452      	add	r2, sl
    68b2:	4552      	cmp	r2, sl
    68b4:	4180      	sbcs	r0, r0
    68b6:	1864      	adds	r4, r4, r1
    68b8:	4240      	negs	r0, r0
    68ba:	1824      	adds	r4, r4, r0
    68bc:	0017      	movs	r7, r2
    68be:	0223      	lsls	r3, r4, #8
    68c0:	d400      	bmi.n	68c4 <__aeabi_dsub+0x448>
    68c2:	e6fd      	b.n	66c0 <__aeabi_dsub+0x244>
    68c4:	4b77      	ldr	r3, [pc, #476]	; (6aa4 <__aeabi_dsub+0x628>)
    68c6:	4666      	mov	r6, ip
    68c8:	401c      	ands	r4, r3
    68ca:	e65d      	b.n	6588 <__aeabi_dsub+0x10c>
    68cc:	0025      	movs	r5, r4
    68ce:	4650      	mov	r0, sl
    68d0:	4305      	orrs	r5, r0
    68d2:	2e00      	cmp	r6, #0
    68d4:	d1cf      	bne.n	6876 <__aeabi_dsub+0x3fa>
    68d6:	2d00      	cmp	r5, #0
    68d8:	d14f      	bne.n	697a <__aeabi_dsub+0x4fe>
    68da:	000c      	movs	r4, r1
    68dc:	4314      	orrs	r4, r2
    68de:	d100      	bne.n	68e2 <__aeabi_dsub+0x466>
    68e0:	e0a0      	b.n	6a24 <__aeabi_dsub+0x5a8>
    68e2:	000c      	movs	r4, r1
    68e4:	0017      	movs	r7, r2
    68e6:	4698      	mov	r8, r3
    68e8:	e64e      	b.n	6588 <__aeabi_dsub+0x10c>
    68ea:	4666      	mov	r6, ip
    68ec:	2400      	movs	r4, #0
    68ee:	2700      	movs	r7, #0
    68f0:	e685      	b.n	65fe <__aeabi_dsub+0x182>
    68f2:	001f      	movs	r7, r3
    68f4:	0008      	movs	r0, r1
    68f6:	3f20      	subs	r7, #32
    68f8:	40f8      	lsrs	r0, r7
    68fa:	0007      	movs	r7, r0
    68fc:	2b20      	cmp	r3, #32
    68fe:	d100      	bne.n	6902 <__aeabi_dsub+0x486>
    6900:	e08e      	b.n	6a20 <__aeabi_dsub+0x5a4>
    6902:	2040      	movs	r0, #64	; 0x40
    6904:	1ac3      	subs	r3, r0, r3
    6906:	4099      	lsls	r1, r3
    6908:	430a      	orrs	r2, r1
    690a:	1e51      	subs	r1, r2, #1
    690c:	418a      	sbcs	r2, r1
    690e:	2100      	movs	r1, #0
    6910:	4317      	orrs	r7, r2
    6912:	e692      	b.n	663a <__aeabi_dsub+0x1be>
    6914:	2e00      	cmp	r6, #0
    6916:	d114      	bne.n	6942 <__aeabi_dsub+0x4c6>
    6918:	0026      	movs	r6, r4
    691a:	4650      	mov	r0, sl
    691c:	4306      	orrs	r6, r0
    691e:	d062      	beq.n	69e6 <__aeabi_dsub+0x56a>
    6920:	43db      	mvns	r3, r3
    6922:	2b00      	cmp	r3, #0
    6924:	d15c      	bne.n	69e0 <__aeabi_dsub+0x564>
    6926:	1887      	adds	r7, r0, r2
    6928:	4297      	cmp	r7, r2
    692a:	4192      	sbcs	r2, r2
    692c:	1864      	adds	r4, r4, r1
    692e:	4252      	negs	r2, r2
    6930:	18a4      	adds	r4, r4, r2
    6932:	4666      	mov	r6, ip
    6934:	e687      	b.n	6646 <__aeabi_dsub+0x1ca>
    6936:	4650      	mov	r0, sl
    6938:	4320      	orrs	r0, r4
    693a:	1e44      	subs	r4, r0, #1
    693c:	41a0      	sbcs	r0, r4
    693e:	2400      	movs	r4, #0
    6940:	e760      	b.n	6804 <__aeabi_dsub+0x388>
    6942:	4e57      	ldr	r6, [pc, #348]	; (6aa0 <__aeabi_dsub+0x624>)
    6944:	45b4      	cmp	ip, r6
    6946:	d04e      	beq.n	69e6 <__aeabi_dsub+0x56a>
    6948:	2680      	movs	r6, #128	; 0x80
    694a:	0436      	lsls	r6, r6, #16
    694c:	425b      	negs	r3, r3
    694e:	4334      	orrs	r4, r6
    6950:	2b38      	cmp	r3, #56	; 0x38
    6952:	dd00      	ble.n	6956 <__aeabi_dsub+0x4da>
    6954:	e07f      	b.n	6a56 <__aeabi_dsub+0x5da>
    6956:	2b1f      	cmp	r3, #31
    6958:	dd00      	ble.n	695c <__aeabi_dsub+0x4e0>
    695a:	e08b      	b.n	6a74 <__aeabi_dsub+0x5f8>
    695c:	2620      	movs	r6, #32
    695e:	0027      	movs	r7, r4
    6960:	4650      	mov	r0, sl
    6962:	1af6      	subs	r6, r6, r3
    6964:	40b7      	lsls	r7, r6
    6966:	40d8      	lsrs	r0, r3
    6968:	4307      	orrs	r7, r0
    696a:	4650      	mov	r0, sl
    696c:	40b0      	lsls	r0, r6
    696e:	1e46      	subs	r6, r0, #1
    6970:	41b0      	sbcs	r0, r6
    6972:	4307      	orrs	r7, r0
    6974:	40dc      	lsrs	r4, r3
    6976:	18bf      	adds	r7, r7, r2
    6978:	e7d6      	b.n	6928 <__aeabi_dsub+0x4ac>
    697a:	000d      	movs	r5, r1
    697c:	4315      	orrs	r5, r2
    697e:	d100      	bne.n	6982 <__aeabi_dsub+0x506>
    6980:	e602      	b.n	6588 <__aeabi_dsub+0x10c>
    6982:	4650      	mov	r0, sl
    6984:	1a80      	subs	r0, r0, r2
    6986:	4582      	cmp	sl, r0
    6988:	41bf      	sbcs	r7, r7
    698a:	1a65      	subs	r5, r4, r1
    698c:	427f      	negs	r7, r7
    698e:	1bed      	subs	r5, r5, r7
    6990:	4684      	mov	ip, r0
    6992:	0228      	lsls	r0, r5, #8
    6994:	d400      	bmi.n	6998 <__aeabi_dsub+0x51c>
    6996:	e68d      	b.n	66b4 <__aeabi_dsub+0x238>
    6998:	4650      	mov	r0, sl
    699a:	1a17      	subs	r7, r2, r0
    699c:	42ba      	cmp	r2, r7
    699e:	4192      	sbcs	r2, r2
    69a0:	1b0c      	subs	r4, r1, r4
    69a2:	4252      	negs	r2, r2
    69a4:	1aa4      	subs	r4, r4, r2
    69a6:	4698      	mov	r8, r3
    69a8:	e5ee      	b.n	6588 <__aeabi_dsub+0x10c>
    69aa:	000d      	movs	r5, r1
    69ac:	4315      	orrs	r5, r2
    69ae:	d100      	bne.n	69b2 <__aeabi_dsub+0x536>
    69b0:	e76b      	b.n	688a <__aeabi_dsub+0x40e>
    69b2:	4650      	mov	r0, sl
    69b4:	0767      	lsls	r7, r4, #29
    69b6:	08c0      	lsrs	r0, r0, #3
    69b8:	4307      	orrs	r7, r0
    69ba:	2080      	movs	r0, #128	; 0x80
    69bc:	08e4      	lsrs	r4, r4, #3
    69be:	0300      	lsls	r0, r0, #12
    69c0:	4204      	tst	r4, r0
    69c2:	d007      	beq.n	69d4 <__aeabi_dsub+0x558>
    69c4:	08cd      	lsrs	r5, r1, #3
    69c6:	4205      	tst	r5, r0
    69c8:	d104      	bne.n	69d4 <__aeabi_dsub+0x558>
    69ca:	002c      	movs	r4, r5
    69cc:	4698      	mov	r8, r3
    69ce:	08d7      	lsrs	r7, r2, #3
    69d0:	0749      	lsls	r1, r1, #29
    69d2:	430f      	orrs	r7, r1
    69d4:	0f7b      	lsrs	r3, r7, #29
    69d6:	00e4      	lsls	r4, r4, #3
    69d8:	431c      	orrs	r4, r3
    69da:	00ff      	lsls	r7, r7, #3
    69dc:	4e30      	ldr	r6, [pc, #192]	; (6aa0 <__aeabi_dsub+0x624>)
    69de:	e5d3      	b.n	6588 <__aeabi_dsub+0x10c>
    69e0:	4e2f      	ldr	r6, [pc, #188]	; (6aa0 <__aeabi_dsub+0x624>)
    69e2:	45b4      	cmp	ip, r6
    69e4:	d1b4      	bne.n	6950 <__aeabi_dsub+0x4d4>
    69e6:	000c      	movs	r4, r1
    69e8:	0017      	movs	r7, r2
    69ea:	4666      	mov	r6, ip
    69ec:	e5cc      	b.n	6588 <__aeabi_dsub+0x10c>
    69ee:	2700      	movs	r7, #0
    69f0:	2400      	movs	r4, #0
    69f2:	e5e8      	b.n	65c6 <__aeabi_dsub+0x14a>
    69f4:	2b00      	cmp	r3, #0
    69f6:	d039      	beq.n	6a6c <__aeabi_dsub+0x5f0>
    69f8:	000b      	movs	r3, r1
    69fa:	4313      	orrs	r3, r2
    69fc:	d100      	bne.n	6a00 <__aeabi_dsub+0x584>
    69fe:	e744      	b.n	688a <__aeabi_dsub+0x40e>
    6a00:	08c0      	lsrs	r0, r0, #3
    6a02:	0767      	lsls	r7, r4, #29
    6a04:	4307      	orrs	r7, r0
    6a06:	2080      	movs	r0, #128	; 0x80
    6a08:	08e4      	lsrs	r4, r4, #3
    6a0a:	0300      	lsls	r0, r0, #12
    6a0c:	4204      	tst	r4, r0
    6a0e:	d0e1      	beq.n	69d4 <__aeabi_dsub+0x558>
    6a10:	08cb      	lsrs	r3, r1, #3
    6a12:	4203      	tst	r3, r0
    6a14:	d1de      	bne.n	69d4 <__aeabi_dsub+0x558>
    6a16:	08d7      	lsrs	r7, r2, #3
    6a18:	0749      	lsls	r1, r1, #29
    6a1a:	430f      	orrs	r7, r1
    6a1c:	001c      	movs	r4, r3
    6a1e:	e7d9      	b.n	69d4 <__aeabi_dsub+0x558>
    6a20:	2100      	movs	r1, #0
    6a22:	e771      	b.n	6908 <__aeabi_dsub+0x48c>
    6a24:	2500      	movs	r5, #0
    6a26:	2700      	movs	r7, #0
    6a28:	e5e9      	b.n	65fe <__aeabi_dsub+0x182>
    6a2a:	002e      	movs	r6, r5
    6a2c:	0027      	movs	r7, r4
    6a2e:	3e20      	subs	r6, #32
    6a30:	40f7      	lsrs	r7, r6
    6a32:	2d20      	cmp	r5, #32
    6a34:	d02f      	beq.n	6a96 <__aeabi_dsub+0x61a>
    6a36:	2640      	movs	r6, #64	; 0x40
    6a38:	1b75      	subs	r5, r6, r5
    6a3a:	40ac      	lsls	r4, r5
    6a3c:	4650      	mov	r0, sl
    6a3e:	4320      	orrs	r0, r4
    6a40:	1e44      	subs	r4, r0, #1
    6a42:	41a0      	sbcs	r0, r4
    6a44:	2400      	movs	r4, #0
    6a46:	4338      	orrs	r0, r7
    6a48:	e6dc      	b.n	6804 <__aeabi_dsub+0x388>
    6a4a:	2480      	movs	r4, #128	; 0x80
    6a4c:	2500      	movs	r5, #0
    6a4e:	0324      	lsls	r4, r4, #12
    6a50:	4e13      	ldr	r6, [pc, #76]	; (6aa0 <__aeabi_dsub+0x624>)
    6a52:	2700      	movs	r7, #0
    6a54:	e5d3      	b.n	65fe <__aeabi_dsub+0x182>
    6a56:	4650      	mov	r0, sl
    6a58:	4320      	orrs	r0, r4
    6a5a:	0007      	movs	r7, r0
    6a5c:	1e78      	subs	r0, r7, #1
    6a5e:	4187      	sbcs	r7, r0
    6a60:	2400      	movs	r4, #0
    6a62:	18bf      	adds	r7, r7, r2
    6a64:	e760      	b.n	6928 <__aeabi_dsub+0x4ac>
    6a66:	000c      	movs	r4, r1
    6a68:	0017      	movs	r7, r2
    6a6a:	e58d      	b.n	6588 <__aeabi_dsub+0x10c>
    6a6c:	000c      	movs	r4, r1
    6a6e:	0017      	movs	r7, r2
    6a70:	4e0b      	ldr	r6, [pc, #44]	; (6aa0 <__aeabi_dsub+0x624>)
    6a72:	e589      	b.n	6588 <__aeabi_dsub+0x10c>
    6a74:	001e      	movs	r6, r3
    6a76:	0027      	movs	r7, r4
    6a78:	3e20      	subs	r6, #32
    6a7a:	40f7      	lsrs	r7, r6
    6a7c:	2b20      	cmp	r3, #32
    6a7e:	d00c      	beq.n	6a9a <__aeabi_dsub+0x61e>
    6a80:	2640      	movs	r6, #64	; 0x40
    6a82:	1af3      	subs	r3, r6, r3
    6a84:	409c      	lsls	r4, r3
    6a86:	4650      	mov	r0, sl
    6a88:	4320      	orrs	r0, r4
    6a8a:	1e44      	subs	r4, r0, #1
    6a8c:	41a0      	sbcs	r0, r4
    6a8e:	4307      	orrs	r7, r0
    6a90:	2400      	movs	r4, #0
    6a92:	18bf      	adds	r7, r7, r2
    6a94:	e748      	b.n	6928 <__aeabi_dsub+0x4ac>
    6a96:	2400      	movs	r4, #0
    6a98:	e7d0      	b.n	6a3c <__aeabi_dsub+0x5c0>
    6a9a:	2400      	movs	r4, #0
    6a9c:	e7f3      	b.n	6a86 <__aeabi_dsub+0x60a>
    6a9e:	46c0      	nop			; (mov r8, r8)
    6aa0:	000007ff 	.word	0x000007ff
    6aa4:	ff7fffff 	.word	0xff7fffff

00006aa8 <__aeabi_dcmpun>:
    6aa8:	b570      	push	{r4, r5, r6, lr}
    6aaa:	4e0e      	ldr	r6, [pc, #56]	; (6ae4 <__aeabi_dcmpun+0x3c>)
    6aac:	030d      	lsls	r5, r1, #12
    6aae:	031c      	lsls	r4, r3, #12
    6ab0:	0049      	lsls	r1, r1, #1
    6ab2:	005b      	lsls	r3, r3, #1
    6ab4:	0b2d      	lsrs	r5, r5, #12
    6ab6:	0d49      	lsrs	r1, r1, #21
    6ab8:	0b24      	lsrs	r4, r4, #12
    6aba:	0d5b      	lsrs	r3, r3, #21
    6abc:	42b1      	cmp	r1, r6
    6abe:	d004      	beq.n	6aca <__aeabi_dcmpun+0x22>
    6ac0:	4908      	ldr	r1, [pc, #32]	; (6ae4 <__aeabi_dcmpun+0x3c>)
    6ac2:	2000      	movs	r0, #0
    6ac4:	428b      	cmp	r3, r1
    6ac6:	d008      	beq.n	6ada <__aeabi_dcmpun+0x32>
    6ac8:	bd70      	pop	{r4, r5, r6, pc}
    6aca:	4305      	orrs	r5, r0
    6acc:	2001      	movs	r0, #1
    6ace:	2d00      	cmp	r5, #0
    6ad0:	d1fa      	bne.n	6ac8 <__aeabi_dcmpun+0x20>
    6ad2:	4904      	ldr	r1, [pc, #16]	; (6ae4 <__aeabi_dcmpun+0x3c>)
    6ad4:	2000      	movs	r0, #0
    6ad6:	428b      	cmp	r3, r1
    6ad8:	d1f6      	bne.n	6ac8 <__aeabi_dcmpun+0x20>
    6ada:	4314      	orrs	r4, r2
    6adc:	0020      	movs	r0, r4
    6ade:	1e44      	subs	r4, r0, #1
    6ae0:	41a0      	sbcs	r0, r4
    6ae2:	e7f1      	b.n	6ac8 <__aeabi_dcmpun+0x20>
    6ae4:	000007ff 	.word	0x000007ff

00006ae8 <__aeabi_i2d>:
    6ae8:	b570      	push	{r4, r5, r6, lr}
    6aea:	2800      	cmp	r0, #0
    6aec:	d030      	beq.n	6b50 <__aeabi_i2d+0x68>
    6aee:	17c3      	asrs	r3, r0, #31
    6af0:	18c4      	adds	r4, r0, r3
    6af2:	405c      	eors	r4, r3
    6af4:	0fc5      	lsrs	r5, r0, #31
    6af6:	0020      	movs	r0, r4
    6af8:	f000 f870 	bl	6bdc <__clzsi2>
    6afc:	4b17      	ldr	r3, [pc, #92]	; (6b5c <__aeabi_i2d+0x74>)
    6afe:	4a18      	ldr	r2, [pc, #96]	; (6b60 <__aeabi_i2d+0x78>)
    6b00:	1a1b      	subs	r3, r3, r0
    6b02:	1ad2      	subs	r2, r2, r3
    6b04:	2a1f      	cmp	r2, #31
    6b06:	dd18      	ble.n	6b3a <__aeabi_i2d+0x52>
    6b08:	4a16      	ldr	r2, [pc, #88]	; (6b64 <__aeabi_i2d+0x7c>)
    6b0a:	1ad2      	subs	r2, r2, r3
    6b0c:	4094      	lsls	r4, r2
    6b0e:	2200      	movs	r2, #0
    6b10:	0324      	lsls	r4, r4, #12
    6b12:	055b      	lsls	r3, r3, #21
    6b14:	0b24      	lsrs	r4, r4, #12
    6b16:	0d5b      	lsrs	r3, r3, #21
    6b18:	2100      	movs	r1, #0
    6b1a:	0010      	movs	r0, r2
    6b1c:	0324      	lsls	r4, r4, #12
    6b1e:	0d0a      	lsrs	r2, r1, #20
    6b20:	0b24      	lsrs	r4, r4, #12
    6b22:	0512      	lsls	r2, r2, #20
    6b24:	4322      	orrs	r2, r4
    6b26:	4c10      	ldr	r4, [pc, #64]	; (6b68 <__aeabi_i2d+0x80>)
    6b28:	051b      	lsls	r3, r3, #20
    6b2a:	4022      	ands	r2, r4
    6b2c:	4313      	orrs	r3, r2
    6b2e:	005b      	lsls	r3, r3, #1
    6b30:	07ed      	lsls	r5, r5, #31
    6b32:	085b      	lsrs	r3, r3, #1
    6b34:	432b      	orrs	r3, r5
    6b36:	0019      	movs	r1, r3
    6b38:	bd70      	pop	{r4, r5, r6, pc}
    6b3a:	0021      	movs	r1, r4
    6b3c:	4091      	lsls	r1, r2
    6b3e:	000a      	movs	r2, r1
    6b40:	210b      	movs	r1, #11
    6b42:	1a08      	subs	r0, r1, r0
    6b44:	40c4      	lsrs	r4, r0
    6b46:	055b      	lsls	r3, r3, #21
    6b48:	0324      	lsls	r4, r4, #12
    6b4a:	0b24      	lsrs	r4, r4, #12
    6b4c:	0d5b      	lsrs	r3, r3, #21
    6b4e:	e7e3      	b.n	6b18 <__aeabi_i2d+0x30>
    6b50:	2500      	movs	r5, #0
    6b52:	2300      	movs	r3, #0
    6b54:	2400      	movs	r4, #0
    6b56:	2200      	movs	r2, #0
    6b58:	e7de      	b.n	6b18 <__aeabi_i2d+0x30>
    6b5a:	46c0      	nop			; (mov r8, r8)
    6b5c:	0000041e 	.word	0x0000041e
    6b60:	00000433 	.word	0x00000433
    6b64:	00000413 	.word	0x00000413
    6b68:	800fffff 	.word	0x800fffff

00006b6c <__aeabi_ui2d>:
    6b6c:	b510      	push	{r4, lr}
    6b6e:	1e04      	subs	r4, r0, #0
    6b70:	d028      	beq.n	6bc4 <__aeabi_ui2d+0x58>
    6b72:	f000 f833 	bl	6bdc <__clzsi2>
    6b76:	4b15      	ldr	r3, [pc, #84]	; (6bcc <__aeabi_ui2d+0x60>)
    6b78:	4a15      	ldr	r2, [pc, #84]	; (6bd0 <__aeabi_ui2d+0x64>)
    6b7a:	1a1b      	subs	r3, r3, r0
    6b7c:	1ad2      	subs	r2, r2, r3
    6b7e:	2a1f      	cmp	r2, #31
    6b80:	dd15      	ble.n	6bae <__aeabi_ui2d+0x42>
    6b82:	4a14      	ldr	r2, [pc, #80]	; (6bd4 <__aeabi_ui2d+0x68>)
    6b84:	1ad2      	subs	r2, r2, r3
    6b86:	4094      	lsls	r4, r2
    6b88:	2200      	movs	r2, #0
    6b8a:	0324      	lsls	r4, r4, #12
    6b8c:	055b      	lsls	r3, r3, #21
    6b8e:	0b24      	lsrs	r4, r4, #12
    6b90:	0d5b      	lsrs	r3, r3, #21
    6b92:	2100      	movs	r1, #0
    6b94:	0010      	movs	r0, r2
    6b96:	0324      	lsls	r4, r4, #12
    6b98:	0d0a      	lsrs	r2, r1, #20
    6b9a:	0b24      	lsrs	r4, r4, #12
    6b9c:	0512      	lsls	r2, r2, #20
    6b9e:	4322      	orrs	r2, r4
    6ba0:	4c0d      	ldr	r4, [pc, #52]	; (6bd8 <__aeabi_ui2d+0x6c>)
    6ba2:	051b      	lsls	r3, r3, #20
    6ba4:	4022      	ands	r2, r4
    6ba6:	4313      	orrs	r3, r2
    6ba8:	005b      	lsls	r3, r3, #1
    6baa:	0859      	lsrs	r1, r3, #1
    6bac:	bd10      	pop	{r4, pc}
    6bae:	0021      	movs	r1, r4
    6bb0:	4091      	lsls	r1, r2
    6bb2:	000a      	movs	r2, r1
    6bb4:	210b      	movs	r1, #11
    6bb6:	1a08      	subs	r0, r1, r0
    6bb8:	40c4      	lsrs	r4, r0
    6bba:	055b      	lsls	r3, r3, #21
    6bbc:	0324      	lsls	r4, r4, #12
    6bbe:	0b24      	lsrs	r4, r4, #12
    6bc0:	0d5b      	lsrs	r3, r3, #21
    6bc2:	e7e6      	b.n	6b92 <__aeabi_ui2d+0x26>
    6bc4:	2300      	movs	r3, #0
    6bc6:	2400      	movs	r4, #0
    6bc8:	2200      	movs	r2, #0
    6bca:	e7e2      	b.n	6b92 <__aeabi_ui2d+0x26>
    6bcc:	0000041e 	.word	0x0000041e
    6bd0:	00000433 	.word	0x00000433
    6bd4:	00000413 	.word	0x00000413
    6bd8:	800fffff 	.word	0x800fffff

00006bdc <__clzsi2>:
    6bdc:	211c      	movs	r1, #28
    6bde:	2301      	movs	r3, #1
    6be0:	041b      	lsls	r3, r3, #16
    6be2:	4298      	cmp	r0, r3
    6be4:	d301      	bcc.n	6bea <__clzsi2+0xe>
    6be6:	0c00      	lsrs	r0, r0, #16
    6be8:	3910      	subs	r1, #16
    6bea:	0a1b      	lsrs	r3, r3, #8
    6bec:	4298      	cmp	r0, r3
    6bee:	d301      	bcc.n	6bf4 <__clzsi2+0x18>
    6bf0:	0a00      	lsrs	r0, r0, #8
    6bf2:	3908      	subs	r1, #8
    6bf4:	091b      	lsrs	r3, r3, #4
    6bf6:	4298      	cmp	r0, r3
    6bf8:	d301      	bcc.n	6bfe <__clzsi2+0x22>
    6bfa:	0900      	lsrs	r0, r0, #4
    6bfc:	3904      	subs	r1, #4
    6bfe:	a202      	add	r2, pc, #8	; (adr r2, 6c08 <__clzsi2+0x2c>)
    6c00:	5c10      	ldrb	r0, [r2, r0]
    6c02:	1840      	adds	r0, r0, r1
    6c04:	4770      	bx	lr
    6c06:	46c0      	nop			; (mov r8, r8)
    6c08:	02020304 	.word	0x02020304
    6c0c:	01010101 	.word	0x01010101
	...

00006c18 <__errno>:
    6c18:	4b01      	ldr	r3, [pc, #4]	; (6c20 <__errno+0x8>)
    6c1a:	6818      	ldr	r0, [r3, #0]
    6c1c:	4770      	bx	lr
    6c1e:	46c0      	nop			; (mov r8, r8)
    6c20:	20000014 	.word	0x20000014

00006c24 <__libc_init_array>:
    6c24:	b570      	push	{r4, r5, r6, lr}
    6c26:	2600      	movs	r6, #0
    6c28:	4d0c      	ldr	r5, [pc, #48]	; (6c5c <__libc_init_array+0x38>)
    6c2a:	4c0d      	ldr	r4, [pc, #52]	; (6c60 <__libc_init_array+0x3c>)
    6c2c:	1b64      	subs	r4, r4, r5
    6c2e:	10a4      	asrs	r4, r4, #2
    6c30:	42a6      	cmp	r6, r4
    6c32:	d109      	bne.n	6c48 <__libc_init_array+0x24>
    6c34:	2600      	movs	r6, #0
    6c36:	f000 f8a3 	bl	6d80 <_init>
    6c3a:	4d0a      	ldr	r5, [pc, #40]	; (6c64 <__libc_init_array+0x40>)
    6c3c:	4c0a      	ldr	r4, [pc, #40]	; (6c68 <__libc_init_array+0x44>)
    6c3e:	1b64      	subs	r4, r4, r5
    6c40:	10a4      	asrs	r4, r4, #2
    6c42:	42a6      	cmp	r6, r4
    6c44:	d105      	bne.n	6c52 <__libc_init_array+0x2e>
    6c46:	bd70      	pop	{r4, r5, r6, pc}
    6c48:	00b3      	lsls	r3, r6, #2
    6c4a:	58eb      	ldr	r3, [r5, r3]
    6c4c:	4798      	blx	r3
    6c4e:	3601      	adds	r6, #1
    6c50:	e7ee      	b.n	6c30 <__libc_init_array+0xc>
    6c52:	00b3      	lsls	r3, r6, #2
    6c54:	58eb      	ldr	r3, [r5, r3]
    6c56:	4798      	blx	r3
    6c58:	3601      	adds	r6, #1
    6c5a:	e7f2      	b.n	6c42 <__libc_init_array+0x1e>
    6c5c:	00006d8c 	.word	0x00006d8c
    6c60:	00006d8c 	.word	0x00006d8c
    6c64:	00006d8c 	.word	0x00006d8c
    6c68:	00006d90 	.word	0x00006d90

00006c6c <memset>:
    6c6c:	0003      	movs	r3, r0
    6c6e:	1882      	adds	r2, r0, r2
    6c70:	4293      	cmp	r3, r2
    6c72:	d100      	bne.n	6c76 <memset+0xa>
    6c74:	4770      	bx	lr
    6c76:	7019      	strb	r1, [r3, #0]
    6c78:	3301      	adds	r3, #1
    6c7a:	e7f9      	b.n	6c70 <memset+0x4>
    6c7c:	42000800 	.word	0x42000800
    6c80:	42000c00 	.word	0x42000c00
    6c84:	42001000 	.word	0x42001000
    6c88:	42001400 	.word	0x42001400
    6c8c:	42001800 	.word	0x42001800
    6c90:	42001c00 	.word	0x42001c00
    6c94:	000029a2 	.word	0x000029a2
    6c98:	00002a1c 	.word	0x00002a1c
    6c9c:	00002a1c 	.word	0x00002a1c
    6ca0:	000029c0 	.word	0x000029c0
    6ca4:	000029ba 	.word	0x000029ba
    6ca8:	000029c6 	.word	0x000029c6
    6cac:	000029a8 	.word	0x000029a8
    6cb0:	000029cc 	.word	0x000029cc
    6cb4:	00002a02 	.word	0x00002a02
    6cb8:	00002af8 	.word	0x00002af8
    6cbc:	00002b48 	.word	0x00002b48
    6cc0:	00002b48 	.word	0x00002b48
    6cc4:	00002b44 	.word	0x00002b44
    6cc8:	00002aea 	.word	0x00002aea
    6ccc:	00002b0a 	.word	0x00002b0a
    6cd0:	00002ada 	.word	0x00002ada
    6cd4:	00002b1c 	.word	0x00002b1c
    6cd8:	00002b2e 	.word	0x00002b2e
    6cdc:	00676f6c 	.word	0x00676f6c
    6ce0:	00000000 	.word	0x00000000
    6ce4:	31676f6c 	.word	0x31676f6c
    6ce8:	00000030 	.word	0x00000030
    6cec:	00776f70 	.word	0x00776f70

00006cf0 <TWO52>:
    6cf0:	00000000 43300000 00000000 c3300000     ......0C......0.
    6d00:	0000590c 000058ee 000058a8 000057c6     .Y...X...X...W..
    6d10:	000058a8 000058e0 000058a8 000057c6     .X...X...X...W..
    6d20:	000058ee 000058ee 000058e0 000057c6     .X...X...X...W..
    6d30:	000057be 000057be 000057be 00005b24     .W...W...W..$[..
    6d40:	0000616c 0000602c 0000602c 00006028     la..,`..,`..(`..
    6d50:	00006144 00006144 00006136 00006028     Da..Da..6a..(`..
    6d60:	00006144 00006136 00006144 00006028     Da..6a..Da..(`..
    6d70:	0000614c 0000614c 0000614c 00006350     La..La..La..Pc..

00006d80 <_init>:
    6d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d82:	46c0      	nop			; (mov r8, r8)
    6d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6d86:	bc08      	pop	{r3}
    6d88:	469e      	mov	lr, r3
    6d8a:	4770      	bx	lr

00006d8c <__init_array_start>:
    6d8c:	000000dd 	.word	0x000000dd

00006d90 <_fini>:
    6d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d92:	46c0      	nop			; (mov r8, r8)
    6d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6d96:	bc08      	pop	{r3}
    6d98:	469e      	mov	lr, r3
    6d9a:	4770      	bx	lr

00006d9c <__fini_array_start>:
    6d9c:	000000b5 	.word	0x000000b5
