{
	"cts__design__instance__displacement__total": 26.6115,
	"cts__design__instance__displacement__mean": 0.009,
	"cts__design__instance__displacement__max": 6.646,
	"cts__route__wirelength__estimated": 27552.8,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 1,
	"cts__design__instance__displacement__total": 1.564,
	"cts__design__instance__displacement__mean": 0.0005,
	"cts__design__instance__displacement__max": 1.564,
	"cts__route__wirelength__estimated": 27558.7,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 6.73117,
	"cts__clock__skew__setup": 0.00671449,
	"cts__clock__skew__hold": 0.00671449,
	"cts__timing__drv__max_slew_limit": 0.799695,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.945792,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0334631,
	"cts__power__switching__total": 0.0167853,
	"cts__power__leakage__total": 2.45289e-07,
	"cts__power__total": 0.0502486,
	"cts__design__io": 31,
	"cts__design__die__area": 2.13649e+06,
	"cts__design__core__area": 2.11829e+06,
	"cts__design__instance__count": 2855,
	"cts__design__instance__area": 29626.7,
	"cts__design__instance__count__stdcell": 2855,
	"cts__design__instance__area__stdcell": 29626.7,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__count__padcells": 0,
	"cts__design__instance__area__padcells": 0,
	"cts__design__instance__count__cover": 0,
	"cts__design__instance__area__cover": 0,
	"cts__design__instance__utilization": 0.0139862,
	"cts__design__instance__utilization__stdcell": 0.0139862,
	"cts__design__rows": 288,
	"cts__design__rows:GF018hv5v_green_sc9": 288,
	"cts__design__sites": 750528,
	"cts__design__sites:GF018hv5v_green_sc9": 750528,
	"cts__flow__warnings__count": 0,
	"cts__flow__errors__count": 0
}