0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sim_1/new/decoder_test.v,1682913833,verilog,,,,decoder_test,,,,,,,,
C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sources_1/new/decoder_7_seg.v,1682913251,verilog,,C:/Users/jesud/Desktop/FPGA_Project/decoder_7_seg/decoder_7_seg.srcs/sim_1/new/decoder_test.v,,decoder_7_seg,,,,,,,,
