
---------- Begin Simulation Statistics ----------
final_tick                                 1068026400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151614                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402812                       # Number of bytes of host memory used
host_op_rate                                   263456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.37                       # Real time elapsed on the host
host_tick_rate                               79899338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2026630                       # Number of instructions simulated
sim_ops                                       3521657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001068                       # Number of seconds simulated
sim_ticks                                  1068026400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               422002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22969                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            450257                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233353                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          422002                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188649                       # Number of indirect misses.
system.cpu.branchPred.lookups                  475503                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10884                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11316                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2325645                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1897119                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23080                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339485                       # Number of branches committed
system.cpu.commit.bw_lim_events                587470                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          850786                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2026630                       # Number of instructions committed
system.cpu.commit.committedOps                3521657                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2287208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.539719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1142460     49.95%     49.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       167937      7.34%     57.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       164183      7.18%     64.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225158      9.84%     74.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587470     25.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2287208                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73288                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3466974                       # Number of committed integer instructions.
system.cpu.commit.loads                        484562                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20283      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2771537     78.70%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36675      1.04%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2895      0.08%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6210      0.18%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11180      0.32%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12102      0.34%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6511      0.18%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1176      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465454     13.22%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155230      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19108      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3521657                       # Class of committed instruction
system.cpu.commit.refs                         651861                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2026630                       # Number of Instructions Simulated
system.cpu.committedOps                       3521657                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.317491                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.317491                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8181                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34515                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50369                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4935                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1013213                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4575624                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   284973                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1112716                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23131                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85176                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      565319                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1891                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      185797                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      475503                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232767                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2176906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2763113                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           752                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178087                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             318267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244237                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.034848                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2519209                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.920055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1209423     48.01%     48.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71100      2.82%     50.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57007      2.26%     53.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74809      2.97%     56.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1106870     43.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2519209                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120218                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66224                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    212323600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    212323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    212323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    212323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    212323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    212323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8015200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8014400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       566000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       566000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4408000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4598000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76470800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76505200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1616290800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27296                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   368316                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.510892                       # Inst execution rate
system.cpu.iew.exec_refs                       752775                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     185786                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  686619                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                595708                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                915                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               530                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               195874                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4372393                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                566989                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32603                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4034182                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3214                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8164                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23131                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14197                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           600                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39220                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          258                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       111144                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28574                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             60                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19344                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7952                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5663575                       # num instructions consuming a value
system.cpu.iew.wb_count                       4012828                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566934                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3210873                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.502894                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4019470                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6250122                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3464409                       # number of integer regfile writes
system.cpu.ipc                               0.759018                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759018                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26058      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3184850     78.31%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40027      0.98%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4426      0.11%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6887      0.17%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14803      0.36%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13982      0.34%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7144      0.18%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2259      0.06%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               551522     13.56%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175004      4.30%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25202      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13339      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4066788                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90272                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181806                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86873                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131426                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3950458                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10488061                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3925955                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5091752                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4371313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4066788                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1080                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          850725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17085                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            348                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1258763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2519209                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1149783     45.64%     45.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              165721      6.58%     52.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291637     11.58%     63.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              330479     13.12%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              581589     23.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2519209                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.523103                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      232896                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           367                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8187                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1152                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               595708                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              195874                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1522667                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2670067                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  833821                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4825915                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43558                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   332946                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16498                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4697                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11772631                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4505086                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6159006                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1142073                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71175                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23131                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                167249                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1333068                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154428                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7146306                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19989                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198386                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            914                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6072181                       # The number of ROB reads
system.cpu.rob.rob_writes                     8977787                       # The number of ROB writes
system.cpu.timesIdled                            1484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37922                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              416                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          650                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            650                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               90                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1319                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7869                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1287                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12021                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       936128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       936128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  936128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13308                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11131357                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28877243                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17548                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4097                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23486                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                936                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2053                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2053                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17548                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7636                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49886                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57522                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1432192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10199                       # Total snoops (count)
system.l2bus.snoopTraffic                       84480                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29799                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014296                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118709                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29373     98.57%     98.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                      426      1.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29799                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20364000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18828645                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3157998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       229460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           229460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       229460                       # number of overall hits
system.cpu.icache.overall_hits::total          229460                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3306                       # number of overall misses
system.cpu.icache.overall_misses::total          3306                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165912800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165912800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165912800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165912800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232766                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232766                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232766                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014203                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014203                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014203                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014203                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50185.359952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50185.359952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50185.359952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50185.359952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2631                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132676000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132676000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132676000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132676000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50427.974154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50427.974154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50427.974154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50427.974154                       # average overall mshr miss latency
system.cpu.icache.replacements                   2375                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       229460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          229460                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3306                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165912800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165912800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50185.359952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50185.359952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132676000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132676000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50427.974154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50427.974154                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.418248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              202232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.150316                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.418248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            468163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           468163                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       657706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           657706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       657706                       # number of overall hits
system.cpu.dcache.overall_hits::total          657706                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34722                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34722                       # number of overall misses
system.cpu.dcache.overall_misses::total         34722                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1687087598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1687087598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1687087598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1687087598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       692428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       692428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       692428                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       692428                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48588.433788                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48588.433788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48588.433788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48588.433788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29113                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.555707                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1802                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2778                       # number of writebacks
system.cpu.dcache.writebacks::total              2778                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16970                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    574470798                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574470798                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    574470798                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249480082                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823950880                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45759.980723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45759.980723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45759.980723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56494.583786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48553.381261                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15946                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       492478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          492478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1585776400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1585776400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       525123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       525123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48576.394547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48576.394547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22144                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22144                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475579200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475579200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45288.943910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45288.943910                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    101311198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101311198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48777.659124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48777.659124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98891598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98891598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48169.312226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48169.312226                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4416                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4416                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249480082                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249480082                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56494.583786                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56494.583786                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.405371                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.466010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   740.350616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.054754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.240234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1401826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1401826                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             814                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5024                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          989                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6827                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            814                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5024                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          989                       # number of overall hits
system.l2cache.overall_hits::total               6827                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1816                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7530                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3427                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12773                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1816                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7530                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3427                       # number of overall misses
system.l2cache.overall_misses::total            12773                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122653600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516879600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238674081                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    878207281                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122653600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516879600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238674081                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    878207281                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2630                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12554                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4416                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19600                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2630                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12554                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4416                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19600                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690494                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.599809                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.776042                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.651684                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690494                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.599809                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.776042                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.651684                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67540.528634                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68642.709163                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69645.194339                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68754.973851                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67540.528634                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68642.709163                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69645.194339                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68754.973851                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1319                       # number of writebacks
system.l2cache.writebacks::total                 1319                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1816                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7521                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3419                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12756                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1816                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7521                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3419                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          552                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13308                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108125600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456316800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210969689                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    775412089                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108125600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456316800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210969689                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33342701                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808754790                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690494                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599092                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.774230                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.650816                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690494                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599092                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.774230                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.678980                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59540.528634                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60672.357399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61705.085990                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60788.028300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59540.528634                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60672.357399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61705.085990                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60403.443841                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60772.076195                       # average overall mshr miss latency
system.l2cache.replacements                      9262                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          342                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          342                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33342701                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33342701                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60403.443841                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60403.443841                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          763                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              763                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1290                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1290                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     89959200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     89959200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2053                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2053                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.628349                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.628349                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69735.813953                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69735.813953                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1287                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1287                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     79478000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     79478000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.626887                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.626887                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61754.467754                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61754.467754                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          814                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4261                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          989                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6064                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1816                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6240                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3427                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122653600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426920400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238674081                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788248081                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2630                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10501                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4416                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17547                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690494                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594229                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.776042                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.654414                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67540.528634                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68416.730769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69645.194339                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68644.786293                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1816                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3419                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11469                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108125600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376838800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210969689                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    695934089                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690494                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.774230                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.653616                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59540.528634                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60448.957331                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61705.085990                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60679.578778                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3700.714386                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25265                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9262                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.727813                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    11.613908                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   275.098688                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2376.506453                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.506260                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.989076                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067163                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.580202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218141                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903495                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1192                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1038                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1736                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291016                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               316654                       # Number of tag accesses
system.l2cache.tags.data_accesses              316654                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1068026400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          481344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              851712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1816                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7521                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3419                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13308                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1319                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1319                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108821280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          450685489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    204878831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33077834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              797463433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108821280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108821280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79039245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79039245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79039245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108821280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         450685489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    204878831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33077834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             876502678                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1075364800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               29395195                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403836                       # Number of bytes of host memory used
host_op_rate                                 51050838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              105897588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2034209                       # Number of instructions simulated
sim_ops                                       3536860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000007                       # Number of seconds simulated
sim_ticks                                     7338400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1842                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               303                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                710                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1842                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1132                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     318                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          237                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7548                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3830                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               303                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1389                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2271                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5212                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 7579                       # Number of instructions committed
system.cpu.commit.committedOps                  15203                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        11487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.323496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.603417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5773     50.26%     50.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1689     14.70%     64.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          832      7.24%     72.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          922      8.03%     80.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2271     19.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        11487                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       6440                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  201                       # Number of function calls committed.
system.cpu.commit.int_insts                     10312                       # Number of committed integer instructions.
system.cpu.commit.loads                          1780                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           91      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8775     57.72%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.32%     58.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            618      4.06%     62.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.21%     62.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.17%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             688      4.53%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.34%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            195      1.28%     69.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.16%     69.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          531      3.49%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          609      4.01%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          147      0.97%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          766      5.04%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             742      4.88%     87.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            442      2.91%     90.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1038      6.83%     97.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          377      2.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             15203                       # Class of committed instruction
system.cpu.commit.refs                           2599                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        7579                       # Number of Instructions Simulated
system.cpu.committedOps                         15203                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.420636                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.420636                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           12                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3443                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  23049                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     3014                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5879                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    308                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   347                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2283                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         929                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2229                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1988                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          9365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    83                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          12166                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     616                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.121498                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               3318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1028                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.663142                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              12991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.904626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6155     47.38%     47.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      414      3.19%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      431      3.32%     53.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      497      3.83%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5494     42.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                12991                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     11778                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6515                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       732000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        90400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        90000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        90400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        90400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       343600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       344400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       346000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       337200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       334400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        7508000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            5355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  335                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1561                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.002562                       # Inst execution rate
system.cpu.iew.exec_refs                         3212                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        929                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2515                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2537                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                30                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1059                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               20416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2283                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               555                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18393                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    308                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    26                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              170                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          757                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          241                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          270                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             65                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     17639                       # num instructions consuming a value
system.cpu.iew.wb_count                         18173                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649810                       # average fanout of values written-back
system.cpu.iew.wb_producers                     11462                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.990570                       # insts written-back per cycle
system.cpu.iew.wb_sent                          18259                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    16355                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8756                       # number of integer regfile writes
system.cpu.ipc                               0.413115                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.413115                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               178      0.94%      0.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10977     57.93%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.29%     59.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 871      4.60%     63.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.17%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.16%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  859      4.53%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.39%     69.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      1.15%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.29%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             593      3.13%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             654      3.45%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             149      0.79%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            819      4.32%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  978      5.16%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 526      2.78%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1435      7.57%     97.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            444      2.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  18948                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    7794                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               15617                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         7401                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              10292                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  10976                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              35394                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        10772                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             15341                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      20395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     18948                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         12991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.458548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.590228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6159     47.41%     47.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1096      8.44%     55.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1629     12.54%     68.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1834     14.12%     82.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2273     17.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           12991                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.032814                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1988                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                20                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2537                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1059                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    6998                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            18346                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2838                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 15812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     81                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     3304                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 52558                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  22133                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               23309                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5897                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    308                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   299                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7495                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             14201                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            20438                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       447                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        29631                       # The number of ROB reads
system.cpu.rob.rob_writes                       42341                       # The number of ROB writes
system.cpu.timesIdled                              49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            216                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           79                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 79                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            79                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                79                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      79    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  79                       # Request fanout histogram
system.membus.reqLayer2.occupancy               92000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             168200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 108                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            33                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               155                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            108                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          213                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     324                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                80                       # Total snoops (count)
system.l2bus.snoopTraffic                        1152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                188                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021277                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.144690                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      184     97.87%     97.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      2.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  188                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                99197                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               85200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         7338400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1901                       # number of overall hits
system.cpu.icache.overall_hits::total            1901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           87                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           87                       # number of overall misses
system.cpu.icache.overall_misses::total            87                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4671200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4671200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4671200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4671200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043763                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043763                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043763                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043763                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53691.954023                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53691.954023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53691.954023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53691.954023                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           71                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           71                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           71                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4082400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4082400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4082400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4082400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035714                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035714                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035714                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035714                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57498.591549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57498.591549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57498.591549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57498.591549                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           87                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4671200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4671200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53691.954023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53691.954023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           71                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4082400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4082400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035714                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57498.591549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57498.591549                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                71                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             69.887324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4047                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2864                       # number of overall hits
system.cpu.dcache.overall_hits::total            2864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           66                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           66                       # number of overall misses
system.cpu.dcache.overall_misses::total            66                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2894800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2894800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2894800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2894800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022526                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022526                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43860.606061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43860.606061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43860.606061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43860.606061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           33                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           33                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1558800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1558800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1558800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        37196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1595996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011263                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012628                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47236.363636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47236.363636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47236.363636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43135.027027                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2894800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2894800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43860.606061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43860.606061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1558800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1558800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47236.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47236.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        37196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        37196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9299                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9299                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.135135                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   777.803500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   246.196500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.759574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.240426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          245                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          779                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.239258                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.760742                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5897                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  29                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 29                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            59                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                79                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           59                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           20                       # number of overall misses
system.l2cache.overall_misses::total               79                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      3896000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1410000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5306000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      3896000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1410000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5306000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           71                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             108                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           71                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            108                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.830986                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606061                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.731481                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.830986                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606061                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.731481                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66033.898305                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        70500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67164.556962                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66033.898305                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        70500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67164.556962                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             18                       # number of writebacks
system.l2cache.writebacks::total                   18                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           59                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           59                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      3424000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1250000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4674000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      3424000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1250000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      4674000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.830986                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606061                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.731481                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.830986                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606061                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.731481                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58033.898305                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        62500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59164.556962                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58033.898305                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        62500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59164.556962                       # average overall mshr miss latency
system.l2cache.replacements                        80                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           59                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           79                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      3896000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1410000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5306000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          108                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.830986                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.606061                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.731481                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66033.898305                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        70500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67164.556962                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           59                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      3424000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1250000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4674000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.830986                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.606061                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.731481                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58033.898305                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        62500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59164.556962                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    290                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   80                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.625000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.830263                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   946.392187                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1936.109885                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1078.667665                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          101                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008259                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.231053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472683                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.263347                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.024658                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1175                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2921                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          973                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1820                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.286865                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.713135                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1808                       # Number of tag accesses
system.l2cache.tags.data_accesses                1808                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      7338400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            3776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                5056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         3776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           3776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               59                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   79                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  18                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          514553581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          174424943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              688978524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     514553581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         514553581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       156982448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             156982448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       156982448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         514553581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         174424943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             845960972                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1120910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5146648                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415100                       # Number of bytes of host memory used
host_op_rate                                  8964026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.40                       # Real time elapsed on the host
host_tick_rate                              113581652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2063293                       # Number of instructions simulated
sim_ops                                       3594355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    45545200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10581                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1589                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10021                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2745                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10581                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7836                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11514                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     560                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1375                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     37630                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23737                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1645                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5873                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8501                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28935                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29084                       # Number of instructions committed
system.cpu.commit.committedOps                  57495                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        61748                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.931123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.475471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40546     65.66%     65.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5347      8.66%     74.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3918      6.35%     80.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3436      5.56%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8501     13.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        61748                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3693                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  358                       # Number of function calls committed.
system.cpu.commit.int_insts                     55824                       # Number of committed integer instructions.
system.cpu.commit.loads                          8157                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          375      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            42178     73.36%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.09%     74.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.38%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            180      0.31%     74.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.42%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.22%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             332      0.58%     76.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.02%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             422      0.73%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            414      0.72%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            87      0.15%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           10      0.02%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7107     12.36%     90.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3963      6.89%     96.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1050      1.83%     98.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          729      1.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             57495                       # Class of committed instruction
system.cpu.commit.refs                          12849                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29084                       # Number of Instructions Simulated
system.cpu.committedOps                         57495                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.914970                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.914970                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           62                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          209                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          348                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21016                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  98536                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    21482                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     24269                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1660                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1772                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       10818                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           112                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5726                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       11514                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6744                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         43963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   618                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          54210                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           342                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.101122                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3305                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.476098                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              70199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.541874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.886856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    40710     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1634      2.33%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1604      2.28%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1608      2.29%     64.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24643     35.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                70199                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5593                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3309                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3754000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3754000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3754400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3754400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3754400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3754400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        64800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       192800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       194000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1725600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1734800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1722800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1727600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30564000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           43664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2017                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7109                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.658704                       # Inst execution rate
system.cpu.iew.exec_refs                        16500                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5716                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12712                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12332                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                238                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6547                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               86416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 10784                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2335                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 75002                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   571                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1660                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   657                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              447                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4177                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1855                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1822                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            195                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     82274                       # num instructions consuming a value
system.cpu.iew.wb_count                         73845                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620087                       # average fanout of values written-back
system.cpu.iew.wb_producers                     51017                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.648543                       # insts written-back per cycle
system.cpu.iew.wb_sent                          74337                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   106562                       # number of integer regfile reads
system.cpu.int_regfile_writes                   57919                       # number of integer regfile writes
system.cpu.ipc                               0.255430                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.255430                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               927      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56311     72.82%     74.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.07%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   271      0.35%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 289      0.37%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.34%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  162      0.21%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  565      0.73%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.02%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  568      0.73%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 447      0.58%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                175      0.23%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              10      0.01%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9836     12.72%     90.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5094      6.59%     96.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1517      1.96%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            830      1.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  77334                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4966                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                9998                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4663                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7911                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  71441                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             215549                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        69182                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            107454                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      86036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     77334                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 380                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               677                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            242                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        38824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         70199                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.101640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.534803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42353     60.33%     60.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5259      7.49%     67.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5907      8.41%     76.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6459      9.20%     85.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10221     14.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           70199                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.679185                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6804                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               244                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              210                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12332                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6547                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32265                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           113863                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14920                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 67201                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    762                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    22838                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    286                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    53                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                239080                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  94440                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              108758                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     24572                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1991                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1660                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3119                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    41582                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              8025                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           137858                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3090                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2883                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            182                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       139677                       # The number of ROB reads
system.cpu.rob.rob_writes                      181380                       # The number of ROB writes
system.cpu.timesIdled                             518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2443                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               64                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                660                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              597                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           660                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        47424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        47424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 688                       # Request fanout histogram
system.membus.reqLayer2.occupancy              620438                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1479462                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1187                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           124                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1793                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 34                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                34                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1188                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2650                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3664                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    82688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               703                       # Total snoops (count)
system.l2bus.snoopTraffic                        3392                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1925                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034286                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.182009                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1859     96.57%     96.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                       66      3.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1925                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              406797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1049154                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1059600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        45545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5691                       # number of overall hits
system.cpu.icache.overall_hits::total            5691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1053                       # number of overall misses
system.cpu.icache.overall_misses::total          1053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45357599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45357599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45357599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45357599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43074.642925                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43074.642925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43074.642925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43074.642925                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          884                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36566799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36566799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36566799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36566799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.131079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.131079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.131079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.131079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41365.157240                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41365.157240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41365.157240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41365.157240                       # average overall mshr miss latency
system.cpu.icache.replacements                    883                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45357599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45357599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43074.642925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43074.642925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36566799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36566799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.131079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.131079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41365.157240                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41365.157240                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1139                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.361721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14371                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14371                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        14470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            14470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        14470                       # number of overall hits
system.cpu.dcache.overall_hits::total           14470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          555                       # number of overall misses
system.cpu.dcache.overall_misses::total           555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25105600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25105600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25105600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25105600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15025                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15025                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036938                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036938                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036938                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036938                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45235.315315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45235.315315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45235.315315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45235.315315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                54                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           71                       # number of writebacks
system.cpu.dcache.writebacks::total                71                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          262                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13283600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13283600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13283600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3080754                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16364354                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019501                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45336.518771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45336.518771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45336.518771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68461.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48415.248521                       # average overall mshr miss latency
system.cpu.dcache.replacements                    338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23080400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23080400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44385.384615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44385.384615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11323600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11323600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43720.463320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43720.463320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2025200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2025200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57862.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57862.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57647.058824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57647.058824                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           45                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           45                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3080754                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3080754                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68461.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 68461.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               62537                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.915565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.596270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   213.403730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791598                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.208402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             30388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            30388                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             415                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             115                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 536                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            415                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            115                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                536                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           469                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           178                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               686                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          469                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          178                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           39                       # number of overall misses
system.l2cache.overall_misses::total              686                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     32014000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11960000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3007560                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     46981560                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     32014000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11960000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3007560                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     46981560                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          884                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          293                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1222                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          884                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          293                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1222                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.530543                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607509                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.866667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.561375                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.530543                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607509                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.866667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.561375                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68260.127932                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67191.011236                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 77116.923077                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68486.239067                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68260.127932                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67191.011236                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 77116.923077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68486.239067                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             53                       # number of writebacks
system.l2cache.writebacks::total                   53                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          469                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          177                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          685                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          469                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          177                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          689                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     28270000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10487600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2695560                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     41453160                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     28270000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10487600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2695560                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       211995                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     41665155                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.530543                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604096                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.866667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.560556                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.530543                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604096                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.866667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.563830                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60277.185501                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59251.977401                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69116.923077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60515.562044                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60277.185501                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59251.977401                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69116.923077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 52998.750000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60471.923077                       # average overall mshr miss latency
system.l2cache.replacements                       696                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           71                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           71                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           71                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           71                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       211995                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       211995                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 52998.750000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 52998.750000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           28                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             28                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1868800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1868800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           34                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.823529                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.823529                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           28                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           28                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1644800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1644800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          415                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          109                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          530                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          469                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          150                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          658                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     32014000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10091200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3007560                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     45112760                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          884                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1188                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.530543                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.579151                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.866667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.553872                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68260.127932                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67274.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 77116.923077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68560.425532                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          469                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          149                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          657                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28270000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8842800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2695560                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     39808360                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.530543                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.575290                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.866667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.553030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60277.185501                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59347.651007                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69116.923077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60591.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15188                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4792                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.169449                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.108060                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1163.588615                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1801.348574                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1001.866539                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher    94.088211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008571                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.284079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.439782                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244596                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.022971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1005                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          861                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1083                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1791                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.245361                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.754639                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                20224                       # Number of tag accesses
system.l2cache.tags.data_accesses               20224                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     45545200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           29952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               44032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          29952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              468                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              177                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  688                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            53                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  53                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          657632418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          248719953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     54802701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      5620790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              966775862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     657632418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         657632418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74475466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74475466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74475466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         657632418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         248719953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     54802701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      5620790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1041251328                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
