#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5555b4eee4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5555b4fd4be0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5555b4ff46d0_0 .net "bflag", 0 0, v0x5555b4ff34d0_0;  1 drivers
v0x5555b4ff4790_0 .net "hi", 31 0, v0x5555b4ff3670_0;  1 drivers
v0x5555b4ff4830_0 .var "imm", 15 0;
v0x5555b4ff48d0_0 .var "imm_instr", 31 0;
v0x5555b4ff49b0_0 .var "instword", 31 0;
v0x5555b4ff4a70_0 .net "lo", 31 0, v0x5555b4ff3830_0;  1 drivers
v0x5555b4ff4b40_0 .var "opA", 31 0;
v0x5555b4ff4be0_0 .var "opB", 31 0;
v0x5555b4ff4ca0_0 .var "opcode", 5 0;
v0x5555b4ff4d80_0 .net "result", 31 0, v0x5555b4ff3d70_0;  1 drivers
v0x5555b4ff4e70_0 .var "rs", 4 0;
v0x5555b4ff4f30_0 .var "rt", 4 0;
S_0x5555b4fc2530 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x5555b4fd4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5555b4fd1230_0 .net *"_ivl_10", 15 0, L_0x5555b5004fe0;  1 drivers
L_0x7f9868fa9018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4fd5960_0 .net/2u *"_ivl_14", 15 0, L_0x7f9868fa9018;  1 drivers
v0x5555b4fdaef0_0 .net *"_ivl_17", 15 0, L_0x5555b5015290;  1 drivers
v0x5555b4fdb220_0 .net *"_ivl_5", 0 0, L_0x5555b5004bf0;  1 drivers
v0x5555b4fdc330_0 .net *"_ivl_6", 15 0, L_0x5555b5004d20;  1 drivers
v0x5555b4fde1f0_0 .net *"_ivl_9", 15 0, L_0x5555b5004f40;  1 drivers
v0x5555b4ff33f0_0 .net "addr_rt", 4 0, L_0x5555b50155c0;  1 drivers
v0x5555b4ff34d0_0 .var "b_flag", 0 0;
v0x5555b4ff3590_0 .net "funct", 5 0, L_0x5555b5004b50;  1 drivers
v0x5555b4ff3670_0 .var "hi", 31 0;
v0x5555b4ff3750_0 .net "instructionword", 31 0, v0x5555b4ff49b0_0;  1 drivers
v0x5555b4ff3830_0 .var "lo", 31 0;
v0x5555b4ff3910_0 .var "memaddroffset", 31 0;
v0x5555b4ff39f0_0 .var "multresult", 63 0;
v0x5555b4ff3ad0_0 .net "op1", 31 0, v0x5555b4ff4b40_0;  1 drivers
v0x5555b4ff3bb0_0 .net "op2", 31 0, v0x5555b4ff4be0_0;  1 drivers
v0x5555b4ff3c90_0 .net "opcode", 5 0, L_0x5555b5004a60;  1 drivers
v0x5555b4ff3d70_0 .var "result", 31 0;
v0x5555b4ff3e50_0 .net "shamt", 4 0, L_0x5555b50154c0;  1 drivers
v0x5555b4ff3f30_0 .net/s "sign_op1", 31 0, v0x5555b4ff4b40_0;  alias, 1 drivers
v0x5555b4ff3ff0_0 .net/s "sign_op2", 31 0, v0x5555b4ff4be0_0;  alias, 1 drivers
v0x5555b4ff4090_0 .net "simmediatedata", 31 0, L_0x5555b50050f0;  1 drivers
v0x5555b4ff4150_0 .net "simmediatedatas", 31 0, L_0x5555b50050f0;  alias, 1 drivers
v0x5555b4ff4210_0 .net "uimmediatedata", 31 0, L_0x5555b5015380;  1 drivers
v0x5555b4ff42d0_0 .net "unsign_op1", 31 0, v0x5555b4ff4b40_0;  alias, 1 drivers
v0x5555b4ff4390_0 .net "unsign_op2", 31 0, v0x5555b4ff4be0_0;  alias, 1 drivers
v0x5555b4ff44a0_0 .var "unsigned_result", 31 0;
E_0x5555b4f39a80/0 .event anyedge, v0x5555b4ff3c90_0, v0x5555b4ff3590_0, v0x5555b4ff3bb0_0, v0x5555b4ff3e50_0;
E_0x5555b4f39a80/1 .event anyedge, v0x5555b4ff3ad0_0, v0x5555b4ff39f0_0, v0x5555b4ff33f0_0, v0x5555b4ff4090_0;
E_0x5555b4f39a80/2 .event anyedge, v0x5555b4ff4210_0, v0x5555b4ff44a0_0;
E_0x5555b4f39a80 .event/or E_0x5555b4f39a80/0, E_0x5555b4f39a80/1, E_0x5555b4f39a80/2;
L_0x5555b5004a60 .part v0x5555b4ff49b0_0, 26, 6;
L_0x5555b5004b50 .part v0x5555b4ff49b0_0, 0, 6;
L_0x5555b5004bf0 .part v0x5555b4ff49b0_0, 15, 1;
LS_0x5555b5004d20_0_0 .concat [ 1 1 1 1], L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0;
LS_0x5555b5004d20_0_4 .concat [ 1 1 1 1], L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0;
LS_0x5555b5004d20_0_8 .concat [ 1 1 1 1], L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0;
LS_0x5555b5004d20_0_12 .concat [ 1 1 1 1], L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0, L_0x5555b5004bf0;
L_0x5555b5004d20 .concat [ 4 4 4 4], LS_0x5555b5004d20_0_0, LS_0x5555b5004d20_0_4, LS_0x5555b5004d20_0_8, LS_0x5555b5004d20_0_12;
L_0x5555b5004f40 .part v0x5555b4ff49b0_0, 0, 16;
L_0x5555b5004fe0 .concat [ 16 0 0 0], L_0x5555b5004f40;
L_0x5555b50050f0 .concat [ 16 16 0 0], L_0x5555b5004fe0, L_0x5555b5004d20;
L_0x5555b5015290 .part v0x5555b4ff49b0_0, 0, 16;
L_0x5555b5015380 .concat [ 16 16 0 0], L_0x5555b5015290, L_0x7f9868fa9018;
L_0x5555b50154c0 .part v0x5555b4ff49b0_0, 6, 5;
L_0x5555b50155c0 .part v0x5555b4ff49b0_0, 16, 5;
S_0x5555b4faf3e0 .scope module, "andi_tb" "andi_tb" 5 1;
 .timescale 0 0;
v0x5555b5003850_0 .net "active", 0 0, L_0x5555b501f180;  1 drivers
v0x5555b5003910_0 .var "clk", 0 0;
v0x5555b50039b0_0 .var "clk_enable", 0 0;
v0x5555b5003aa0_0 .net "data_address", 31 0, L_0x5555b501cd50;  1 drivers
v0x5555b5003b40_0 .net "data_read", 0 0, L_0x5555b501a8d0;  1 drivers
v0x5555b5003c30_0 .var "data_readdata", 31 0;
v0x5555b5003d00_0 .net "data_write", 0 0, L_0x5555b501a6f0;  1 drivers
v0x5555b5003dd0_0 .net "data_writedata", 31 0, L_0x5555b501ca40;  1 drivers
v0x5555b5003ea0_0 .net "instr_address", 31 0, L_0x5555b501e0b0;  1 drivers
v0x5555b5004000_0 .var "instr_readdata", 31 0;
v0x5555b50040a0_0 .net "register_v0", 31 0, L_0x5555b501c9d0;  1 drivers
v0x5555b5004190_0 .var "reset", 0 0;
S_0x5555b4fd4810 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5555b4faf3e0;
 .timescale 0 0;
v0x5555b4ff5070_0 .var "ex_imm", 31 0;
v0x5555b4ff5170_0 .var "expected", 31 0;
v0x5555b4ff5250_0 .var "i", 4 0;
v0x5555b4ff5340_0 .var "imm", 15 0;
v0x5555b4ff5420_0 .var "imm_instr", 31 0;
v0x5555b4ff5550_0 .var "opcode", 5 0;
v0x5555b4ff5630_0 .var "rs", 4 0;
v0x5555b4ff5710_0 .var "rt", 4 0;
v0x5555b4ff57f0_0 .var "test", 31 0;
v0x5555b4ff5960_0 .var "test_imm", 15 0;
E_0x5555b4f3a130 .event posedge, v0x5555b4ff7c10_0;
S_0x5555b4ff5a40 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x5555b4faf3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5555b4fd1110 .functor OR 1, L_0x5555b5015d80, L_0x5555b50160c0, C4<0>, C4<0>;
L_0x5555b4f977e0 .functor BUFZ 1, L_0x5555b50158d0, C4<0>, C4<0>, C4<0>;
L_0x5555b4fdb100 .functor BUFZ 1, L_0x5555b5015a70, C4<0>, C4<0>, C4<0>;
L_0x5555b4fdc190 .functor BUFZ 1, L_0x5555b5015a70, C4<0>, C4<0>, C4<0>;
L_0x5555b5016570 .functor AND 1, L_0x5555b50158d0, L_0x5555b5016980, C4<1>, C4<1>;
L_0x5555b4fde0d0 .functor OR 1, L_0x5555b5016570, L_0x5555b5016400, C4<0>, C4<0>;
L_0x5555b4f6ce60 .functor OR 1, L_0x5555b4fde0d0, L_0x5555b5016790, C4<0>, C4<0>;
L_0x5555b5016c20 .functor OR 1, L_0x5555b4f6ce60, L_0x5555b5018280, C4<0>, C4<0>;
L_0x5555b5016d30 .functor OR 1, L_0x5555b5016c20, L_0x5555b5017af0, C4<0>, C4<0>;
L_0x5555b5016df0 .functor BUFZ 1, L_0x5555b5015bb0, C4<0>, C4<0>, C4<0>;
L_0x5555b50179e0 .functor AND 1, L_0x5555b5017340, L_0x5555b50177b0, C4<1>, C4<1>;
L_0x5555b5017af0 .functor OR 1, L_0x5555b5017040, L_0x5555b50179e0, C4<0>, C4<0>;
L_0x5555b5018280 .functor AND 1, L_0x5555b5017db0, L_0x5555b5018060, C4<1>, C4<1>;
L_0x5555b5018a30 .functor OR 1, L_0x5555b50184d0, L_0x5555b50187f0, C4<0>, C4<0>;
L_0x5555b5017c50 .functor OR 1, L_0x5555b5018fa0, L_0x5555b50192a0, C4<0>, C4<0>;
L_0x5555b5019180 .functor AND 1, L_0x5555b5018cb0, L_0x5555b5017c50, C4<1>, C4<1>;
L_0x5555b5019aa0 .functor OR 1, L_0x5555b5019730, L_0x5555b50199b0, C4<0>, C4<0>;
L_0x5555b5019da0 .functor OR 1, L_0x5555b5019aa0, L_0x5555b5019bb0, C4<0>, C4<0>;
L_0x5555b5019f50 .functor AND 1, L_0x5555b50158d0, L_0x5555b5019da0, C4<1>, C4<1>;
L_0x5555b501a100 .functor AND 1, L_0x5555b50158d0, L_0x5555b501a010, C4<1>, C4<1>;
L_0x5555b501a630 .functor AND 1, L_0x5555b50158d0, L_0x5555b5019eb0, C4<1>, C4<1>;
L_0x5555b501a8d0 .functor BUFZ 1, L_0x5555b4fdb100, C4<0>, C4<0>, C4<0>;
L_0x5555b501b560 .functor AND 1, L_0x5555b501f180, L_0x5555b5016d30, C4<1>, C4<1>;
L_0x5555b501b670 .functor OR 1, L_0x5555b5017af0, L_0x5555b5018280, C4<0>, C4<0>;
L_0x5555b501ca40 .functor BUFZ 32, L_0x5555b501c8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555b501cb00 .functor BUFZ 32, L_0x5555b501b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555b501cc50 .functor BUFZ 32, L_0x5555b501c8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555b501cd50 .functor BUFZ 32, v0x5555b4ff6c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555b501dd50 .functor AND 1, v0x5555b50039b0_0, L_0x5555b5019f50, C4<1>, C4<1>;
L_0x5555b501ddc0 .functor AND 1, L_0x5555b501dd50, v0x5555b50009e0_0, C4<1>, C4<1>;
L_0x5555b501e0b0 .functor BUFZ 32, v0x5555b4ff7cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555b501f180 .functor BUFZ 1, v0x5555b50009e0_0, C4<0>, C4<0>, C4<0>;
L_0x5555b501f300 .functor AND 1, v0x5555b50039b0_0, v0x5555b50009e0_0, C4<1>, C4<1>;
v0x5555b4ffaad0_0 .net *"_ivl_100", 31 0, L_0x5555b5017cc0;  1 drivers
L_0x7f9868fa94e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffabd0_0 .net *"_ivl_103", 25 0, L_0x7f9868fa94e0;  1 drivers
L_0x7f9868fa9528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffacb0_0 .net/2u *"_ivl_104", 31 0, L_0x7f9868fa9528;  1 drivers
v0x5555b4ffad70_0 .net *"_ivl_106", 0 0, L_0x5555b5017db0;  1 drivers
v0x5555b4ffae30_0 .net *"_ivl_109", 5 0, L_0x5555b5017fc0;  1 drivers
L_0x7f9868fa9570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffaf10_0 .net/2u *"_ivl_110", 5 0, L_0x7f9868fa9570;  1 drivers
v0x5555b4ffaff0_0 .net *"_ivl_112", 0 0, L_0x5555b5018060;  1 drivers
v0x5555b4ffb0b0_0 .net *"_ivl_116", 31 0, L_0x5555b50183e0;  1 drivers
L_0x7f9868fa95b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffb190_0 .net *"_ivl_119", 25 0, L_0x7f9868fa95b8;  1 drivers
L_0x7f9868fa90f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffb270_0 .net/2u *"_ivl_12", 5 0, L_0x7f9868fa90f0;  1 drivers
L_0x7f9868fa9600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffb350_0 .net/2u *"_ivl_120", 31 0, L_0x7f9868fa9600;  1 drivers
v0x5555b4ffb430_0 .net *"_ivl_122", 0 0, L_0x5555b50184d0;  1 drivers
v0x5555b4ffb4f0_0 .net *"_ivl_124", 31 0, L_0x5555b5018700;  1 drivers
L_0x7f9868fa9648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffb5d0_0 .net *"_ivl_127", 25 0, L_0x7f9868fa9648;  1 drivers
L_0x7f9868fa9690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffb6b0_0 .net/2u *"_ivl_128", 31 0, L_0x7f9868fa9690;  1 drivers
v0x5555b4ffb790_0 .net *"_ivl_130", 0 0, L_0x5555b50187f0;  1 drivers
v0x5555b4ffb850_0 .net *"_ivl_134", 31 0, L_0x5555b5018bc0;  1 drivers
L_0x7f9868fa96d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffba40_0 .net *"_ivl_137", 25 0, L_0x7f9868fa96d8;  1 drivers
L_0x7f9868fa9720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffbb20_0 .net/2u *"_ivl_138", 31 0, L_0x7f9868fa9720;  1 drivers
v0x5555b4ffbc00_0 .net *"_ivl_140", 0 0, L_0x5555b5018cb0;  1 drivers
v0x5555b4ffbcc0_0 .net *"_ivl_143", 5 0, L_0x5555b5018f00;  1 drivers
L_0x7f9868fa9768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffbda0_0 .net/2u *"_ivl_144", 5 0, L_0x7f9868fa9768;  1 drivers
v0x5555b4ffbe80_0 .net *"_ivl_146", 0 0, L_0x5555b5018fa0;  1 drivers
v0x5555b4ffbf40_0 .net *"_ivl_149", 5 0, L_0x5555b5019200;  1 drivers
L_0x7f9868fa97b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffc020_0 .net/2u *"_ivl_150", 5 0, L_0x7f9868fa97b0;  1 drivers
v0x5555b4ffc100_0 .net *"_ivl_152", 0 0, L_0x5555b50192a0;  1 drivers
v0x5555b4ffc1c0_0 .net *"_ivl_155", 0 0, L_0x5555b5017c50;  1 drivers
v0x5555b4ffc280_0 .net *"_ivl_159", 1 0, L_0x5555b5019640;  1 drivers
L_0x7f9868fa9138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffc360_0 .net/2u *"_ivl_16", 5 0, L_0x7f9868fa9138;  1 drivers
L_0x7f9868fa97f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffc440_0 .net/2u *"_ivl_160", 1 0, L_0x7f9868fa97f8;  1 drivers
v0x5555b4ffc520_0 .net *"_ivl_162", 0 0, L_0x5555b5019730;  1 drivers
L_0x7f9868fa9840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffc5e0_0 .net/2u *"_ivl_164", 5 0, L_0x7f9868fa9840;  1 drivers
v0x5555b4ffc6c0_0 .net *"_ivl_166", 0 0, L_0x5555b50199b0;  1 drivers
v0x5555b4ffc990_0 .net *"_ivl_169", 0 0, L_0x5555b5019aa0;  1 drivers
L_0x7f9868fa9888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffca50_0 .net/2u *"_ivl_170", 5 0, L_0x7f9868fa9888;  1 drivers
v0x5555b4ffcb30_0 .net *"_ivl_172", 0 0, L_0x5555b5019bb0;  1 drivers
v0x5555b4ffcbf0_0 .net *"_ivl_175", 0 0, L_0x5555b5019da0;  1 drivers
L_0x7f9868fa98d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffccb0_0 .net/2u *"_ivl_178", 5 0, L_0x7f9868fa98d0;  1 drivers
v0x5555b4ffcd90_0 .net *"_ivl_180", 0 0, L_0x5555b501a010;  1 drivers
L_0x7f9868fa9918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffce50_0 .net/2u *"_ivl_184", 5 0, L_0x7f9868fa9918;  1 drivers
v0x5555b4ffcf30_0 .net *"_ivl_186", 0 0, L_0x5555b5019eb0;  1 drivers
L_0x7f9868fa9960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffcff0_0 .net/2u *"_ivl_190", 0 0, L_0x7f9868fa9960;  1 drivers
v0x5555b4ffd0d0_0 .net *"_ivl_20", 31 0, L_0x5555b5015c90;  1 drivers
L_0x7f9868fa99a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffd1b0_0 .net/2u *"_ivl_200", 4 0, L_0x7f9868fa99a8;  1 drivers
v0x5555b4ffd290_0 .net *"_ivl_203", 4 0, L_0x5555b501adf0;  1 drivers
v0x5555b4ffd370_0 .net *"_ivl_205", 4 0, L_0x5555b501b010;  1 drivers
v0x5555b4ffd450_0 .net *"_ivl_206", 4 0, L_0x5555b501b0b0;  1 drivers
v0x5555b4ffd530_0 .net *"_ivl_213", 0 0, L_0x5555b501b670;  1 drivers
L_0x7f9868fa99f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffd5f0_0 .net/2u *"_ivl_214", 31 0, L_0x7f9868fa99f0;  1 drivers
v0x5555b4ffd6d0_0 .net *"_ivl_216", 31 0, L_0x5555b501b7b0;  1 drivers
v0x5555b4ffd7b0_0 .net *"_ivl_218", 31 0, L_0x5555b501ba60;  1 drivers
v0x5555b4ffd890_0 .net *"_ivl_220", 31 0, L_0x5555b501bbf0;  1 drivers
v0x5555b4ffd970_0 .net *"_ivl_222", 31 0, L_0x5555b501bf30;  1 drivers
L_0x7f9868fa9180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffda50_0 .net *"_ivl_23", 25 0, L_0x7f9868fa9180;  1 drivers
v0x5555b4ffdb30_0 .net *"_ivl_235", 0 0, L_0x5555b501dd50;  1 drivers
L_0x7f9868fa9b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffdbf0_0 .net/2u *"_ivl_238", 31 0, L_0x7f9868fa9b10;  1 drivers
L_0x7f9868fa91c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffdcd0_0 .net/2u *"_ivl_24", 31 0, L_0x7f9868fa91c8;  1 drivers
v0x5555b4ffddb0_0 .net *"_ivl_243", 15 0, L_0x5555b501e210;  1 drivers
v0x5555b4ffde90_0 .net *"_ivl_244", 17 0, L_0x5555b501e480;  1 drivers
L_0x7f9868fa9b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffdf70_0 .net *"_ivl_247", 1 0, L_0x7f9868fa9b58;  1 drivers
v0x5555b4ffe050_0 .net *"_ivl_250", 15 0, L_0x5555b501e5c0;  1 drivers
L_0x7f9868fa9ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffe130_0 .net *"_ivl_252", 1 0, L_0x7f9868fa9ba0;  1 drivers
v0x5555b4ffe210_0 .net *"_ivl_255", 0 0, L_0x5555b501e9d0;  1 drivers
L_0x7f9868fa9be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffe2f0_0 .net/2u *"_ivl_256", 13 0, L_0x7f9868fa9be8;  1 drivers
L_0x7f9868fa9c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffe3d0_0 .net/2u *"_ivl_258", 13 0, L_0x7f9868fa9c30;  1 drivers
v0x5555b4ffe8c0_0 .net *"_ivl_26", 0 0, L_0x5555b5015d80;  1 drivers
v0x5555b4ffe980_0 .net *"_ivl_260", 13 0, L_0x5555b501ecb0;  1 drivers
v0x5555b4ffea60_0 .net *"_ivl_28", 31 0, L_0x5555b5015f40;  1 drivers
L_0x7f9868fa9210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffeb40_0 .net *"_ivl_31", 25 0, L_0x7f9868fa9210;  1 drivers
L_0x7f9868fa9258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffec20_0 .net/2u *"_ivl_32", 31 0, L_0x7f9868fa9258;  1 drivers
v0x5555b4ffed00_0 .net *"_ivl_34", 0 0, L_0x5555b50160c0;  1 drivers
v0x5555b4ffedc0_0 .net *"_ivl_4", 31 0, L_0x5555b50157a0;  1 drivers
v0x5555b4ffeea0_0 .net *"_ivl_45", 2 0, L_0x5555b5016360;  1 drivers
L_0x7f9868fa92a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555b4ffef80_0 .net/2u *"_ivl_46", 2 0, L_0x7f9868fa92a0;  1 drivers
v0x5555b4fff060_0 .net *"_ivl_51", 2 0, L_0x5555b50165e0;  1 drivers
L_0x7f9868fa92e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555b4fff140_0 .net/2u *"_ivl_52", 2 0, L_0x7f9868fa92e8;  1 drivers
v0x5555b4fff220_0 .net *"_ivl_57", 0 0, L_0x5555b5016980;  1 drivers
v0x5555b4fff2e0_0 .net *"_ivl_59", 0 0, L_0x5555b5016570;  1 drivers
v0x5555b4fff3a0_0 .net *"_ivl_61", 0 0, L_0x5555b4fde0d0;  1 drivers
v0x5555b4fff460_0 .net *"_ivl_63", 0 0, L_0x5555b4f6ce60;  1 drivers
v0x5555b4fff520_0 .net *"_ivl_65", 0 0, L_0x5555b5016c20;  1 drivers
L_0x7f9868fa9060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4fff5e0_0 .net *"_ivl_7", 25 0, L_0x7f9868fa9060;  1 drivers
v0x5555b4fff6c0_0 .net *"_ivl_70", 31 0, L_0x5555b5016f10;  1 drivers
L_0x7f9868fa9330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4fff7a0_0 .net *"_ivl_73", 25 0, L_0x7f9868fa9330;  1 drivers
L_0x7f9868fa9378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555b4fff880_0 .net/2u *"_ivl_74", 31 0, L_0x7f9868fa9378;  1 drivers
v0x5555b4fff960_0 .net *"_ivl_76", 0 0, L_0x5555b5017040;  1 drivers
v0x5555b4fffa20_0 .net *"_ivl_78", 31 0, L_0x5555b50171b0;  1 drivers
L_0x7f9868fa90a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4fffb00_0 .net/2u *"_ivl_8", 31 0, L_0x7f9868fa90a8;  1 drivers
L_0x7f9868fa93c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4fffbe0_0 .net *"_ivl_81", 25 0, L_0x7f9868fa93c0;  1 drivers
L_0x7f9868fa9408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555b4fffcc0_0 .net/2u *"_ivl_82", 31 0, L_0x7f9868fa9408;  1 drivers
v0x5555b4fffda0_0 .net *"_ivl_84", 0 0, L_0x5555b5017340;  1 drivers
v0x5555b4fffe60_0 .net *"_ivl_87", 0 0, L_0x5555b50174b0;  1 drivers
v0x5555b4ffff40_0 .net *"_ivl_88", 31 0, L_0x5555b5017250;  1 drivers
L_0x7f9868fa9450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b5000020_0 .net *"_ivl_91", 30 0, L_0x7f9868fa9450;  1 drivers
L_0x7f9868fa9498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555b5000100_0 .net/2u *"_ivl_92", 31 0, L_0x7f9868fa9498;  1 drivers
v0x5555b50001e0_0 .net *"_ivl_94", 0 0, L_0x5555b50177b0;  1 drivers
v0x5555b50002a0_0 .net *"_ivl_97", 0 0, L_0x5555b50179e0;  1 drivers
v0x5555b5000360_0 .net "active", 0 0, L_0x5555b501f180;  alias, 1 drivers
v0x5555b5000420_0 .net "alu_op1", 31 0, L_0x5555b501cb00;  1 drivers
v0x5555b50004e0_0 .net "alu_op2", 31 0, L_0x5555b501cc50;  1 drivers
v0x5555b50005a0_0 .net "alui_instr", 0 0, L_0x5555b5016400;  1 drivers
v0x5555b5000660_0 .net "b_flag", 0 0, v0x5555b4ff6770_0;  1 drivers
v0x5555b5000700_0 .net "b_imm", 17 0, L_0x5555b501e890;  1 drivers
v0x5555b50007c0_0 .net "b_offset", 31 0, L_0x5555b501ee40;  1 drivers
v0x5555b50008a0_0 .net "clk", 0 0, v0x5555b5003910_0;  1 drivers
v0x5555b5000940_0 .net "clk_enable", 0 0, v0x5555b50039b0_0;  1 drivers
v0x5555b50009e0_0 .var "cpu_active", 0 0;
v0x5555b5000a80_0 .net "curr_addr", 31 0, v0x5555b4ff7cd0_0;  1 drivers
v0x5555b5000b70_0 .net "curr_addr_p4", 31 0, L_0x5555b501e010;  1 drivers
v0x5555b5000c30_0 .net "data_address", 31 0, L_0x5555b501cd50;  alias, 1 drivers
v0x5555b5000d10_0 .net "data_read", 0 0, L_0x5555b501a8d0;  alias, 1 drivers
v0x5555b5000dd0_0 .net "data_readdata", 31 0, v0x5555b5003c30_0;  1 drivers
v0x5555b5000eb0_0 .net "data_write", 0 0, L_0x5555b501a6f0;  alias, 1 drivers
v0x5555b5000f70_0 .net "data_writedata", 31 0, L_0x5555b501ca40;  alias, 1 drivers
v0x5555b5001050_0 .net "funct_code", 5 0, L_0x5555b5015700;  1 drivers
v0x5555b5001130_0 .net "hi_out", 31 0, v0x5555b4ff83c0_0;  1 drivers
v0x5555b5001220_0 .net "hl_reg_enable", 0 0, L_0x5555b501ddc0;  1 drivers
v0x5555b50012c0_0 .net "instr_address", 31 0, L_0x5555b501e0b0;  alias, 1 drivers
v0x5555b5001380_0 .net "instr_opcode", 5 0, L_0x5555b5015660;  1 drivers
v0x5555b5001460_0 .net "instr_readdata", 31 0, v0x5555b5004000_0;  1 drivers
v0x5555b5001520_0 .net "j_imm", 0 0, L_0x5555b5018a30;  1 drivers
v0x5555b50015c0_0 .net "j_reg", 0 0, L_0x5555b5019180;  1 drivers
v0x5555b5001680_0 .net "l_type", 0 0, L_0x5555b5016790;  1 drivers
v0x5555b5001740_0 .net "link_const", 0 0, L_0x5555b5017af0;  1 drivers
v0x5555b5001800_0 .net "link_reg", 0 0, L_0x5555b5018280;  1 drivers
v0x5555b50018c0_0 .net "lo_out", 31 0, v0x5555b4ff8c10_0;  1 drivers
v0x5555b50019b0_0 .net "lw", 0 0, L_0x5555b5015a70;  1 drivers
v0x5555b5001a50_0 .net "mem_read", 0 0, L_0x5555b4fdb100;  1 drivers
v0x5555b5001b10_0 .net "mem_to_reg", 0 0, L_0x5555b4fdc190;  1 drivers
v0x5555b50023e0_0 .net "mem_write", 0 0, L_0x5555b5016df0;  1 drivers
v0x5555b50024a0_0 .net "memaddroffset", 31 0, v0x5555b4ff6c40_0;  1 drivers
v0x5555b5002590_0 .net "mfhi", 0 0, L_0x5555b501a100;  1 drivers
v0x5555b5002630_0 .net "mflo", 0 0, L_0x5555b501a630;  1 drivers
v0x5555b50026f0_0 .net "movefrom", 0 0, L_0x5555b4fd1110;  1 drivers
v0x5555b50027b0_0 .net "muldiv", 0 0, L_0x5555b5019f50;  1 drivers
v0x5555b5002870_0 .var "next_instr_addr", 31 0;
v0x5555b5002960_0 .net "pc_enable", 0 0, L_0x5555b501f300;  1 drivers
v0x5555b5002a30_0 .net "r_format", 0 0, L_0x5555b50158d0;  1 drivers
v0x5555b5002ad0_0 .net "reg_a_read_data", 31 0, L_0x5555b501b850;  1 drivers
v0x5555b5002ba0_0 .net "reg_a_read_index", 4 0, L_0x5555b501aaa0;  1 drivers
v0x5555b5002c70_0 .net "reg_b_read_data", 31 0, L_0x5555b501c8c0;  1 drivers
v0x5555b5002d40_0 .net "reg_b_read_index", 4 0, L_0x5555b501ad00;  1 drivers
v0x5555b5002e10_0 .net "reg_dst", 0 0, L_0x5555b4f977e0;  1 drivers
v0x5555b5002eb0_0 .net "reg_write", 0 0, L_0x5555b5016d30;  1 drivers
v0x5555b5002f70_0 .net "reg_write_data", 31 0, L_0x5555b501c0c0;  1 drivers
v0x5555b5003060_0 .net "reg_write_enable", 0 0, L_0x5555b501b560;  1 drivers
v0x5555b5003130_0 .net "reg_write_index", 4 0, L_0x5555b501b3d0;  1 drivers
v0x5555b5003200_0 .net "register_v0", 31 0, L_0x5555b501c9d0;  alias, 1 drivers
v0x5555b50032d0_0 .net "reset", 0 0, v0x5555b5004190_0;  1 drivers
v0x5555b5003400_0 .net "result", 31 0, v0x5555b4ff70a0_0;  1 drivers
v0x5555b50034d0_0 .net "result_hi", 31 0, v0x5555b4ff69a0_0;  1 drivers
v0x5555b5003570_0 .net "result_lo", 31 0, v0x5555b4ff6b60_0;  1 drivers
v0x5555b5003610_0 .net "sw", 0 0, L_0x5555b5015bb0;  1 drivers
E_0x5555b4f389d0/0 .event anyedge, v0x5555b4ff6770_0, v0x5555b5000b70_0, v0x5555b50007c0_0, v0x5555b5001520_0;
E_0x5555b4f389d0/1 .event anyedge, v0x5555b4ff6a80_0, v0x5555b50015c0_0, v0x5555b4ff9b10_0;
E_0x5555b4f389d0 .event/or E_0x5555b4f389d0/0, E_0x5555b4f389d0/1;
L_0x5555b5015660 .part v0x5555b5004000_0, 26, 6;
L_0x5555b5015700 .part v0x5555b5004000_0, 0, 6;
L_0x5555b50157a0 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa9060;
L_0x5555b50158d0 .cmp/eq 32, L_0x5555b50157a0, L_0x7f9868fa90a8;
L_0x5555b5015a70 .cmp/eq 6, L_0x5555b5015660, L_0x7f9868fa90f0;
L_0x5555b5015bb0 .cmp/eq 6, L_0x5555b5015660, L_0x7f9868fa9138;
L_0x5555b5015c90 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa9180;
L_0x5555b5015d80 .cmp/eq 32, L_0x5555b5015c90, L_0x7f9868fa91c8;
L_0x5555b5015f40 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa9210;
L_0x5555b50160c0 .cmp/eq 32, L_0x5555b5015f40, L_0x7f9868fa9258;
L_0x5555b5016360 .part L_0x5555b5015660, 3, 3;
L_0x5555b5016400 .cmp/eq 3, L_0x5555b5016360, L_0x7f9868fa92a0;
L_0x5555b50165e0 .part L_0x5555b5015660, 3, 3;
L_0x5555b5016790 .cmp/eq 3, L_0x5555b50165e0, L_0x7f9868fa92e8;
L_0x5555b5016980 .reduce/nor L_0x5555b5019f50;
L_0x5555b5016f10 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa9330;
L_0x5555b5017040 .cmp/eq 32, L_0x5555b5016f10, L_0x7f9868fa9378;
L_0x5555b50171b0 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa93c0;
L_0x5555b5017340 .cmp/eq 32, L_0x5555b50171b0, L_0x7f9868fa9408;
L_0x5555b50174b0 .part v0x5555b5004000_0, 20, 1;
L_0x5555b5017250 .concat [ 1 31 0 0], L_0x5555b50174b0, L_0x7f9868fa9450;
L_0x5555b50177b0 .cmp/eq 32, L_0x5555b5017250, L_0x7f9868fa9498;
L_0x5555b5017cc0 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa94e0;
L_0x5555b5017db0 .cmp/eq 32, L_0x5555b5017cc0, L_0x7f9868fa9528;
L_0x5555b5017fc0 .part v0x5555b5004000_0, 0, 6;
L_0x5555b5018060 .cmp/eq 6, L_0x5555b5017fc0, L_0x7f9868fa9570;
L_0x5555b50183e0 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa95b8;
L_0x5555b50184d0 .cmp/eq 32, L_0x5555b50183e0, L_0x7f9868fa9600;
L_0x5555b5018700 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa9648;
L_0x5555b50187f0 .cmp/eq 32, L_0x5555b5018700, L_0x7f9868fa9690;
L_0x5555b5018bc0 .concat [ 6 26 0 0], L_0x5555b5015660, L_0x7f9868fa96d8;
L_0x5555b5018cb0 .cmp/eq 32, L_0x5555b5018bc0, L_0x7f9868fa9720;
L_0x5555b5018f00 .part v0x5555b5004000_0, 0, 6;
L_0x5555b5018fa0 .cmp/eq 6, L_0x5555b5018f00, L_0x7f9868fa9768;
L_0x5555b5019200 .part v0x5555b5004000_0, 0, 6;
L_0x5555b50192a0 .cmp/eq 6, L_0x5555b5019200, L_0x7f9868fa97b0;
L_0x5555b5019640 .part L_0x5555b5015700, 3, 2;
L_0x5555b5019730 .cmp/eq 2, L_0x5555b5019640, L_0x7f9868fa97f8;
L_0x5555b50199b0 .cmp/eq 6, L_0x5555b5015700, L_0x7f9868fa9840;
L_0x5555b5019bb0 .cmp/eq 6, L_0x5555b5015700, L_0x7f9868fa9888;
L_0x5555b501a010 .cmp/eq 6, L_0x5555b5015700, L_0x7f9868fa98d0;
L_0x5555b5019eb0 .cmp/eq 6, L_0x5555b5015700, L_0x7f9868fa9918;
L_0x5555b501a6f0 .functor MUXZ 1, L_0x7f9868fa9960, L_0x5555b5016df0, L_0x5555b501f180, C4<>;
L_0x5555b501aaa0 .part v0x5555b5004000_0, 21, 5;
L_0x5555b501ad00 .part v0x5555b5004000_0, 16, 5;
L_0x5555b501adf0 .part v0x5555b5004000_0, 11, 5;
L_0x5555b501b010 .part v0x5555b5004000_0, 16, 5;
L_0x5555b501b0b0 .functor MUXZ 5, L_0x5555b501b010, L_0x5555b501adf0, L_0x5555b4f977e0, C4<>;
L_0x5555b501b3d0 .functor MUXZ 5, L_0x5555b501b0b0, L_0x7f9868fa99a8, L_0x5555b5017af0, C4<>;
L_0x5555b501b7b0 .arith/sum 32, L_0x5555b501e010, L_0x7f9868fa99f0;
L_0x5555b501ba60 .functor MUXZ 32, v0x5555b4ff70a0_0, v0x5555b5003c30_0, L_0x5555b4fdc190, C4<>;
L_0x5555b501bbf0 .functor MUXZ 32, L_0x5555b501ba60, v0x5555b4ff8c10_0, L_0x5555b501a630, C4<>;
L_0x5555b501bf30 .functor MUXZ 32, L_0x5555b501bbf0, v0x5555b4ff83c0_0, L_0x5555b501a100, C4<>;
L_0x5555b501c0c0 .functor MUXZ 32, L_0x5555b501bf30, L_0x5555b501b7b0, L_0x5555b501b670, C4<>;
L_0x5555b501e010 .arith/sum 32, v0x5555b4ff7cd0_0, L_0x7f9868fa9b10;
L_0x5555b501e210 .part v0x5555b5004000_0, 0, 16;
L_0x5555b501e480 .concat [ 16 2 0 0], L_0x5555b501e210, L_0x7f9868fa9b58;
L_0x5555b501e5c0 .part L_0x5555b501e480, 0, 16;
L_0x5555b501e890 .concat [ 2 16 0 0], L_0x7f9868fa9ba0, L_0x5555b501e5c0;
L_0x5555b501e9d0 .part L_0x5555b501e890, 17, 1;
L_0x5555b501ecb0 .functor MUXZ 14, L_0x7f9868fa9c30, L_0x7f9868fa9be8, L_0x5555b501e9d0, C4<>;
L_0x5555b501ee40 .concat [ 18 14 0 0], L_0x5555b501e890, L_0x5555b501ecb0;
S_0x5555b4ff5d60 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x5555b4ff5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5555b4ff6100_0 .net *"_ivl_10", 15 0, L_0x5555b501d710;  1 drivers
L_0x7f9868fa9ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555b4ff6200_0 .net/2u *"_ivl_14", 15 0, L_0x7f9868fa9ac8;  1 drivers
v0x5555b4ff62e0_0 .net *"_ivl_17", 15 0, L_0x5555b501d980;  1 drivers
v0x5555b4ff63a0_0 .net *"_ivl_5", 0 0, L_0x5555b501cff0;  1 drivers
v0x5555b4ff6480_0 .net *"_ivl_6", 15 0, L_0x5555b501d090;  1 drivers
v0x5555b4ff65b0_0 .net *"_ivl_9", 15 0, L_0x5555b501d460;  1 drivers
v0x5555b4ff6690_0 .net "addr_rt", 4 0, L_0x5555b501dcb0;  1 drivers
v0x5555b4ff6770_0 .var "b_flag", 0 0;
v0x5555b4ff6830_0 .net "funct", 5 0, L_0x5555b501cf50;  1 drivers
v0x5555b4ff69a0_0 .var "hi", 31 0;
v0x5555b4ff6a80_0 .net "instructionword", 31 0, v0x5555b5004000_0;  alias, 1 drivers
v0x5555b4ff6b60_0 .var "lo", 31 0;
v0x5555b4ff6c40_0 .var "memaddroffset", 31 0;
v0x5555b4ff6d20_0 .var "multresult", 63 0;
v0x5555b4ff6e00_0 .net "op1", 31 0, L_0x5555b501cb00;  alias, 1 drivers
v0x5555b4ff6ee0_0 .net "op2", 31 0, L_0x5555b501cc50;  alias, 1 drivers
v0x5555b4ff6fc0_0 .net "opcode", 5 0, L_0x5555b501ceb0;  1 drivers
v0x5555b4ff70a0_0 .var "result", 31 0;
v0x5555b4ff7180_0 .net "shamt", 4 0, L_0x5555b501dbb0;  1 drivers
v0x5555b4ff7260_0 .net/s "sign_op1", 31 0, L_0x5555b501cb00;  alias, 1 drivers
v0x5555b4ff7320_0 .net/s "sign_op2", 31 0, L_0x5555b501cc50;  alias, 1 drivers
v0x5555b4ff73f0_0 .net "simmediatedata", 31 0, L_0x5555b501d7f0;  1 drivers
v0x5555b4ff74b0_0 .net "simmediatedatas", 31 0, L_0x5555b501d7f0;  alias, 1 drivers
v0x5555b4ff75a0_0 .net "uimmediatedata", 31 0, L_0x5555b501da70;  1 drivers
v0x5555b4ff7660_0 .net "unsign_op1", 31 0, L_0x5555b501cb00;  alias, 1 drivers
v0x5555b4ff7720_0 .net "unsign_op2", 31 0, L_0x5555b501cc50;  alias, 1 drivers
v0x5555b4ff7830_0 .var "unsigned_result", 31 0;
E_0x5555b4f10830/0 .event anyedge, v0x5555b4ff6fc0_0, v0x5555b4ff6830_0, v0x5555b4ff6ee0_0, v0x5555b4ff7180_0;
E_0x5555b4f10830/1 .event anyedge, v0x5555b4ff6e00_0, v0x5555b4ff6d20_0, v0x5555b4ff6690_0, v0x5555b4ff73f0_0;
E_0x5555b4f10830/2 .event anyedge, v0x5555b4ff75a0_0, v0x5555b4ff7830_0;
E_0x5555b4f10830 .event/or E_0x5555b4f10830/0, E_0x5555b4f10830/1, E_0x5555b4f10830/2;
L_0x5555b501ceb0 .part v0x5555b5004000_0, 26, 6;
L_0x5555b501cf50 .part v0x5555b5004000_0, 0, 6;
L_0x5555b501cff0 .part v0x5555b5004000_0, 15, 1;
LS_0x5555b501d090_0_0 .concat [ 1 1 1 1], L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0;
LS_0x5555b501d090_0_4 .concat [ 1 1 1 1], L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0;
LS_0x5555b501d090_0_8 .concat [ 1 1 1 1], L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0;
LS_0x5555b501d090_0_12 .concat [ 1 1 1 1], L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0, L_0x5555b501cff0;
L_0x5555b501d090 .concat [ 4 4 4 4], LS_0x5555b501d090_0_0, LS_0x5555b501d090_0_4, LS_0x5555b501d090_0_8, LS_0x5555b501d090_0_12;
L_0x5555b501d460 .part v0x5555b5004000_0, 0, 16;
L_0x5555b501d710 .concat [ 16 0 0 0], L_0x5555b501d460;
L_0x5555b501d7f0 .concat [ 16 16 0 0], L_0x5555b501d710, L_0x5555b501d090;
L_0x5555b501d980 .part v0x5555b5004000_0, 0, 16;
L_0x5555b501da70 .concat [ 16 16 0 0], L_0x5555b501d980, L_0x7f9868fa9ac8;
L_0x5555b501dbb0 .part v0x5555b5004000_0, 6, 5;
L_0x5555b501dcb0 .part v0x5555b5004000_0, 16, 5;
S_0x5555b4ff7a60 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x5555b4ff5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5555b4ff7c10_0 .net "clk", 0 0, v0x5555b5003910_0;  alias, 1 drivers
v0x5555b4ff7cd0_0 .var "curr_addr", 31 0;
v0x5555b4ff7db0_0 .net "enable", 0 0, L_0x5555b501f300;  alias, 1 drivers
v0x5555b4ff7e50_0 .net "next_addr", 31 0, v0x5555b5002870_0;  1 drivers
v0x5555b4ff7f30_0 .net "reset", 0 0, v0x5555b5004190_0;  alias, 1 drivers
S_0x5555b4ff80e0 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x5555b4ff5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555b4ff82f0_0 .net "clk", 0 0, v0x5555b5003910_0;  alias, 1 drivers
v0x5555b4ff83c0_0 .var "data", 31 0;
v0x5555b4ff8480_0 .net "data_in", 31 0, v0x5555b4ff69a0_0;  alias, 1 drivers
v0x5555b4ff8580_0 .net "data_out", 31 0, v0x5555b4ff83c0_0;  alias, 1 drivers
v0x5555b4ff8640_0 .net "enable", 0 0, L_0x5555b501ddc0;  alias, 1 drivers
v0x5555b4ff8750_0 .net "reset", 0 0, v0x5555b5004190_0;  alias, 1 drivers
S_0x5555b4ff88a0 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x5555b4ff5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555b4ff8b00_0 .net "clk", 0 0, v0x5555b5003910_0;  alias, 1 drivers
v0x5555b4ff8c10_0 .var "data", 31 0;
v0x5555b4ff8cf0_0 .net "data_in", 31 0, v0x5555b4ff6b60_0;  alias, 1 drivers
v0x5555b4ff8dc0_0 .net "data_out", 31 0, v0x5555b4ff8c10_0;  alias, 1 drivers
v0x5555b4ff8e80_0 .net "enable", 0 0, L_0x5555b501ddc0;  alias, 1 drivers
v0x5555b4ff8f70_0 .net "reset", 0 0, v0x5555b5004190_0;  alias, 1 drivers
S_0x5555b4ff90e0 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x5555b4ff5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5555b501b850 .functor BUFZ 32, L_0x5555b501c460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555b501c8c0 .functor BUFZ 32, L_0x5555b501c6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555b4ff9f70_2 .array/port v0x5555b4ff9f70, 2;
L_0x5555b501c9d0 .functor BUFZ 32, v0x5555b4ff9f70_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555b4ff9420_0 .net *"_ivl_0", 31 0, L_0x5555b501c460;  1 drivers
v0x5555b4ff9520_0 .net *"_ivl_10", 6 0, L_0x5555b501c780;  1 drivers
L_0x7f9868fa9a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555b4ff9600_0 .net *"_ivl_13", 1 0, L_0x7f9868fa9a80;  1 drivers
v0x5555b4ff96c0_0 .net *"_ivl_2", 6 0, L_0x5555b501c500;  1 drivers
L_0x7f9868fa9a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555b4ff97a0_0 .net *"_ivl_5", 1 0, L_0x7f9868fa9a38;  1 drivers
v0x5555b4ff98d0_0 .net *"_ivl_8", 31 0, L_0x5555b501c6e0;  1 drivers
v0x5555b4ff99b0_0 .net "r_clk", 0 0, v0x5555b5003910_0;  alias, 1 drivers
v0x5555b4ff9a50_0 .net "r_clk_enable", 0 0, v0x5555b50039b0_0;  alias, 1 drivers
v0x5555b4ff9b10_0 .net "read_data1", 31 0, L_0x5555b501b850;  alias, 1 drivers
v0x5555b4ff9bf0_0 .net "read_data2", 31 0, L_0x5555b501c8c0;  alias, 1 drivers
v0x5555b4ff9cd0_0 .net "read_reg1", 4 0, L_0x5555b501aaa0;  alias, 1 drivers
v0x5555b4ff9db0_0 .net "read_reg2", 4 0, L_0x5555b501ad00;  alias, 1 drivers
v0x5555b4ff9e90_0 .net "register_v0", 31 0, L_0x5555b501c9d0;  alias, 1 drivers
v0x5555b4ff9f70 .array "registers", 0 31, 31 0;
v0x5555b4ffa540_0 .net "reset", 0 0, v0x5555b5004190_0;  alias, 1 drivers
v0x5555b4ffa5e0_0 .net "write_control", 0 0, L_0x5555b501b560;  alias, 1 drivers
v0x5555b4ffa6a0_0 .net "write_data", 31 0, L_0x5555b501c0c0;  alias, 1 drivers
v0x5555b4ffa890_0 .net "write_reg", 4 0, L_0x5555b501b3d0;  alias, 1 drivers
L_0x5555b501c460 .array/port v0x5555b4ff9f70, L_0x5555b501c500;
L_0x5555b501c500 .concat [ 5 2 0 0], L_0x5555b501aaa0, L_0x7f9868fa9a38;
L_0x5555b501c6e0 .array/port v0x5555b4ff9f70, L_0x5555b501c780;
L_0x5555b501c780 .concat [ 5 2 0 0], L_0x5555b501ad00, L_0x7f9868fa9a80;
S_0x5555b4fc1d30 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f9868ff57f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555b5004230_0 .net "clk", 0 0, o0x7f9868ff57f8;  0 drivers
o0x7f9868ff5828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555b50042d0_0 .net "data_address", 31 0, o0x7f9868ff5828;  0 drivers
o0x7f9868ff5858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555b50043b0_0 .net "data_read", 0 0, o0x7f9868ff5858;  0 drivers
v0x5555b5004450_0 .var "data_readdata", 31 0;
o0x7f9868ff58b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555b5004530_0 .net "data_write", 0 0, o0x7f9868ff58b8;  0 drivers
o0x7f9868ff58e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555b5004640_0 .net "data_writedata", 31 0, o0x7f9868ff58e8;  0 drivers
S_0x5555b4fc2100 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f9868ff5a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555b5004820_0 .net "instr_address", 31 0, o0x7f9868ff5a38;  0 drivers
v0x5555b5004920_0 .var "instr_readdata", 31 0;
    .scope S_0x5555b4fc2530;
T_0 ;
    %wait E_0x5555b4f39a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %load/vec4 v0x5555b4ff3c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5555b4ff3590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5555b4ff3ff0_0;
    %ix/getv 4, v0x5555b4ff3e50_0;
    %shiftl 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5555b4ff3ff0_0;
    %ix/getv 4, v0x5555b4ff3e50_0;
    %shiftr 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5555b4ff3ff0_0;
    %ix/getv 4, v0x5555b4ff3e50_0;
    %shiftr/s 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5555b4ff3ff0_0;
    %load/vec4 v0x5555b4ff42d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5555b4ff3ff0_0;
    %load/vec4 v0x5555b4ff42d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5555b4ff3ff0_0;
    %load/vec4 v0x5555b4ff42d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %pad/s 64;
    %load/vec4 v0x5555b4ff3ff0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5555b4ff39f0_0, 0, 64;
    %load/vec4 v0x5555b4ff39f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5555b4ff3670_0, 0, 32;
    %load/vec4 v0x5555b4ff39f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5555b4ff3830_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %pad/u 64;
    %load/vec4 v0x5555b4ff4390_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5555b4ff39f0_0, 0, 64;
    %load/vec4 v0x5555b4ff39f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5555b4ff3670_0, 0, 32;
    %load/vec4 v0x5555b4ff39f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5555b4ff3830_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff3ff0_0;
    %mod/s;
    %store/vec4 v0x5555b4ff3670_0, 0, 32;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff3ff0_0;
    %div/s;
    %store/vec4 v0x5555b4ff3830_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %mod;
    %store/vec4 v0x5555b4ff3670_0, 0, 32;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %div;
    %store/vec4 v0x5555b4ff3830_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5555b4ff3ad0_0;
    %store/vec4 v0x5555b4ff3670_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5555b4ff3ad0_0;
    %store/vec4 v0x5555b4ff3830_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff3ff0_0;
    %add;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %add;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %sub;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %and;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %or;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %xor;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %or;
    %inv;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff3ff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5555b4ff33f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff3ff0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff3bb0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff34d0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4150_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4210_0;
    %and;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4210_0;
    %or;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5555b4ff42d0_0;
    %load/vec4 v0x5555b4ff4210_0;
    %xor;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5555b4ff4210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5555b4ff44a0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5555b4ff3f30_0;
    %load/vec4 v0x5555b4ff4090_0;
    %add;
    %store/vec4 v0x5555b4ff3910_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5555b4ff44a0_0;
    %store/vec4 v0x5555b4ff3d70_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5555b4fd4be0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5555b4ff4ca0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555b4ff4e70_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5555b4ff4f30_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555b4ff4830_0, 0, 16;
    %load/vec4 v0x5555b4ff4ca0_0;
    %load/vec4 v0x5555b4ff4e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff4f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff4830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555b4ff48d0_0, 0, 32;
    %load/vec4 v0x5555b4ff48d0_0;
    %store/vec4 v0x5555b4ff49b0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5555b4ff4b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555b4ff4be0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x5555b4ff46d0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5555b4ff90e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555b4ff9f70, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5555b4ff90e0;
T_3 ;
    %wait E_0x5555b4f3a130;
    %load/vec4 v0x5555b4ffa540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555b4ff9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5555b4ffa5e0_0;
    %load/vec4 v0x5555b4ffa890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5555b4ffa6a0_0;
    %load/vec4 v0x5555b4ffa890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555b4ff9f70, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555b4ff5d60;
T_4 ;
    %wait E_0x5555b4f10830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %load/vec4 v0x5555b4ff6fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5555b4ff6830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5555b4ff7320_0;
    %ix/getv 4, v0x5555b4ff7180_0;
    %shiftl 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5555b4ff7320_0;
    %ix/getv 4, v0x5555b4ff7180_0;
    %shiftr 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5555b4ff7320_0;
    %ix/getv 4, v0x5555b4ff7180_0;
    %shiftr/s 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5555b4ff7320_0;
    %load/vec4 v0x5555b4ff7660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5555b4ff7320_0;
    %load/vec4 v0x5555b4ff7660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5555b4ff7320_0;
    %load/vec4 v0x5555b4ff7660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5555b4ff7260_0;
    %pad/s 64;
    %load/vec4 v0x5555b4ff7320_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5555b4ff6d20_0, 0, 64;
    %load/vec4 v0x5555b4ff6d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5555b4ff69a0_0, 0, 32;
    %load/vec4 v0x5555b4ff6d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5555b4ff6b60_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5555b4ff7660_0;
    %pad/u 64;
    %load/vec4 v0x5555b4ff7720_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5555b4ff6d20_0, 0, 64;
    %load/vec4 v0x5555b4ff6d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5555b4ff69a0_0, 0, 32;
    %load/vec4 v0x5555b4ff6d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5555b4ff6b60_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff7320_0;
    %mod/s;
    %store/vec4 v0x5555b4ff69a0_0, 0, 32;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff7320_0;
    %div/s;
    %store/vec4 v0x5555b4ff6b60_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %mod;
    %store/vec4 v0x5555b4ff69a0_0, 0, 32;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %div;
    %store/vec4 v0x5555b4ff6b60_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5555b4ff6e00_0;
    %store/vec4 v0x5555b4ff69a0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5555b4ff6e00_0;
    %store/vec4 v0x5555b4ff6b60_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff7320_0;
    %add;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %add;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %sub;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %and;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %or;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %xor;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %or;
    %inv;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff7320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff7720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5555b4ff6690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5555b4ff7260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5555b4ff7260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5555b4ff7260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5555b4ff7260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff7320_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff6ee0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5555b4ff7260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5555b4ff7260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b4ff6770_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff74b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff75a0_0;
    %and;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff75a0_0;
    %or;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5555b4ff7660_0;
    %load/vec4 v0x5555b4ff75a0_0;
    %xor;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5555b4ff75a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5555b4ff7830_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5555b4ff7260_0;
    %load/vec4 v0x5555b4ff73f0_0;
    %add;
    %store/vec4 v0x5555b4ff6c40_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5555b4ff7830_0;
    %store/vec4 v0x5555b4ff70a0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555b4ff88a0;
T_5 ;
    %wait E_0x5555b4f3a130;
    %load/vec4 v0x5555b4ff8f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555b4ff8c10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555b4ff8e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5555b4ff8cf0_0;
    %assign/vec4 v0x5555b4ff8c10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555b4ff80e0;
T_6 ;
    %wait E_0x5555b4f3a130;
    %load/vec4 v0x5555b4ff8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555b4ff83c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5555b4ff8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5555b4ff8480_0;
    %assign/vec4 v0x5555b4ff83c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5555b4ff7a60;
T_7 ;
    %wait E_0x5555b4f3a130;
    %load/vec4 v0x5555b4ff7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5555b4ff7cd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555b4ff7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5555b4ff7e50_0;
    %assign/vec4 v0x5555b4ff7cd0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555b4ff5a40;
T_8 ;
    %wait E_0x5555b4f3a130;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5555b50032d0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5555b5001460_0, v0x5555b5000360_0, v0x5555b5002eb0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5555b5002ba0_0, v0x5555b5002d40_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5555b5002ad0_0, v0x5555b5002c70_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5555b5002f70_0, v0x5555b5003400_0, v0x5555b5003130_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5555b50027b0_0, v0x5555b5003570_0, v0x5555b50034d0_0, v0x5555b50018c0_0, v0x5555b5001130_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h, bflag=%h", v0x5555b5000a80_0, v0x5555b5000660_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555b4ff5a40;
T_9 ;
    %wait E_0x5555b4f389d0;
    %load/vec4 v0x5555b5000660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5555b5000b70_0;
    %load/vec4 v0x5555b50007c0_0;
    %add;
    %store/vec4 v0x5555b5002870_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5555b5001520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5555b5000b70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5555b5001460_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5555b5002870_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5555b50015c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5555b5002ad0_0;
    %store/vec4 v0x5555b5002870_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5555b5000b70_0;
    %store/vec4 v0x5555b5002870_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5555b4ff5a40;
T_10 ;
    %wait E_0x5555b4f3a130;
    %load/vec4 v0x5555b50032d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b50009e0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5555b5000a80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5555b50009e0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555b4faf3e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b5003910_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555b5003910_0;
    %inv;
    %store/vec4 v0x5555b5003910_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5555b4faf3e0;
T_12 ;
    %fork t_1, S_0x5555b4fd4810;
    %jmp t_0;
    .scope S_0x5555b4fd4810;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b5004190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555b50039b0_0, 0, 1;
    %wait E_0x5555b4f3a130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555b5004190_0, 0, 1;
    %wait E_0x5555b4f3a130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5555b4ff5250_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5555b5003c30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5555b4ff5550_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555b4ff5630_0, 0, 5;
    %load/vec4 v0x5555b4ff5250_0;
    %store/vec4 v0x5555b4ff5710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555b4ff5340_0, 0, 16;
    %load/vec4 v0x5555b4ff5550_0;
    %load/vec4 v0x5555b4ff5630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff5710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff5340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555b4ff5420_0, 0, 32;
    %load/vec4 v0x5555b4ff5420_0;
    %store/vec4 v0x5555b5004000_0, 0, 32;
    %load/vec4 v0x5555b5003c30_0;
    %load/vec4 v0x5555b4ff5250_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5555b5003c30_0, 0, 32;
    %wait E_0x5555b4f3a130;
    %delay 2, 0;
    %load/vec4 v0x5555b5003d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x5555b5003b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x5555b4ff5250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5555b4ff5250_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5555b4ff5250_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5555b4ff5550_0, 0, 6;
    %load/vec4 v0x5555b4ff5250_0;
    %store/vec4 v0x5555b4ff5630_0, 0, 5;
    %load/vec4 v0x5555b4ff5250_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5555b4ff5710_0, 0, 5;
    %load/vec4 v0x5555b4ff5250_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5555b4ff5340_0, 0, 16;
    %load/vec4 v0x5555b4ff5550_0;
    %load/vec4 v0x5555b4ff5630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff5710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff5340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555b4ff5420_0, 0, 32;
    %load/vec4 v0x5555b4ff5420_0;
    %store/vec4 v0x5555b5004000_0, 0, 32;
    %wait E_0x5555b4f3a130;
    %delay 2, 0;
    %load/vec4 v0x5555b4ff5250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5555b4ff5250_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5555b4ff5250_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5555b4ff57f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5555b4ff5550_0, 0, 6;
    %load/vec4 v0x5555b4ff5250_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5555b4ff5630_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5555b4ff5710_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555b4ff5340_0, 0, 16;
    %load/vec4 v0x5555b4ff5550_0;
    %load/vec4 v0x5555b4ff5630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff5710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555b4ff5340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555b4ff5420_0, 0, 32;
    %load/vec4 v0x5555b4ff5420_0;
    %store/vec4 v0x5555b5004000_0, 0, 32;
    %wait E_0x5555b4f3a130;
    %delay 2, 0;
    %load/vec4 v0x5555b4ff5250_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5555b4ff5960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555b4ff5960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555b4ff5070_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x5555b4ff5070_0 {0 0 0};
    %load/vec4 v0x5555b4ff57f0_0;
    %load/vec4 v0x5555b4ff5250_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5555b4ff57f0_0, 0, 32;
    %load/vec4 v0x5555b4ff57f0_0;
    %load/vec4 v0x5555b4ff5070_0;
    %and;
    %store/vec4 v0x5555b4ff5170_0, 0, 32;
    %load/vec4 v0x5555b50040a0_0;
    %load/vec4 v0x5555b4ff5170_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5555b4ff5170_0, v0x5555b50040a0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x5555b4ff5250_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5555b4ff5250_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5555b4faf3e0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
