# Digital Clock in Verilog

## ğŸ“Œ Overview
This project implements a **12/24-hour digital clock** in Verilog HDL with the following features:
- **Clock Divider** to generate a slower clock signal from a high-frequency input.
- **Digital Clock** module to keep track of seconds, minutes, and hours.
- **Set Mode** to manually adjust time using **up/down buttons**.
- Supports **12-hour** and **24-hour** formats.

The design is verified using a **testbench** that simulates time progression and manual adjustments.

---

## ğŸ“‚ Project Structure
```
digital_clock/
â”œâ”€â”€ digitalClock.v   # Main digital clock logic
â””â”€â”€ README.md        # Documentation
```

---

## âš™ï¸ Modules Description

### 1ï¸âƒ£ `clockDivider`
- **Purpose:** Reduces the high-frequency input clock to a lower frequency suitable for real-time counting.
- **Parameter:** `FREQ` â€“ the target frequency for the divided clock.
- **Inputs:**
  - `clk` â€“ input clock signal.
  - `rst` â€“ synchronous reset.
- **Outputs:**
  - `clkDiv` â€“ divided clock output.
- **Logic:**
  - Counts clock cycles until it reaches `(FREQ-1)/2`, then toggles `clkDiv`.

---

### 2ï¸âƒ£ `digitalClock`
- **Purpose:** Tracks hours, minutes, and seconds; supports manual setting.
- **Inputs:**
  - `clk` â€“ input clock (can be `clkDiv` from `clockDivider`).
  - `rst` â€“ reset to `00:00:00`.
  - `format` â€“ `1` for 12-hour format, `0` for 24-hour format.
  - `set` â€“ enable manual time adjustment.
  - `up` / `down` â€“ increment or decrement selected time field.
  - `select` â€“ selects which time unit to adjust:
    - `000` â€“ seconds (LSB)
    - `001` â€“ seconds (MSB)
    - `010` â€“ minutes (LSB)
    - `011` â€“ minutes (MSB)
    - `100` â€“ hours (LSB)
    - `101` â€“ hours (MSB)
- **Outputs:**
  - `sec1`, `sec2` â€“ seconds (LSB, MSB)
  - `min1`, `min2` â€“ minutes (LSB, MSB)
  - `hour1`, `hour2` â€“ hours (LSB, MSB)
- **Logic:**
  - Automatically increments time every clock pulse.
  - Rolls over after `59` seconds â†’ `59` minutes â†’ max hours (depending on format).
  - Manual setting mode allows adjusting any unit with `up`/`down` control.

---

### 3ï¸âƒ£ `testbench`
- **Purpose:** Simulates the clock behavior and manual adjustments.
- **Features:**
  - Resets the clock.
  - Runs in **12-hour format** initially.
  - Switches to **manual set mode** to modify hours.
  - Displays time updates in simulation output.

---

## â–¶ï¸ Simulation
1. Use **Icarus Verilog** or any Verilog simulator:
   ```bash
   iverilog -o digitalClock_tb clockDivider.v digitalClock.v testbench.v
   vvp digitalClock_tb
   gtkwave digitalClock.vcd
   ```
2. Output format during simulation:
   ```
   time   HH:MM:SS
   25     00:00:00
   35     00:00:01
   45     00:00:02
   ...
   ```

---

## ğŸ“Œ Notes
- The provided `clockDivider` parameter `FREQ` should be set based on your FPGA/ASIC clock speed to get **1 Hz** for real-time operation.
- In simulation, you can set `FREQ` to a smaller value for faster testing.
- The time rollover logic respects the chosen **12/24-hour format**.
