$date
	Tue Oct 07 09:46:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module XOR_AND_GL $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module Instance0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1!
1$
#4
0$
1#
#6
0!
1"
1$
#8
