Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Sep 11 15:11:28 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopCounter_timing_summary_routed.rpt -pb TopCounter_timing_summary_routed.pb -rpx TopCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : TopCounter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_divider/Clk_Slow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.424        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.424        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[20]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    clk_divider/counter_out_reg[20]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[21]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    clk_divider/counter_out_reg[21]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[22]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    clk_divider/counter_out_reg[22]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[23]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    clk_divider/counter_out_reg[23]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.246%)  route 3.262ns (79.754%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  clk_divider/counter_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    clk_divider/CLK100MHZ
    SLICE_X3Y85          FDRE                                         r  clk_divider/counter_out_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    clk_divider/counter_out_reg[24]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.246%)  route 3.262ns (79.754%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  clk_divider/counter_out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    clk_divider/CLK100MHZ
    SLICE_X3Y85          FDRE                                         r  clk_divider/counter_out_reg[25]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    clk_divider/counter_out_reg[25]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.246%)  route 3.262ns (79.754%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.972     9.408    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  clk_divider/counter_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    clk_divider/CLK100MHZ
    SLICE_X3Y85          FDRE                                         r  clk_divider/counter_out_reg[26]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    clk_divider/counter_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.390%)  route 3.233ns (79.610%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.943     9.379    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    clk_divider/CLK100MHZ
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clk_divider/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.390%)  route 3.233ns (79.610%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.943     9.379    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    clk_divider/CLK100MHZ
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clk_divider/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.390%)  route 3.233ns (79.610%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.716     5.319    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.682     6.457    clk_divider/counter_out_reg[15]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk_divider/counter_out[0]_i_9/O
                         net (fo=1, routed)           0.802     7.383    clk_divider/counter_out[0]_i_9_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.507 f  clk_divider/counter_out[0]_i_4/O
                         net (fo=1, routed)           0.806     8.313    clk_divider/counter_out[0]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  clk_divider/counter_out[0]_i_1/O
                         net (fo=28, routed)          0.943     9.379    clk_divider/counter_out[0]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    clk_divider/CLK100MHZ
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clk_divider/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.514    clk_divider/CLK100MHZ
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_divider/counter_out_reg[3]/Q
                         net (fo=2, routed)           0.117     1.773    clk_divider/counter_out_reg[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  clk_divider/counter_out_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    clk_divider/counter_out_reg[0]_i_2_n_4
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_divider/CLK100MHZ
    SLICE_X3Y79          FDRE                                         r  clk_divider/counter_out_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    clk_divider/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_divider/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.119     1.778    clk_divider/counter_out_reg[15]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  clk_divider/counter_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    clk_divider/counter_out_reg[12]_i_1_n_4
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    clk_divider/CLK100MHZ
    SLICE_X3Y82          FDRE                                         r  clk_divider/counter_out_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    clk_divider/counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_divider/counter_out_reg[23]/Q
                         net (fo=2, routed)           0.119     1.780    clk_divider/counter_out_reg[23]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clk_divider/counter_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clk_divider/counter_out_reg[20]_i_1_n_4
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[23]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    clk_divider/counter_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    clk_divider/CLK100MHZ
    SLICE_X3Y80          FDRE                                         r  clk_divider/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_divider/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.119     1.776    clk_divider/counter_out_reg[7]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  clk_divider/counter_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    clk_divider/counter_out_reg[4]_i_1_n_4
    SLICE_X3Y80          FDRE                                         r  clk_divider/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.032    clk_divider/CLK100MHZ
    SLICE_X3Y80          FDRE                                         r  clk_divider/counter_out_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_divider/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    clk_divider/CLK100MHZ
    SLICE_X3Y81          FDRE                                         r  clk_divider/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_divider/counter_out_reg[11]/Q
                         net (fo=2, routed)           0.119     1.777    clk_divider/counter_out_reg[11]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  clk_divider/counter_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    clk_divider/counter_out_reg[8]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  clk_divider/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.033    clk_divider/CLK100MHZ
    SLICE_X3Y81          FDRE                                         r  clk_divider/counter_out_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    clk_divider/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_divider/Clk_Slow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/Clk_Slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    clk_divider/CLK100MHZ
    SLICE_X2Y82          FDRE                                         r  clk_divider/Clk_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clk_divider/Clk_Slow_reg/Q
                         net (fo=9, routed)           0.175     1.857    clk_divider/clk
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  clk_divider/Clk_Slow_i_1/O
                         net (fo=1, routed)           0.000     1.902    clk_divider/Clk_Slow_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  clk_divider/Clk_Slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    clk_divider/CLK100MHZ
    SLICE_X2Y82          FDRE                                         r  clk_divider/Clk_Slow_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120     1.637    clk_divider/Clk_Slow_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    clk_divider/CLK100MHZ
    SLICE_X3Y83          FDRE                                         r  clk_divider/counter_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_divider/counter_out_reg[19]/Q
                         net (fo=2, routed)           0.120     1.780    clk_divider/counter_out_reg[19]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clk_divider/counter_out_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clk_divider/counter_out_reg[16]_i_1_n_4
    SLICE_X3Y83          FDRE                                         r  clk_divider/counter_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    clk_divider/CLK100MHZ
    SLICE_X3Y83          FDRE                                         r  clk_divider/counter_out_reg[19]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    clk_divider/counter_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_divider/counter_out_reg[20]/Q
                         net (fo=2, routed)           0.116     1.777    clk_divider/counter_out_reg[20]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  clk_divider/counter_out_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    clk_divider/counter_out_reg[20]_i_1_n_7
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    clk_divider/CLK100MHZ
    SLICE_X3Y84          FDRE                                         r  clk_divider/counter_out_reg[20]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    clk_divider/counter_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    clk_divider/CLK100MHZ
    SLICE_X3Y80          FDRE                                         r  clk_divider/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_divider/counter_out_reg[4]/Q
                         net (fo=2, routed)           0.116     1.773    clk_divider/counter_out_reg[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  clk_divider/counter_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    clk_divider/counter_out_reg[4]_i_1_n_7
    SLICE_X3Y80          FDRE                                         r  clk_divider/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.032    clk_divider/CLK100MHZ
    SLICE_X3Y80          FDRE                                         r  clk_divider/counter_out_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_divider/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_divider/counter_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    clk_divider/CLK100MHZ
    SLICE_X3Y81          FDRE                                         r  clk_divider/counter_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_divider/counter_out_reg[8]/Q
                         net (fo=2, routed)           0.116     1.774    clk_divider/counter_out_reg[8]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  clk_divider/counter_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    clk_divider/counter_out_reg[8]_i_1_n_7
    SLICE_X3Y81          FDRE                                         r  clk_divider/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.033    clk_divider/CLK100MHZ
    SLICE_X3Y81          FDRE                                         r  clk_divider/counter_out_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    clk_divider/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     clk_divider/Clk_Slow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     clk_divider/counter_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     clk_divider/counter_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     clk_divider/counter_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     clk_divider/counter_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     clk_divider/counter_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     clk_divider/counter_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     clk_divider/counter_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     clk_divider/counter_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk_divider/Clk_Slow_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk_divider/Clk_Slow_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     clk_divider/counter_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     clk_divider/counter_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     clk_divider/counter_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     clk_divider/counter_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk_divider/Clk_Slow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk_divider/Clk_Slow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     clk_divider/counter_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     clk_divider/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     clk_divider/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     clk_divider/counter_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     clk_divider/counter_out_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 2.189ns (28.096%)  route 5.602ns (71.904%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.432 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.432    count_reg[4]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.654 r  count_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.808     7.462    count_reg[7]_i_3_n_7
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.329     7.791 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.791    p_0_in[5]
    SLICE_X0Y82          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 2.204ns (29.090%)  route 5.373ns (70.910%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.432 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.432    count_reg[4]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.671 r  count_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.579     7.250    count_reg[7]_i_3_n_5
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.327     7.577 r  count[7]_i_2/O
                         net (fo=1, routed)           0.000     7.577    p_0_in[7]
    SLICE_X0Y82          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 2.275ns (30.379%)  route 5.214ns (69.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.432 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.432    count_reg[4]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.766 r  count_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.420     7.186    count_reg[7]_i_3_n_6
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.303     7.489 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.489    p_0_in[6]
    SLICE_X0Y82          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 2.018ns (27.117%)  route 5.424ns (72.883%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.506 r  count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.630     7.136    count_reg[4]_i_2_n_4
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.306     7.442 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.442    p_0_in[4]
    SLICE_X0Y82          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 1.833ns (24.665%)  route 5.599ns (75.335%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.324 r  count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.805     7.129    count_reg[4]_i_2_n_6
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.303     7.432 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.432    p_0_in[2]
    SLICE_X0Y82          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 1.983ns (27.246%)  route 5.295ns (72.754%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.447 r  count_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.501     6.948    count_reg[4]_i_2_n_5
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.330     7.278 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.278    p_0_in[3]
    SLICE_X0Y82          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 1.678ns (23.605%)  route 5.431ns (76.395%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.794     5.776    SW_IBUF[8]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     5.900 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     5.900    count[4]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.147 r  count_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.637     6.784    count_reg[4]_i_2_n_7
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.325     7.109 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.109    p_0_in[1]
    SLICE_X0Y82          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.009ns (58.329%)  route 2.864ns (41.671%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[2]/Q
                         net (fo=4, routed)           2.864     3.320    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.872 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.872    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 3.976ns (60.429%)  route 2.604ns (39.571%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[0]/Q
                         net (fo=3, routed)           2.604     3.060    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.580 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.580    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 4.129ns (62.787%)  route 2.447ns (37.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=4, routed)           2.447     2.866    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710     6.577 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.577    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.730%)  route 0.196ns (51.270%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=3, routed)           0.196     0.337    LED_OBUF[0]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    p_0_in[0]
    SLICE_X0Y82          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.358ns (60.191%)  route 0.237ns (39.809%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=4, routed)           0.076     0.217    LED_OBUF[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.262 r  count[4]_i_4/O
                         net (fo=1, routed)           0.000     0.262    count[4]_i_4_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.328 r  count_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.489    count_reg[4]_i_2_n_5
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.106     0.595 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.595    p_0_in[3]
    SLICE_X0Y82          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.395ns (58.313%)  route 0.282ns (41.687%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=4, routed)           0.076     0.217    LED_OBUF[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.262 r  count[4]_i_4/O
                         net (fo=1, routed)           0.000     0.262    count[4]_i_4_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.361 r  count_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.207     0.567    count_reg[4]_i_2_n_4
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.110     0.677 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.677    p_0_in[4]
    SLICE_X0Y82          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.399ns (55.029%)  route 0.326ns (44.971%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[7]/Q
                         net (fo=2, routed)           0.130     0.258    LED_OBUF[7]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.098     0.356 r  count[7]_i_4/O
                         net (fo=1, routed)           0.000     0.356    count[7]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.422 r  count_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.197     0.618    count_reg[7]_i_3_n_5
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.107     0.725 r  count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.725    p_0_in[7]
    SLICE_X0Y82          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.499ns (68.599%)  route 0.228ns (31.401%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=4, routed)           0.076     0.217    LED_OBUF[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.262 r  count[4]_i_4/O
                         net (fo=1, routed)           0.000     0.262    count[4]_i_4_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.377 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.377    count_reg[4]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.468 r  count_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.153     0.620    count_reg[7]_i_3_n_6
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.107     0.727 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.727    p_0_in[6]
    SLICE_X0Y82          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.358ns (44.628%)  route 0.444ns (55.372%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=4, routed)           0.162     0.303    LED_OBUF[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.045     0.348 r  count[4]_i_5/O
                         net (fo=1, routed)           0.000     0.348    count[4]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.413 r  count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.695    count_reg[4]_i_2_n_6
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.107     0.802 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.802    p_0_in[2]
    SLICE_X0Y82          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.396ns (48.283%)  route 0.424ns (51.717%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=3, routed)           0.214     0.355    LED_OBUF[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.502 r  count_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.210     0.712    count_reg[4]_i_2_n_7
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.108     0.820 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.820    p_0_in[1]
    SLICE_X0Y82          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.460ns (56.047%)  route 0.361ns (43.953%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=4, routed)           0.076     0.217    LED_OBUF[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.262 r  count[4]_i_4/O
                         net (fo=1, routed)           0.000     0.262    count[4]_i_4_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.377 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.377    count_reg[4]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.431 r  count_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.285     0.716    count_reg[7]_i_3_n_7
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.105     0.821 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.821    p_0_in[5]
    SLICE_X0Y82          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.250ns (29.497%)  route 0.597ns (70.503%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=8, routed)           0.597     0.847    SW_IBUF[10]
    SLICE_X0Y82          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.250ns (29.497%)  route 0.597ns (70.503%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=8, routed)           0.597     0.847    SW_IBUF[10]
    SLICE_X0Y82          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------





